Analysis & Synthesis report for sjtl
Mon Mar 16 22:32:59 2020
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Logic Cells Representing Combinational Loops
  9. General Register Statistics
 10. Source assignments for Block1:inst|cunchuqi:inst|lpm_counter:pc_rtl_0
 11. Source assignments for exp_alu:inst1|lpm_add_sub:Add0|addcore:adder
 12. Source assignments for exp_alu:inst1|lpm_add_sub:Add1|addcore:adder
 13. Source assignments for exp_alu:inst1|lpm_add_sub:Add2|addcore:adder
 14. Source assignments for exp_alu:inst1|lpm_add_sub:Add5|addcore:adder
 15. Source assignments for exp_alu:inst1|lpm_add_sub:Add4|addcore:adder
 16. Source assignments for exp_alu:inst1|lpm_add_sub:Add6|addcore:adder
 17. Source assignments for exp_alu:inst1|lpm_add_sub:Add7|addcore:adder
 18. Source assignments for exp_alu:inst1|lpm_add_sub:Add8|addcore:adder
 19. Source assignments for exp_alu:inst1|lpm_add_sub:Add9|addcore:adder
 20. Source assignments for exp_alu:inst1|lpm_add_sub:Add11|addcore:adder
 21. Source assignments for exp_alu:inst1|lpm_add_sub:Add10|addcore:adder
 22. Source assignments for exp_alu:inst1|lpm_add_sub:Add13|addcore:adder
 23. Source assignments for exp_alu:inst1|lpm_add_sub:Add12|addcore:adder
 24. Source assignments for exp_alu:inst1|lpm_add_sub:Add15|addcore:adder
 25. Source assignments for exp_alu:inst1|lpm_add_sub:Add14|addcore:adder
 26. Source assignments for exp_alu:inst1|lpm_add_sub:Add16|addcore:adder
 27. Source assignments for exp_alu:inst1|lpm_add_sub:Add18|addcore:adder
 28. Source assignments for exp_alu:inst1|lpm_add_sub:Add17|addcore:adder
 29. Source assignments for exp_alu:inst1|lpm_add_sub:Add20|addcore:adder
 30. Source assignments for exp_alu:inst1|lpm_add_sub:Add19|addcore:adder
 31. Source assignments for exp_alu:inst1|lpm_add_sub:Add21|addcore:adder
 32. Source assignments for exp_alu:inst1|lpm_add_sub:Add3|addcore:adder
 33. Parameter Settings for User Entity Instance: Block1:inst|LPM_RAM_IO:inst13
 34. Parameter Settings for Inferred Entity Instance: Block1:inst|cunchuqi:inst|lpm_counter:pc_rtl_0
 35. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add0
 36. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add1
 37. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add2
 38. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add5
 39. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add4
 40. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add6
 41. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add7
 42. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add8
 43. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add9
 44. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add11
 45. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add10
 46. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add13
 47. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add12
 48. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add15
 49. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add14
 50. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add16
 51. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add18
 52. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add17
 53. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add20
 54. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add19
 55. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add21
 56. Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add3
 57. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Mar 16 22:32:59 2020        ;
; Quartus II Version          ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name               ; sjtl                                         ;
; Top-level Entity Name       ; sjtl                                         ;
; Family                      ; FLEX10K                                      ;
; Total logic elements        ; 538                                          ;
; Total pins                  ; 47                                           ;
; Total memory bits           ; 2,048                                        ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                  ;
+--------------------------------------------------------------+-----------------+---------------+
; Option                                                       ; Setting         ; Default Value ;
+--------------------------------------------------------------+-----------------+---------------+
; Device                                                       ; EPF10K20TC144-4 ;               ;
; Top-level entity name                                        ; sjtl            ; sjtl          ;
; Family name                                                  ; FLEX10K         ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off             ;               ;
; Use smart compilation                                        ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off             ; Off           ;
; Preserve fewer node names                                    ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off             ; Off           ;
; Verilog Version                                              ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93          ; VHDL93        ;
; State Machine Processing                                     ; Auto            ; Auto          ;
; Safe State Machine                                           ; Off             ; Off           ;
; Extract Verilog State Machines                               ; On              ; On            ;
; Extract VHDL State Machines                                  ; On              ; On            ;
; Ignore Verilog initial constructs                            ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On              ; On            ;
; Parallel Synthesis                                           ; Off             ; Off           ;
; NOT Gate Push-Back                                           ; On              ; On            ;
; Power-Up Don't Care                                          ; On              ; On            ;
; Remove Redundant Logic Cells                                 ; Off             ; Off           ;
; Remove Duplicate Registers                                   ; On              ; On            ;
; Ignore CARRY Buffers                                         ; Off             ; Off           ;
; Ignore CASCADE Buffers                                       ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off             ; Off           ;
; Ignore LCELL Buffers                                         ; Off             ; Off           ;
; Ignore SOFT Buffers                                          ; On              ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off             ; Off           ;
; Auto Implement in ROM                                        ; Off             ; Off           ;
; Optimization Technique                                       ; Area            ; Area          ;
; Carry Chain Length                                           ; 32              ; 32            ;
; Cascade Chain Length                                         ; 2               ; 2             ;
; Auto Carry Chains                                            ; On              ; On            ;
; Auto Open-Drain Pins                                         ; On              ; On            ;
; Auto ROM Replacement                                         ; On              ; On            ;
; Auto RAM Replacement                                         ; On              ; On            ;
; Auto Clock Enable Replacement                                ; On              ; On            ;
; Strict RAM Replacement                                       ; Off             ; Off           ;
; Auto Resource Sharing                                        ; Off             ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off             ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off             ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On              ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On              ; On            ;
; HDL message level                                            ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100             ; 100           ;
; Block Design Naming                                          ; Auto            ; Auto          ;
; Synthesis Effort                                             ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On              ; On            ;
; Analysis & Synthesis Message Level                           ; Medium          ; Medium        ;
+--------------------------------------------------------------+-----------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------+
; cunchuqi.vhd                     ; yes             ; User VHDL File                           ; D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/cunchuqi.vhd ;
; ../2.运算器/exp_alu.vhd          ; yes             ; User VHDL File                           ; D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd    ;
; sjtl.bdf                         ; yes             ; User Block Diagram/Schematic File        ; D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/sjtl.bdf     ;
; Block1.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf   ;
; LPM_RAM_IO.tdf                   ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf                    ;
; altram.inc                       ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/altram.inc                        ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/lpm_mux.inc                       ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/lpm_decode.inc                    ;
; aglobal90.inc                    ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/aglobal90.inc                     ;
; altram.tdf                       ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/altram.tdf                        ;
; memmodes.inc                     ; yes             ; Megafunction                             ; d:/quartus/libraries/others/maxplus2/memmodes.inc                    ;
; altsyncram.inc                   ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/altsyncram.inc                    ;
; altqpram.inc                     ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/altqpram.inc                      ;
; lpm_counter.tdf                  ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/lpm_counter.tdf                   ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/lpm_constant.inc                  ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;
; cmpconst.inc                     ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/cmpconst.inc                      ;
; lpm_compare.inc                  ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/lpm_compare.inc                   ;
; lpm_counter.inc                  ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/lpm_counter.inc                   ;
; dffeea.inc                       ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/dffeea.inc                        ;
; alt_synch_counter.inc            ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/alt_synch_counter.inc             ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/alt_synch_counter_f.inc           ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/alt_counter_f10ke.inc             ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;
; alt_counter_f10ke.tdf            ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf             ;
; flex10ke_lcell.inc               ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/flex10ke_lcell.inc                ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/lpm_add_sub.tdf                   ;
; addcore.inc                      ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/addcore.inc                       ;
; look_add.inc                     ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/look_add.inc                      ;
; bypassff.inc                     ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/bypassff.inc                      ;
; altshift.inc                     ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/altshift.inc                      ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/alt_stratix_add_sub.inc           ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/alt_mercury_add_sub.inc           ;
; addcore.tdf                      ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/addcore.tdf                       ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/a_csnbuffer.inc                   ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/a_csnbuffer.tdf                   ;
; altshift.tdf                     ; yes             ; Megafunction                             ; d:/quartus/libraries/megafunctions/altshift.tdf                      ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary    ;
+-----------------------------------+------------+
; Resource                          ; Usage      ;
+-----------------------------------+------------+
; Total logic elements              ; 538        ;
; Total combinational functions     ; 538        ;
;     -- Total 4-input functions    ; 249        ;
;     -- Total 3-input functions    ; 62         ;
;     -- Total 2-input functions    ; 136        ;
;     -- Total 1-input functions    ; 89         ;
;     -- Total 0-input functions    ; 2          ;
; Total registers                   ; 48         ;
; Total logic cells in carry chains ; 184        ;
; I/O pins                          ; 47         ;
; Total memory bits                 ; 2048       ;
; Maximum fan-out node              ; alu_sel[2] ;
; Maximum fan-out                   ; 93         ;
; Total fan-out                     ; 1942       ;
; Average fan-out                   ; 3.27       ;
+-----------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                 ; Library Name ;
+----------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------+--------------+
; |sjtl                                        ; 538 (1)     ; 48           ; 2048        ; 47   ; 490 (1)      ; 0 (0)             ; 48 (0)           ; 184 (0)         ; 0 (0)      ; |sjtl                                                                               ; work         ;
;    |Block1:inst|                             ; 27 (0)      ; 16           ; 2048        ; 0    ; 11 (0)       ; 0 (0)             ; 16 (0)           ; 8 (0)           ; 0 (0)      ; |sjtl|Block1:inst                                                                   ; work         ;
;       |cunchuqi:inst|                        ; 26 (18)     ; 16           ; 0           ; 0    ; 10 (10)      ; 0 (0)             ; 16 (8)           ; 8 (0)           ; 0 (0)      ; |sjtl|Block1:inst|cunchuqi:inst                                                     ; work         ;
;          |lpm_counter:pc_rtl_0|              ; 8 (0)       ; 8            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|Block1:inst|cunchuqi:inst|lpm_counter:pc_rtl_0                                ; work         ;
;             |alt_counter_f10ke:wysi_counter| ; 8 (8)       ; 8            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |sjtl|Block1:inst|cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter ; work         ;
;       |lpm_ram_io:inst13|                    ; 1 (1)       ; 0            ; 2048        ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sjtl|Block1:inst|lpm_ram_io:inst13                                                 ; work         ;
;          |altram:sram|                       ; 0 (0)       ; 0            ; 2048        ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sjtl|Block1:inst|lpm_ram_io:inst13|altram:sram                                     ; work         ;
;    |exp_alu:inst1|                           ; 510 (335)   ; 32           ; 0           ; 0    ; 478 (303)    ; 0 (0)             ; 32 (32)          ; 176 (1)         ; 0 (0)      ; |sjtl|exp_alu:inst1                                                                 ; work         ;
;       |lpm_add_sub:Add0|                     ; 7 (0)       ; 0            ; 0           ; 0    ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add0                                                ; work         ;
;          |addcore:adder|                     ; 7 (1)       ; 0            ; 0           ; 0    ; 7 (1)        ; 0 (0)             ; 0 (0)            ; 7 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add0|addcore:adder                                  ; work         ;
;             |a_csnbuffer:result_node|        ; 6 (6)       ; 0            ; 0           ; 0    ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node          ; work         ;
;       |lpm_add_sub:Add10|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add10                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add10|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add11|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add11                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add11|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add12|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add12                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add12|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add12|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add13|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add13                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add13|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add13|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add14|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add14                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add14|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add14|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add15|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add15                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add15|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add16|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add16                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add16|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add16|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add17|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add17                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add17|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add17|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add18|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add18                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add18|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add19|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add19                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add19|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add1|                     ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add1                                                ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add1|addcore:adder                                  ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node          ; work         ;
;       |lpm_add_sub:Add20|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add20                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add20|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add20|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add21|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add21                                               ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add21|addcore:adder                                 ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add21|addcore:adder|a_csnbuffer:result_node         ; work         ;
;       |lpm_add_sub:Add2|                     ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add2                                                ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add2|addcore:adder                                  ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node          ; work         ;
;       |lpm_add_sub:Add3|                     ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add3                                                ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add3|addcore:adder                                  ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node          ; work         ;
;       |lpm_add_sub:Add4|                     ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add4                                                ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add4|addcore:adder                                  ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node          ; work         ;
;       |lpm_add_sub:Add5|                     ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add5                                                ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add5|addcore:adder                                  ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node          ; work         ;
;       |lpm_add_sub:Add6|                     ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add6                                                ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add6|addcore:adder                                  ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node          ; work         ;
;       |lpm_add_sub:Add7|                     ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add7                                                ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add7|addcore:adder                                  ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node          ; work         ;
;       |lpm_add_sub:Add8|                     ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add8                                                ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add8|addcore:adder                                  ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add8|addcore:adder|a_csnbuffer:result_node          ; work         ;
;       |lpm_add_sub:Add9|                     ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add9                                                ; work         ;
;          |addcore:adder|                     ; 8 (1)       ; 0            ; 0           ; 0    ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 8 (1)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add9|addcore:adder                                  ; work         ;
;             |a_csnbuffer:result_node|        ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |sjtl|exp_alu:inst1|lpm_add_sub:Add9|addcore:adder|a_csnbuffer:result_node          ; work         ;
+----------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                  ;
+---------------------------------------------------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                              ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+---------------------------------------------------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Block1:inst|lpm_ram_io:inst13|altram:sram|content ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; ./ram_in.mif ;
+---------------------------------------------------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; exp_alu:inst1|bus_Reg~36                               ;   ;
; exp_alu:inst1|Mux1~0                                   ;   ;
; exp_alu:inst1|Mux2~0                                   ;   ;
; exp_alu:inst1|Mux3~0                                   ;   ;
; exp_alu:inst1|Mux4~0                                   ;   ;
; exp_alu:inst1|Mux5~0                                   ;   ;
; exp_alu:inst1|Mux6~0                                   ;   ;
; exp_alu:inst1|Mux7~0                                   ;   ;
; Number of logic cells representing combinational loops ; 8 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 48    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Source assignments for Block1:inst|cunchuqi:inst|lpm_counter:pc_rtl_0 ;
+---------------------------+-------+------+----------------------------+
; Assignment                ; Value ; From ; To                         ;
+---------------------------+-------+------+----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                          ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                          ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                          ;
+---------------------------+-------+------+----------------------------+


+---------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add2|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add5|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add4|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add6|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add7|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add8|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add9|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add11|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add10|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add13|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add12|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add15|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add14|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add16|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add18|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add17|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add20|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add19|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add21|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+---------------------------------------------------------------------+
; Source assignments for exp_alu:inst1|lpm_add_sub:Add3|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Block1:inst|LPM_RAM_IO:inst13 ;
+------------------------+--------------+------------------------------------+
; Parameter Name         ; Value        ; Type                               ;
+------------------------+--------------+------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                     ;
; LPM_WIDTHAD            ; 8            ; Signed Integer                     ;
; LPM_NUMWORDS           ; 256          ; Signed Integer                     ;
; LPM_INDATA             ; REGISTERED   ; Untyped                            ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                            ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                            ;
; LPM_FILE               ; ./ram_in.mif ; Untyped                            ;
; USE_EAB                ; ON           ; Untyped                            ;
; DEVICE_FAMILY          ; FLEX10K      ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                     ;
+------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Block1:inst|cunchuqi:inst|lpm_counter:pc_rtl_0 ;
+------------------------+-------------------+----------------------------------------------------+
; Parameter Name         ; Value             ; Type                                               ;
+------------------------+-------------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 8                 ; Untyped                                            ;
; LPM_DIRECTION          ; UP                ; Untyped                                            ;
; LPM_MODULUS            ; 0                 ; Untyped                                            ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                            ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                            ;
; DEVICE_FAMILY          ; FLEX10K           ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                 ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                 ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                            ;
; LABWIDE_SCLR           ; ON                ; Untyped                                            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                            ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                            ;
+------------------------+-------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add0 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_fnh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add1 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_fnh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add2 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_fnh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add5 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_rjh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add4 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_fnh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add6 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_rjh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add7 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 10          ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_4lh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add8 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 10          ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_ooh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add9 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_lch ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add11 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_rjh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add10 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_fnh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add13 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_rjh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add12 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_fnh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add15 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_rjh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add14 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_fnh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add16 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_lch ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add18 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_rjh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add17 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_fnh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add20 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_rjh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add19 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_fnh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add21 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_lch ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp_alu:inst1|lpm_add_sub:Add3 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_lch ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 16 22:32:57 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sjtl -c sjtl
Info: Found 2 design units, including 1 entities, in source file cunchuqi.vhd
    Info: Found design unit 1: cunchuqi-rtl
    Info: Found entity 1: cunchuqi
Info: Found 2 design units, including 1 entities, in source file ../2.运算器/exp_alu.vhd
    Info: Found design unit 1: exp_alu-rtl
    Info: Found entity 1: exp_alu
Info: Found 1 design units, including 1 entities, in source file sjtl.bdf
    Info: Found entity 1: sjtl
Info: Elaborating entity "sjtl" for the top level hierarchy
Warning: Using design file Block1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Block1
Info: Elaborating entity "Block1" for hierarchy "Block1:inst"
Info: Elaborating entity "cunchuqi" for hierarchy "Block1:inst|cunchuqi:inst"
Info: Elaborating entity "LPM_RAM_IO" for hierarchy "Block1:inst|LPM_RAM_IO:inst13"
Info: Elaborated megafunction instantiation "Block1:inst|LPM_RAM_IO:inst13"
Info: Instantiated megafunction "Block1:inst|LPM_RAM_IO:inst13" with the following parameter:
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "./ram_in.mif"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_NUMWORDS" = "256"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
Info: Elaborating entity "altram" for hierarchy "Block1:inst|LPM_RAM_IO:inst13|altram:sram"
Info: Elaborated megafunction instantiation "Block1:inst|LPM_RAM_IO:inst13|altram:sram", which is child of megafunction instantiation "Block1:inst|LPM_RAM_IO:inst13"
Info: Elaborating entity "exp_alu" for hierarchy "exp_alu:inst1"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: "Block1:inst|cunchuqi:inst|pc[0]~16"
Info: Inferred 22 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add1"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add2"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add5"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add4"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add6"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add7"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add8"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add9"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add11"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add10"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add13"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add12"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add15"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add14"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add16"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add18"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add17"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add20"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add19"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add21"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "exp_alu:inst1|Add3"
Info: Elaborated megafunction instantiation "Block1:inst|cunchuqi:inst|lpm_counter:pc_rtl_0"
Info: Instantiated megafunction "Block1:inst|cunchuqi:inst|lpm_counter:pc_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "Block1:inst|cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "Block1:inst|cunchuqi:inst|lpm_counter:pc_rtl_0"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add0"
Info: Instantiated megafunction "exp_alu:inst1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add5"
Info: Instantiated megafunction "exp_alu:inst1|lpm_add_sub:Add5" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add7"
Info: Instantiated megafunction "exp_alu:inst1|lpm_add_sub:Add7" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "10"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add7|addcore:adder", which is child of megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add7"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add7"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add7"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add7|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add7"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add8"
Info: Instantiated megafunction "exp_alu:inst1|lpm_add_sub:Add8" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "10"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add9"
Info: Instantiated megafunction "exp_alu:inst1|lpm_add_sub:Add9" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add9|addcore:adder", which is child of megafunction instantiation "exp_alu:inst1|lpm_add_sub:Add9"
Info: Implemented 593 device resources after synthesis - the final resource count might be different
    Info: Implemented 31 input pins
    Info: Implemented 8 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 538 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Mon Mar 16 22:32:59 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


