#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu May 15 09:20:40 2025
# Process ID: 21384
# Current directory: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3892 C:\DevWorks_HLS\Convolution_Project\Vivado\pooling\Pooling.xpr
# Log file: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/vivado.log
# Journal file: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling\vivado.jou
# Running On        :5CD322B2FW
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 5 PRO 7530U with Radeon Graphics     
# CPU Frequency     :1996 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16442 MB
# Swap memory       :1476 MB
# Total Virtual     :17919 MB
# Available Virtual :5879 MB
#-----------------------------------------------------------
start_gui
open_project C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1547.445 ; gain = 509.820
update_compile_order -fileset sources_1
open_bd_design {C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:hls:Pooling:1.0 - Pooling_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Successfully read diagram <design_1> from block design file <C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1701.848 ; gain = 123.379
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list \
  CONFIG.C_M_AXI_GMEM1_DATA_WIDTH {128} \
  CONFIG.C_M_AXI_GMEM_DATA_WIDTH {128} \
] [get_bd_cells Pooling_0]
endgroup
save_bd_design
Wrote  : <C:\DevWorks_HLS\Convolution_Project\Vivado\pooling\Pooling.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/synth_1/design_1_wrapper.dcp to C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/utils_1/imports/synth_1 and adding it to utils fileset
reset_run design_1_Pooling_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_IOP> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> is excluded from all addressing paths.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0'
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\DevWorks_HLS\Convolution_Project\Vivado\pooling\Pooling.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(3) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(3) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(3) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(3) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem_BID'(1) to pin: '/axi_mem_intercon/S00_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem_RID'(1) to pin: '/axi_mem_intercon/S00_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem1_BID'(1) to pin: '/axi_mem_intercon/S01_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem1_RID'(1) to pin: '/axi_mem_intercon/S01_AXI_rid'(3) - Only lower order bits will be connected.
VHDL Output written to : c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(3) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(3) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(3) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(3) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem_BID'(1) to pin: '/axi_mem_intercon/S00_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem_RID'(1) to pin: '/axi_mem_intercon/S00_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem1_BID'(1) to pin: '/axi_mem_intercon/S01_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem1_RID'(1) to pin: '/axi_mem_intercon/S01_AXI_rid'(3) - Only lower order bits will be connected.
VHDL Output written to : c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pooling_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Pooling_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Pooling_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/c/cc2c65d4154d723c/design_1_auto_pc_0.dcp to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/c/cc2c65d4154d723c/design_1_auto_pc_0_sim_netlist.v to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/c/cc2c65d4154d723c/design_1_auto_pc_0_sim_netlist.vhdl to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/c/cc2c65d4154d723c/design_1_auto_pc_0_stub.v to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/c/cc2c65d4154d723c/design_1_auto_pc_0_stub.vhdl to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 11.509 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
[Thu May 15 10:40:58 2025] Launched design_1_xbar_0_synth_1, design_1_Pooling_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_us_0_synth_1, design_1_auto_ds_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_xbar_0_synth_1/runme.log
design_1_Pooling_0_0_synth_1: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_Pooling_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_us_0_synth_1: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_auto_us_0_synth_1/runme.log
design_1_auto_ds_0_synth_1: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_auto_ds_0_synth_1/runme.log
synth_1: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/synth_1/runme.log
[Thu May 15 10:40:58 2025] Launched impl_1...
Run output will be captured here: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2162.711 ; gain = 362.957
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 2309.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 472 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2437.691 ; gain = 4.156
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3072.246 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3072.246 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.440 . Memory (MB): peak = 3072.246 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3072.246 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 3072.246 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.606 . Memory (MB): peak = 3072.246 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.608 . Memory (MB): peak = 3072.246 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3072.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 14 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 6 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3372.805 ; gain = 1210.094
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/impl/ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:Pooling:1.0 [get_ips  design_1_Pooling_0_0] -log ip_upgrade.log
Upgrading 'C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_Pooling_0_0 (Pooling 1.0) from revision 2114081456 to revision 2114084182
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Wrote  : <C:\DevWorks_HLS\Convolution_Project\Vivado\pooling\Pooling.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Pooling_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_IOP> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> is excluded from all addressing paths.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0'
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /Pooling_0/Data_m_axi_gmem2.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem1.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /Pooling_0/Data_m_axi_gmem2.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\DevWorks_HLS\Convolution_Project\Vivado\pooling\Pooling.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(3) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(3) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(3) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(3) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem_BID'(1) to pin: '/axi_mem_intercon/S00_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem_RID'(1) to pin: '/axi_mem_intercon/S00_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem1_BID'(1) to pin: '/axi_mem_intercon/S01_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem1_RID'(1) to pin: '/axi_mem_intercon/S01_AXI_rid'(3) - Only lower order bits will be connected.
VHDL Output written to : c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(3) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(3) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(3) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(3) to pin: '/axi_mem_intercon/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem_BID'(1) to pin: '/axi_mem_intercon/S00_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem_RID'(1) to pin: '/axi_mem_intercon/S00_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem1_BID'(1) to pin: '/axi_mem_intercon/S01_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Pooling_0/m_axi_gmem1_RID'(1) to pin: '/axi_mem_intercon/S01_AXI_rid'(3) - Only lower order bits will be connected.
VHDL Output written to : c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pooling_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3623.957 ; gain = 13.809
catch { config_ip_cache -export [get_ips -all design_1_Pooling_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Pooling_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/c/cc2c65d4154d723c/design_1_auto_pc_0.dcp to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/c/cc2c65d4154d723c/design_1_auto_pc_0_sim_netlist.v to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/c/cc2c65d4154d723c/design_1_auto_pc_0_sim_netlist.vhdl to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/c/cc2c65d4154d723c/design_1_auto_pc_0_stub.v to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/c/cc2c65d4154d723c/design_1_auto_pc_0_stub.vhdl to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 27.492 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 952a3da1a0bfdfb3 to dir: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/9/5/952a3da1a0bfdfb3/design_1_auto_us_0.dcp to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/9/5/952a3da1a0bfdfb3/design_1_auto_us_0_sim_netlist.v to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/9/5/952a3da1a0bfdfb3/design_1_auto_us_0_sim_netlist.vhdl to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/9/5/952a3da1a0bfdfb3/design_1_auto_us_0_stub.v to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/9/5/952a3da1a0bfdfb3/design_1_auto_us_0_stub.vhdl to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 952a3da1a0bfdfb3; cache size = 27.492 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cd37fb49add094a6 to dir: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/d/cd37fb49add094a6/design_1_auto_ds_0.dcp to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/d/cd37fb49add094a6/design_1_auto_ds_0_sim_netlist.v to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/d/cd37fb49add094a6/design_1_auto_ds_0_sim_netlist.vhdl to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/d/cd37fb49add094a6/design_1_auto_ds_0_stub.v to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/c/d/cd37fb49add094a6/design_1_auto_ds_0_stub.vhdl to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = cd37fb49add094a6; cache size = 27.493 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a5987ccf64c13e72 to dir: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/a/5/a5987ccf64c13e72/design_1_auto_pc_1.dcp to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/a/5/a5987ccf64c13e72/design_1_auto_pc_1_sim_netlist.v to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/a/5/a5987ccf64c13e72/design_1_auto_pc_1_sim_netlist.vhdl to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/a/5/a5987ccf64c13e72/design_1_auto_pc_1_stub.v to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/ip/2024.1/a/5/a5987ccf64c13e72/design_1_auto_pc_1_stub.vhdl to c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = a5987ccf64c13e72; cache size = 27.493 MB.
export_ip_user_files -of_objects [get_files C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Pooling_0_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Pooling_0_0
[Thu May 15 11:23:31 2025] Launched design_1_Pooling_0_0_synth_1...
Run output will be captured here: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_Pooling_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.ip_user_files/sim_scripts -ip_user_files_dir C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.ip_user_files -ipstatic_source_dir C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/compile_simlib/modelsim} {questa=C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/compile_simlib/questa} {riviera=C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/compile_simlib/riviera} {activehdl=C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu May 15 11:25:33 2025] Launched synth_1...
Run output will be captured here: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/synth_1/runme.log
[Thu May 15 11:25:33 2025] Launched impl_1...
Run output will be captured here: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/impl_1/runme.log
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 15 12:23:32 2025...
