{"metadata":{"symbolKind":"case","roleHeading":"Case","role":"symbol","title":"TransitionCondition.notEquals(lhs:rhs:)","modules":[{"name":"VHDLMachines"}],"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"notEquals"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"rhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":")","kind":"text"}],"externalID":"s:12VHDLMachines19TransitionConditionO9notEqualsyA2C_ACtcACmF"},"abstract":[{"type":"text","text":"A "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" inequality operation containing an "},{"code":"after","type":"codeVoice"},{"type":"text","text":" statement."}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"notEquals"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"rhs"},{"text":": ","kind":"text"},{"text":"TransitionCondition","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"}],"variants":[{"paths":["\/documentation\/vhdlmachines\/transitioncondition\/notequals(lhs:rhs:)"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/notEquals(lhs:rhs:)"},"kind":"symbol","sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/notEquals(lhs:rhs:)":{"url":"\/documentation\/vhdlmachines\/transitioncondition\/notequals(lhs:rhs:)","kind":"symbol","role":"symbol","type":"topic","abstract":[{"text":"A ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":" inequality operation containing an ","type":"text"},{"type":"codeVoice","code":"after"},{"text":" statement.","type":"text"}],"fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"notEquals","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":")","kind":"text"}],"title":"TransitionCondition.notEquals(lhs:rhs:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/notEquals(lhs:rhs:)"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}