==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.621 ; gain = 87.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.621 ; gain = 87.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.621 ; gain = 87.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:44) automatically.
ERROR: [SYNCHK 200-41] Chacha/chacha.cpp:92: unsupported pointer reinterpretation from type '[144 x i8]*' to type '[36 x i8]*' on variable 'state_matrix'.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:42: function 'convert_hex_to_decimal(char*, double*)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:50: function 'split(char*, char (*) [8], int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:75: function 'convert_decimal_to_hex(char*, double*)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:92: function 'quarterround(char (*) [4][9], int, int, int, int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:103: function 'add_2(char (*) [4][9], char (*) [4][9], int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:107: function 'split_2(char (*) [4][9], char*, int, int, int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:118: function 'xor_2(char*, char*, int)' has no function body.
INFO: [SYNCHK 200-10] 8 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 179.336 ; gain = 87.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 179.336 ; gain = 87.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 179.336 ; gain = 87.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:44) automatically.
ERROR: [SYNCHK 200-41] Chacha/chacha.cpp:92: unsupported pointer reinterpretation from type '[144 x i8]*' to type '[36 x i8]*' on variable 'state_matrix'.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:42: function 'convert_hex_to_decimal(char*, double*)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:50: function 'split(char*, char (*) [8], int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:75: function 'convert_decimal_to_hex(char*, double*)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:92: function 'quarterround(char (*) [4][9], int, int, int, int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:103: function 'add_2(char (*) [4][9], char (*) [4][9], int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:107: function 'split_2(char (*) [4][9], char*, int, int, int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:118: function 'xor_2(char*, char*, int)' has no function body.
INFO: [SYNCHK 200-10] 8 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 178.742 ; gain = 87.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 178.742 ; gain = 87.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 178.742 ; gain = 87.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:44) automatically.
ERROR: [SYNCHK 200-41] Chacha/chacha.cpp:92: unsupported pointer reinterpretation from type '[144 x i8]*' to type '[36 x i8]*' on variable 'state_matrix'.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:42: function 'convert_hex_to_decimal(char*, double*)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:50: function 'split(char*, char (*) [8], int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:75: function 'convert_decimal_to_hex(char*, double*)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:92: function 'quarterround(char (*) [4][9], int, int, int, int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:103: function 'add_2(char (*) [4][9], char (*) [4][9], int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:107: function 'split_2(char (*) [4][9], char*, int, int, int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:118: function 'xor_2(char*, char*, int)' has no function body.
INFO: [SYNCHK 200-10] 8 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 179.016 ; gain = 87.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 179.016 ; gain = 87.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 179.016 ; gain = 87.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:44) automatically.
ERROR: [SYNCHK 200-41] Chacha/chacha.cpp:92: unsupported pointer reinterpretation from type '[144 x i8]*' to type '[36 x i8]*' on variable 'state_matrix'.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:42: function 'convert_hex_to_decimal(char*, double*)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:50: function 'split(char*, char (*) [8], int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:75: function 'convert_decimal_to_hex(char*, double*)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:92: function 'quarterround(char (*) [4][9], int, int, int, int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:103: function 'add_2(char (*) [4][9], char (*) [4][9], int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:107: function 'split_2(char (*) [4][9], char*, int, int, int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:118: function 'xor_2(char*, char*, int)' has no function body.
INFO: [SYNCHK 200-10] 8 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 178.961 ; gain = 87.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 178.961 ; gain = 87.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 179.289 ; gain = 87.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:44) automatically.
ERROR: [SYNCHK 200-41] Chacha/chacha.cpp:92: unsupported pointer reinterpretation from type '[144 x i8]*' to type '[36 x i8]*' on variable 'state_matrix'.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:42: function 'convert_hex_to_decimal(char*, double*)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:50: function 'split(char*, char (*) [8], int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:75: function 'convert_decimal_to_hex(char*, double*)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:92: function 'quarterround(char (*) [4][9], int, int, int, int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:103: function 'add_2(char (*) [4][9], char (*) [4][9], int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:107: function 'split_2(char (*) [4][9], char*, int, int, int)' has no function body.
ERROR: [SYNCHK 200-71] Chacha/chacha.cpp:118: function 'xor_2(char*, char*, int)' has no function body.
INFO: [SYNCHK 200-10] 8 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Chacha/chacha.cpp:1:
Chacha/chacha.cpp:193:22: error: use of undeclared identifier 'pow'
        sum += val * pow(16,7-i);
                     ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Chacha/chacha.cpp:1:
Chacha/chacha.cpp:193:22: error: use of undeclared identifier 'pow'
        sum += val * pow(16,7-i);
                     ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Chacha/chacha.cpp:1:
Chacha/chacha.cpp:193:22: error: use of undeclared identifier 'pow'
        sum += val * pow(16,7-i);
                     ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Chacha/chacha.cpp:1:
Chacha/chacha.cpp:193:22: error: use of undeclared identifier 'pow'
        sum += val * pow(16,7-i);
                     ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.816 ; gain = 87.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.816 ; gain = 87.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 310.980 ; gain = 219.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:194) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:465) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:467) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:515) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:541) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 376.879 ; gain = 285.465
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:136) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:66) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:136) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:66) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:245) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:285) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:349) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:349) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:463) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:496) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:350) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:350) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:350) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:350) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:194) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:204) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:465) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:467) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:515) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:188:9) to (Chacha/chacha.cpp:186:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:65:50) to (Chacha/chacha.cpp:84:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:88:9) to (Chacha/chacha.cpp:87:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:135:50) to (Chacha/chacha.cpp:182:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:188:9) to (Chacha/chacha.cpp:186:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:248:5) to (Chacha/chacha.cpp:263:18) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:287:5) to (Chacha/chacha.cpp:302:18) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_hw' (Chacha/chacha.cpp:248) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:340) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:400) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_2_hw' (Chacha/chacha.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:367) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 489.582 ; gain = 398.168
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:45:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:65:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 629.562 ; gain = 538.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'split_hw.1' to 'split_hw_1'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.781 seconds; current allocated memory: 559.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 560.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 560.942 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 561.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 561.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 561.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 562.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 562.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 563.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 563.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 564.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 565.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 565.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 566.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 566.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 567.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 567.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 568.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 568.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 568.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 568.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 569.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 569.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 569.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.594 seconds; current allocated memory: 572.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.786 seconds; current allocated memory: 576.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.589 seconds; current allocated memory: 579.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_1'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 579.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 580.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 581.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.504 seconds; current allocated memory: 583.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.443 seconds; current allocated memory: 584.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.102 seconds; current allocated memory: 585.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 587.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.328 seconds; current allocated memory: 588.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.394 seconds; current allocated memory: 589.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 589.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 590.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_strcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.845 seconds; current allocated memory: 596.822 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_1_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mqcK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_strcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:01:27 . Memory (MB): peak = 716.996 ; gain = 625.582
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 87.736 seconds; peak allocated memory: 596.822 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 179.062 ; gain = 87.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 179.062 ; gain = 87.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 311.047 ; gain = 219.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:194) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:465) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:467) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:515) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:541) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 377.961 ; gain = 286.441
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:136) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:66) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:136) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:66) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:245) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:246) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:285) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:349) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:349) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:463) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:496) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:350) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:350) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:350) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:350) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:194) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:204) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:465) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:467) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:515) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:188:9) to (Chacha/chacha.cpp:186:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:65:50) to (Chacha/chacha.cpp:84:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:88:9) to (Chacha/chacha.cpp:87:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:135:50) to (Chacha/chacha.cpp:182:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:188:9) to (Chacha/chacha.cpp:186:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:248:5) to (Chacha/chacha.cpp:263:18) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:287:5) to (Chacha/chacha.cpp:302:18) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_hw' (Chacha/chacha.cpp:248) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:340) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:400) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_2_hw' (Chacha/chacha.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:367) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 490.043 ; gain = 398.523
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:45:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:65:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 629.785 ; gain = 538.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'split_hw.1' to 'split_hw_1'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.214 seconds; current allocated memory: 560.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 560.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.896 seconds; current allocated memory: 560.958 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 561.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 561.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 561.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 562.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 562.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 563.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.206 seconds; current allocated memory: 563.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.188 seconds; current allocated memory: 564.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 565.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 565.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 566.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 566.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 567.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 567.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 568.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 568.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 568.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 569.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 569.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 569.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 569.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.381 seconds; current allocated memory: 572.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.755 seconds; current allocated memory: 576.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.808 seconds; current allocated memory: 579.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_1'.
INFO: [HLS 200-111]  Elapsed time: 1.388 seconds; current allocated memory: 579.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 580.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.995 seconds; current allocated memory: 581.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.917 seconds; current allocated memory: 583.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.831 seconds; current allocated memory: 584.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.516 seconds; current allocated memory: 585.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.563 seconds; current allocated memory: 587.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.756 seconds; current allocated memory: 588.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.668 seconds; current allocated memory: 589.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 589.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 590.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_strcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 596.837 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_1_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mqcK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_strcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:50 . Memory (MB): peak = 717.465 ; gain = 625.945
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 110.438 seconds; peak allocated memory: 596.837 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 179.051 ; gain = 87.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 179.051 ; gain = 87.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 310.938 ; gain = 219.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:486) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:488) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:536) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:562) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 380.203 ; gain = 288.648
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:157) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:87) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:157) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:87) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:266) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:267) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:305) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:370) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:370) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:484) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:517) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:371) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:371) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:371) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:371) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:486) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:488) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:536) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:209:9) to (Chacha/chacha.cpp:207:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:86:50) to (Chacha/chacha.cpp:105:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:109:9) to (Chacha/chacha.cpp:108:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:156:50) to (Chacha/chacha.cpp:203:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:209:9) to (Chacha/chacha.cpp:207:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:269:5) to (Chacha/chacha.cpp:284:18) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:308:5) to (Chacha/chacha.cpp:323:18) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_hw' (Chacha/chacha.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:361) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:421) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_2_hw' (Chacha/chacha.cpp:308) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:388) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 490.633 ; gain = 399.078
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:66:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:86:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 629.371 ; gain = 537.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.322 seconds; current allocated memory: 559.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 560.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 560.937 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 561.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 561.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 561.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 562.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 562.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 563.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 563.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 564.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 565.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 565.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 566.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 566.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 567.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 567.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 568.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 568.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 568.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 569.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 569.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 569.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 569.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.554 seconds; current allocated memory: 572.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.565 seconds; current allocated memory: 576.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.303 seconds; current allocated memory: 579.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 579.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 580.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 581.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 583.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.367 seconds; current allocated memory: 584.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.003 seconds; current allocated memory: 585.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.346 seconds; current allocated memory: 587.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.444 seconds; current allocated memory: 588.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.366 seconds; current allocated memory: 589.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 589.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 590.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_strcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.031 seconds; current allocated memory: 596.848 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mqcK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_strcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:01:27 . Memory (MB): peak = 716.203 ; gain = 624.648
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 87.532 seconds; peak allocated memory: 596.848 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.777 ; gain = 87.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.777 ; gain = 87.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 311.027 ; gain = 219.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:492) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:494) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:542) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:568) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 377.363 ; gain = 285.926
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:157) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:87) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:157) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:87) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:266) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:267) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:305) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:370) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:370) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:490) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:523) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:371) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:371) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:371) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:371) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:492) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:494) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:542) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:209:9) to (Chacha/chacha.cpp:207:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:86:50) to (Chacha/chacha.cpp:105:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:109:9) to (Chacha/chacha.cpp:108:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:156:50) to (Chacha/chacha.cpp:203:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:209:9) to (Chacha/chacha.cpp:207:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:269:5) to (Chacha/chacha.cpp:284:18) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:308:5) to (Chacha/chacha.cpp:323:18) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_hw' (Chacha/chacha.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:361) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:427) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_2_hw' (Chacha/chacha.cpp:308) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:388) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 490.297 ; gain = 398.859
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:66:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:86:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 629.758 ; gain = 538.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.101 seconds; current allocated memory: 560.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 560.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 560.986 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 561.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 561.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 561.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 562.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 562.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 563.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 563.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 564.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 565.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 565.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 566.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 566.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 567.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 567.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 568.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 568.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 568.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 569.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 569.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 569.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 570.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.456 seconds; current allocated memory: 572.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.789 seconds; current allocated memory: 576.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 579.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 580.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 580.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 581.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.342 seconds; current allocated memory: 583.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.498 seconds; current allocated memory: 584.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.991 seconds; current allocated memory: 586.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.273 seconds; current allocated memory: 587.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.361 seconds; current allocated memory: 588.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.427 seconds; current allocated memory: 589.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 589.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 590.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_strcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.804 seconds; current allocated memory: 597.042 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mqcK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_strcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:01:24 . Memory (MB): peak = 717.039 ; gain = 625.602
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 84.422 seconds; peak allocated memory: 597.042 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.777 ; gain = 87.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.777 ; gain = 87.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 310.812 ; gain = 219.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:495) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:497) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:545) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:571) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 379.852 ; gain = 288.359
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:157) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:87) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:157) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:87) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:266) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:267) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:305) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:370) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:370) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:371) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:371) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:371) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:371) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:495) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:497) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:545) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:209:9) to (Chacha/chacha.cpp:207:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:86:50) to (Chacha/chacha.cpp:105:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:109:9) to (Chacha/chacha.cpp:108:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:156:50) to (Chacha/chacha.cpp:203:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:209:9) to (Chacha/chacha.cpp:207:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:269:5) to (Chacha/chacha.cpp:284:18) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:308:5) to (Chacha/chacha.cpp:323:18) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_hw' (Chacha/chacha.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:361) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:427) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_2_hw' (Chacha/chacha.cpp:308) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:388) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 491.867 ; gain = 400.375
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:66:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:86:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 630.098 ; gain = 538.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.114 seconds; current allocated memory: 560.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 560.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 561.064 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 561.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 561.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 561.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 562.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 562.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 563.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 563.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 564.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 565.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.932 seconds; current allocated memory: 565.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 566.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 566.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 567.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.843 seconds; current allocated memory: 567.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 568.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 568.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 569.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 569.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 569.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 569.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 570.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.823 seconds; current allocated memory: 572.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.82 seconds; current allocated memory: 576.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 579.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.151 seconds; current allocated memory: 580.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 580.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.823 seconds; current allocated memory: 581.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.486 seconds; current allocated memory: 583.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.754 seconds; current allocated memory: 584.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 586.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.548 seconds; current allocated memory: 587.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.506 seconds; current allocated memory: 588.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.424 seconds; current allocated memory: 589.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 590.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 590.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_strcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.17 seconds; current allocated memory: 597.089 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mqcK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_strcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:01:33 . Memory (MB): peak = 717.422 ; gain = 625.930
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 93.283 seconds; peak allocated memory: 597.089 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 178.836 ; gain = 87.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 178.836 ; gain = 87.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 310.754 ; gain = 219.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:525) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:527) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:580) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:608) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 377.938 ; gain = 286.516
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (Chacha/chacha.cpp:166) in function 'convert_binary_to_hex_2_hw'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (Chacha/chacha.cpp:94) in function 'convert_hex_to_binary_2_hw'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:390).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:400) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:164).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_2_hw' (Chacha/chacha.cpp:304).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:311) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (Chacha/chacha.cpp:316) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (Chacha/chacha.cpp:339) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ls_hw' (Chacha/chacha.cpp:414).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:420) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (Chacha/chacha.cpp:433) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (Chacha/chacha.cpp:443) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (Chacha/chacha.cpp:454) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_1_hw' (Chacha/chacha.cpp:346).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:355) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (Chacha/chacha.cpp:360) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (Chacha/chacha.cpp:371) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (Chacha/chacha.cpp:383) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_hw' (Chacha/chacha.cpp:114).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:115) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_hw' (Chacha/chacha.cpp:70).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:71) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_hw' (Chacha/chacha.cpp:260).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:269) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (Chacha/chacha.cpp:274) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (Chacha/chacha.cpp:297) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:231).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:233) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:214).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:216) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:400) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:165) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:311) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (Chacha/chacha.cpp:316) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (Chacha/chacha.cpp:339) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:420) in function 'ls_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (Chacha/chacha.cpp:433) in function 'ls_hw' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (Chacha/chacha.cpp:443) in function 'ls_hw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (Chacha/chacha.cpp:454) in function 'ls_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:355) in function 'xor_1_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (Chacha/chacha.cpp:360) in function 'xor_1_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (Chacha/chacha.cpp:371) in function 'xor_1_hw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (Chacha/chacha.cpp:383) in function 'xor_1_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:115) in function 'convert_binary_to_hex_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:71) in function 'convert_hex_to_binary_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:269) in function 'add_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (Chacha/chacha.cpp:274) in function 'add_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (Chacha/chacha.cpp:297) in function 'add_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:233) in function 'convert_decimal_to_hex_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:216) in function 'convert_hex_to_decimal_hw' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:279) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:280) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:352) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr2' (Chacha/chacha.cpp:353) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:418) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:321) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:322) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:391) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:391) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:392) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:392) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:523) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:558) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:527) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:580) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:608) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:37) to (Chacha/chacha.cpp:229:1) in function 'convert_hex_to_decimal_hw'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:95:2) to (Chacha/chacha.cpp:112:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:48) to (Chacha/chacha.cpp:162:1) in function 'convert_binary_to_hex_hw'... converting 121 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:212:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:302:1) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:344:1) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:525) automatically.
INFO: [XFORM 203-602] Inlining function 'add_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:592) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:410->Chacha/chacha.cpp:608) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 492.723 ; gain = 401.301
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7:12) in function 'chacha_hw' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7:12) in function 'convert_hex_to_decimal_hw' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.1.1' (Chacha/chacha.cpp:540:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.1' (Chacha/chacha.cpp:539:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.2' (Chacha/chacha.cpp:550:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.4.1' (Chacha/chacha.cpp:570:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.4' (Chacha/chacha.cpp:569:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5' (Chacha/chacha.cpp:529:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_decimal_hw' to 'convert_hex_to_decim' (Chacha/chacha.cpp:219:1)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:73:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:95:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:235:46)
WARNING: [XFORM 203-631] Renaming function 'convert_binary_to_hex_hw' to 'convert_binary_to_he' (Chacha/chacha.cpp:117:1)
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_double_i32' to '__hls_fptosi_double_' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:56)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 651.582 ; gain = 560.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_' to 'p_hls_fptosi_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.651 seconds; current allocated memory: 582.647 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 582.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 583.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 583.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 583.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 583.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_decimal_to_h'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('hex_addr_54_write_ln256', Chacha/chacha.cpp:256) of constant 102 on array 'hex' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'hex'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 72.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.061 seconds; current allocated memory: 586.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.881 seconds; current allocated memory: 588.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_decim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_decim'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('hex_load_2', Chacha/chacha.cpp:219) on array 'hex' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'hex'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.789 seconds; current allocated memory: 589.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.008 seconds; current allocated memory: 589.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'add_hw' (Function: add_hw): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln271', Chacha/chacha.cpp:271) of variable 'state_matrix_load', Chacha/chacha.cpp:271 on array 'arr1', Chacha/chacha.cpp:266.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 6 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 7 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'add_hw' (Function: add_hw): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln271', Chacha/chacha.cpp:271) of variable 'state_matrix_load', Chacha/chacha.cpp:271 on array 'arr1', Chacha/chacha.cpp:266.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'add_hw' (Function: add_hw): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln271', Chacha/chacha.cpp:271) of variable 'state_matrix_load', Chacha/chacha.cpp:271 on array 'arr1', Chacha/chacha.cpp:266.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'add_hw' (Function: add_hw): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln271', Chacha/chacha.cpp:271) of variable 'state_matrix_load', Chacha/chacha.cpp:271 on array 'arr1', Chacha/chacha.cpp:266.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'add_hw' (Function: add_hw): Unable to enforce a carried dependence constraint (II = 138, distance = 1, offset = 1)
   between 'load' operation ('arr1_load', Chacha/chacha.cpp:299) on array 'arr1', Chacha/chacha.cpp:266 and 'call' operation ('arr3[0]', Chacha/chacha.cpp:282) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_load_7', Chacha/chacha.cpp:271) on array 'state_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 151, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.836 seconds; current allocated memory: 590.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 591.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 82.642 seconds; current allocated memory: 595.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.466 seconds; current allocated memory: 598.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_binary_to_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_binary_to_he'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bin_load_3', Chacha/chacha.cpp:119) on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 600.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.377 seconds; current allocated memory: 601.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xor_1_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'xor_1_hw' (Function: xor_1_hw): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'load' operation ('arr3_load', Chacha/chacha.cpp:373) on array 'arr3', Chacha/chacha.cpp:365 and 'call' operation ('_ln368', Chacha/chacha.cpp:368) to 'convert_hex_to_binar'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 18 and incompatible II = 16 of 'call' operation ('call_ret', Chacha/chacha.cpp:381) to 'convert_binary_to_he'.
WARNING: [SCHED 204-68] The II Violation in module 'xor_1_hw' (Function: xor_1_hw): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'call' operation ('call_ret', Chacha/chacha.cpp:381) to 'convert_binary_to_he' and 'load' operation ('arr3_load', Chacha/chacha.cpp:373) on array 'arr3', Chacha/chacha.cpp:365.
WARNING: [SCHED 204-68] The II Violation in module 'xor_1_hw' (Function: xor_1_hw): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('call_ret', Chacha/chacha.cpp:381) to 'convert_binary_to_he' and 'load' operation ('arr3_load', Chacha/chacha.cpp:373) on array 'arr3', Chacha/chacha.cpp:365.
WARNING: [SCHED 204-68] The II Violation in module 'xor_1_hw' (Function: xor_1_hw): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'store' operation ('state_matrix_addr_write_ln385', Chacha/chacha.cpp:385) of variable 'arr1[0]', Chacha/chacha.cpp:381 on array 'state_matrix' and 'load' operation ('arr1[0]', Chacha/chacha.cpp:357) on array 'state_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr1[1]', Chacha/chacha.cpp:357) on array 'state_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 74, Depth = 74.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.171 seconds; current allocated memory: 602.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.657 seconds; current allocated memory: 604.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ls_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'ls_hw' (Function: ls_hw): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'load' operation ('arr2_load', Chacha/chacha.cpp:435) on array 'arr2' and 'call' operation ('_ln428', Chacha/chacha.cpp:428) to 'convert_hex_to_binar'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 18 and incompatible II = 16 of 'call' operation ('call_ret', Chacha/chacha.cpp:452) to 'convert_binary_to_he'.
WARNING: [SCHED 204-68] The II Violation in module 'ls_hw' (Function: ls_hw): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'call' operation ('call_ret', Chacha/chacha.cpp:452) to 'convert_binary_to_he' and 'store' operation ('arr3_addr_write_ln435', Chacha/chacha.cpp:435) of variable 'arr2_load', Chacha/chacha.cpp:435 on array 'arr3', Chacha/chacha.cpp:426.
WARNING: [SCHED 204-68] The II Violation in module 'ls_hw' (Function: ls_hw): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('call_ret', Chacha/chacha.cpp:452) to 'convert_binary_to_he' and 'store' operation ('arr3_addr_write_ln435', Chacha/chacha.cpp:435) of variable 'arr2_load', Chacha/chacha.cpp:435 on array 'arr3', Chacha/chacha.cpp:426.
WARNING: [SCHED 204-68] The II Violation in module 'ls_hw' (Function: ls_hw): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'store' operation ('state_matrix_addr_write_ln456', Chacha/chacha.cpp:456) of variable 'arr1[0]', Chacha/chacha.cpp:452 on array 'state_matrix' and 'load' operation ('arr1[0]', Chacha/chacha.cpp:422) on array 'state_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr1[5]', Chacha/chacha.cpp:422) on array 'state_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 75, Depth = 75.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.375 seconds; current allocated memory: 606.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.133 seconds; current allocated memory: 609.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.474 seconds; current allocated memory: 609.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 610.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 610.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 610.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.5): Unable to enforce a carried dependence constraint (II = 151, distance = 1, offset = 1)
   between 'call' operation ('_ln463', Chacha/chacha.cpp:463->Chacha/chacha.cpp:580) to 'xor_1_hw' and 'call' operation ('_ln462', Chacha/chacha.cpp:462->Chacha/chacha.cpp:580) to 'add_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.5): Unable to enforce a carried dependence constraint (II = 152, distance = 1, offset = 1)
   between 'call' operation ('_ln463', Chacha/chacha.cpp:463->Chacha/chacha.cpp:580) to 'xor_1_hw' and 'call' operation ('_ln462', Chacha/chacha.cpp:462->Chacha/chacha.cpp:580) to 'add_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.5): Unable to enforce a carried dependence constraint (II = 153, distance = 1, offset = 1)
   between 'call' operation ('_ln463', Chacha/chacha.cpp:463->Chacha/chacha.cpp:580) to 'xor_1_hw' and 'call' operation ('_ln462', Chacha/chacha.cpp:462->Chacha/chacha.cpp:580) to 'add_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.5): Unable to enforce a carried dependence constraint (II = 154, distance = 1, offset = 1)
   between 'call' operation ('_ln463', Chacha/chacha.cpp:463->Chacha/chacha.cpp:580) to 'xor_1_hw' and 'call' operation ('_ln462', Chacha/chacha.cpp:462->Chacha/chacha.cpp:580) to 'add_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.5): Unable to enforce a carried dependence constraint (II = 205, distance = 1, offset = 1)
   between 'call' operation ('_ln463', Chacha/chacha.cpp:463->Chacha/chacha.cpp:580) to 'xor_1_hw' and 'call' operation ('_ln462', Chacha/chacha.cpp:462->Chacha/chacha.cpp:580) to 'add_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.5): Unable to enforce a carried dependence constraint (II = 231, distance = 1, offset = 1)
   between 'call' operation ('_ln464', Chacha/chacha.cpp:464->Chacha/chacha.cpp:580) to 'ls_hw' and 'call' operation ('_ln462', Chacha/chacha.cpp:462->Chacha/chacha.cpp:580) to 'add_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.5): Unable to enforce a carried dependence constraint (II = 244, distance = 1, offset = 1)
   between 'call' operation ('_ln464', Chacha/chacha.cpp:464->Chacha/chacha.cpp:580) to 'ls_hw' and 'call' operation ('_ln462', Chacha/chacha.cpp:462->Chacha/chacha.cpp:580) to 'add_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.5): Unable to enforce a carried dependence constraint (II = 250, distance = 1, offset = 1)
   between 'call' operation ('_ln464', Chacha/chacha.cpp:464->Chacha/chacha.cpp:580) to 'ls_hw' and 'call' operation ('_ln462', Chacha/chacha.cpp:462->Chacha/chacha.cpp:580) to 'add_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.5): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('_ln464', Chacha/chacha.cpp:464->Chacha/chacha.cpp:580) to 'ls_hw' and 'call' operation ('_ln462', Chacha/chacha.cpp:462->Chacha/chacha.cpp:580) to 'add_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.5): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('_ln464', Chacha/chacha.cpp:464->Chacha/chacha.cpp:580) to 'ls_hw' and 'call' operation ('_ln462', Chacha/chacha.cpp:462->Chacha/chacha.cpp:580) to 'add_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.5): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('_ln464', Chacha/chacha.cpp:464->Chacha/chacha.cpp:580) to 'ls_hw' and 'call' operation ('_ln462', Chacha/chacha.cpp:462->Chacha/chacha.cpp:580) to 'add_hw'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.6'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.6): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln313', Chacha/chacha.cpp:313->Chacha/chacha.cpp:592) of variable 'state_matrix_load_2', Chacha/chacha.cpp:313->Chacha/chacha.cpp:592 on array 'arr1', Chacha/chacha.cpp:308->Chacha/chacha.cpp:592.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 6 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 7 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.6): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln313', Chacha/chacha.cpp:313->Chacha/chacha.cpp:592) of variable 'state_matrix_load_2', Chacha/chacha.cpp:313->Chacha/chacha.cpp:592 on array 'arr1', Chacha/chacha.cpp:308->Chacha/chacha.cpp:592.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.6): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln313', Chacha/chacha.cpp:313->Chacha/chacha.cpp:592) of variable 'state_matrix_load_2', Chacha/chacha.cpp:313->Chacha/chacha.cpp:592 on array 'arr1', Chacha/chacha.cpp:308->Chacha/chacha.cpp:592.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.6): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln313', Chacha/chacha.cpp:313->Chacha/chacha.cpp:592) of variable 'state_matrix_load_2', Chacha/chacha.cpp:313->Chacha/chacha.cpp:592 on array 'arr1', Chacha/chacha.cpp:308->Chacha/chacha.cpp:592.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.6): Unable to enforce a carried dependence constraint (II = 138, distance = 1, offset = 1)
   between 'load' operation ('arr1_load', Chacha/chacha.cpp:341->Chacha/chacha.cpp:592) on array 'arr1', Chacha/chacha.cpp:308->Chacha/chacha.cpp:592 and 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:592) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_load_2', Chacha/chacha.cpp:313->Chacha/chacha.cpp:592) on array 'state_matrix', Chacha/chacha.cpp:530 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 145, Depth = 151.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (15.032ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'chacha_hw' consists of the following:
	'sitodp' operation ('arr1[0]', Chacha/chacha.cpp:559) [647]  (6.28 ns)
	'call' operation ('_ln560', Chacha/chacha.cpp:560) to 'convert_decimal_to_h' [648]  (8.75 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.161 seconds; current allocated memory: 634.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 301.313 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 14.751 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 1.792 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.416 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 2.394 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_decim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32s_64_6_1' to 'chacha_hw_sitodp_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_decim'.
INFO: [HLS 200-111]  Elapsed time: 6.02 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.939 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 4.279 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_binary_to_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_binary_to_he'.
INFO: [HLS 200-111]  Elapsed time: 8.556 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.942 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 3.597 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 6.291 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 1.176 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'chacha_hw' is 10007 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 253.289 seconds; current allocated memory: 1.286 GB.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:14:44 ; elapsed = 00:15:59 . Memory (MB): peak = 2179.277 ; gain = 2087.855
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 959.331 seconds; peak allocated memory: 1.286 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.789 ; gain = 87.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.789 ; gain = 87.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 311.559 ; gain = 219.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:525) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:527) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:579) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:607) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 379.652 ; gain = 288.027
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (Chacha/chacha.cpp:166) in function 'convert_binary_to_hex_2_hw'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (Chacha/chacha.cpp:94) in function 'convert_hex_to_binary_2_hw'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:390).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:400) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:164).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_2_hw' (Chacha/chacha.cpp:304).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:311) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (Chacha/chacha.cpp:316) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (Chacha/chacha.cpp:339) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:231).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:233) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:214).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:216) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:400) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:165) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:311) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (Chacha/chacha.cpp:316) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (Chacha/chacha.cpp:339) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:233) in function 'convert_decimal_to_hex_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:216) in function 'convert_hex_to_decimal_hw' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:279) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:280) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:321) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:322) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:391) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:391) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:392) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:392) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:523) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:558) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:527) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:579) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:607) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:37) to (Chacha/chacha.cpp:229:1) in function 'convert_hex_to_decimal_hw'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:95:2) to (Chacha/chacha.cpp:112:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:115:32) to (Chacha/chacha.cpp:115:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:212:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:282:5) to (Chacha/chacha.cpp:297:18) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:344:1) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:452) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:525) automatically.
INFO: [XFORM 203-602] Inlining function 'add_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:591) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:410->Chacha/chacha.cpp:607) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 491.445 ; gain = 399.820
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7:12) in function 'chacha_hw' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7:12) in function 'convert_hex_to_decimal_hw' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.1.1' (Chacha/chacha.cpp:540:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.1' (Chacha/chacha.cpp:539:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.2' (Chacha/chacha.cpp:550:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.4.1' (Chacha/chacha.cpp:570:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.4' (Chacha/chacha.cpp:569:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5' (Chacha/chacha.cpp:529:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_decimal_hw' to 'convert_hex_to_decim' (Chacha/chacha.cpp:219:1)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:95:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:235:46)
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_double_i32' to '__hls_fptosi_double_' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:56)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 625.859 ; gain = 534.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_' to 'p_hls_fptosi_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.03 seconds; current allocated memory: 556.835 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 557.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 557.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 557.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 557.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 557.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_decimal_to_h'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('hex_addr_54_write_ln256', Chacha/chacha.cpp:256) of constant 102 on array 'hex' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'hex'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 72.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.448 seconds; current allocated memory: 560.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.621 seconds; current allocated memory: 562.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_decim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_decim'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('hex_load_2', Chacha/chacha.cpp:219) on array 'hex' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'hex'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.243 seconds; current allocated memory: 563.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 564.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.27ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'add_hw' consists of the following:
	'or' operation ('or_ln289', Chacha/chacha.cpp:289) [68]  (0 ns)
	'and' operation ('and_ln289', Chacha/chacha.cpp:289) [70]  (0 ns)
	'select' operation ('val1', Chacha/chacha.cpp:289) [72]  (1.48 ns)
	'call' operation ('_ln295', Chacha/chacha.cpp:295) to 'convert_decimal_to_h' [73]  (7.79 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.824 seconds; current allocated memory: 564.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.739 seconds; current allocated memory: 565.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.245 seconds; current allocated memory: 566.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 567.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:119->Chacha/chacha.cpp:381) on array 'arr3', Chacha/chacha.cpp:365 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.051 seconds; current allocated memory: 567.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 568.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:119->Chacha/chacha.cpp:452) on array 'arr3', Chacha/chacha.cpp:426 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 568.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 569.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.936 seconds; current allocated memory: 569.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 569.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 569.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 570.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.6'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.6): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln313', Chacha/chacha.cpp:313->Chacha/chacha.cpp:591) of variable 'state_matrix_load_3', Chacha/chacha.cpp:313->Chacha/chacha.cpp:591 on array 'arr1', Chacha/chacha.cpp:308->Chacha/chacha.cpp:591.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 6 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 7 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.6): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln313', Chacha/chacha.cpp:313->Chacha/chacha.cpp:591) of variable 'state_matrix_load_3', Chacha/chacha.cpp:313->Chacha/chacha.cpp:591 on array 'arr1', Chacha/chacha.cpp:308->Chacha/chacha.cpp:591.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.6): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln313', Chacha/chacha.cpp:313->Chacha/chacha.cpp:591) of variable 'state_matrix_load_3', Chacha/chacha.cpp:313->Chacha/chacha.cpp:591 on array 'arr1', Chacha/chacha.cpp:308->Chacha/chacha.cpp:591.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.6): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim' and 'store' operation ('arr1_addr_write_ln313', Chacha/chacha.cpp:313->Chacha/chacha.cpp:591) of variable 'state_matrix_load_3', Chacha/chacha.cpp:313->Chacha/chacha.cpp:591 on array 'arr1', Chacha/chacha.cpp:308->Chacha/chacha.cpp:591.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 54 and incompatible II = 4 of 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5.6): Unable to enforce a carried dependence constraint (II = 138, distance = 1, offset = 1)
   between 'load' operation ('arr1_load', Chacha/chacha.cpp:341->Chacha/chacha.cpp:591) on array 'arr1', Chacha/chacha.cpp:308->Chacha/chacha.cpp:591 and 'call' operation ('arr3[0]', Chacha/chacha.cpp:324->Chacha/chacha.cpp:591) to 'convert_hex_to_decim'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_load_3', Chacha/chacha.cpp:313->Chacha/chacha.cpp:591) on array 'state_matrix', Chacha/chacha.cpp:530 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 145, Depth = 151.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (15.032ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'chacha_hw' consists of the following:
	'sitodp' operation ('arr1[0]', Chacha/chacha.cpp:559) [647]  (6.28 ns)
	'call' operation ('_ln560', Chacha/chacha.cpp:560) to 'convert_decimal_to_h' [648]  (8.75 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.674 seconds; current allocated memory: 573.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.579 seconds; current allocated memory: 581.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 2.809 seconds; current allocated memory: 582.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 582.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 583.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 1.201 seconds; current allocated memory: 587.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_decim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32s_64_6_1' to 'chacha_hw_sitodp_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_decim'.
INFO: [HLS 200-111]  Elapsed time: 4.922 seconds; current allocated memory: 589.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.764 seconds; current allocated memory: 591.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.917 seconds; current allocated memory: 592.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.609 seconds; current allocated memory: 594.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.533 seconds; current allocated memory: 595.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 596.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 596.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 3.634 seconds; current allocated memory: 607.194 MB.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:10 ; elapsed = 00:01:57 . Memory (MB): peak = 747.430 ; gain = 655.805
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 117.167 seconds; peak allocated memory: 607.194 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.891 ; gain = 87.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.891 ; gain = 87.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 311.746 ; gain = 220.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:578) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:604) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 377.586 ; gain = 286.145
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:278) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:279) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:321) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:390) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:390) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:522) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:557) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:391) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:391) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'arr1' (Chacha/chacha.cpp:264) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:391) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:391) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw.1' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw.1' (Chacha/chacha.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw.1' into 'add_hw' (Chacha/chacha.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_hw' (Chacha/chacha.cpp:282) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:578) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:92:50) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:231:32) to (Chacha/chacha.cpp:231:27) in function 'convert_decimal_to_hex_hw.1'... converting 145 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:163:50) to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'add_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'add_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:282:5) to (Chacha/chacha.cpp:296:18) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:323:5) to (Chacha/chacha.cpp:338:18) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:380) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:451) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_2_hw' (Chacha/chacha.cpp:323) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:409) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 491.031 ; gain = 399.590
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:539:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:538:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:549:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:569:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:568:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:528:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:92:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw.1' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:30)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h.1' (Chacha/chacha.cpp:15:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 647.926 ; gain = 556.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_decimal_to_h.1' to 'convert_decimal_to_h_1'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.086 seconds; current allocated memory: 576.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 576.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 577.023 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 577.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 577.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 577.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 578.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 578.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.966 seconds; current allocated memory: 581.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 587.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.861 seconds; current allocated memory: 587.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.544 seconds; current allocated memory: 589.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.058 seconds; current allocated memory: 590.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 591.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:380) on array 'arr3', Chacha/chacha.cpp:364 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 591.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 592.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:451) on array 'arr3', Chacha/chacha.cpp:425 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 592.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 593.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.246 seconds; current allocated memory: 593.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.214 seconds; current allocated memory: 594.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 594.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 595.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 595.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 595.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 595.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 596.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.576 seconds; current allocated memory: 598.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.437 seconds; current allocated memory: 604.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 3.871 seconds; current allocated memory: 606.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 607.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 608.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h_1'.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 609.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 1.955 seconds; current allocated memory: 611.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_83_8_1_1' to 'chacha_hw_mux_83_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_83_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 3.887 seconds; current allocated memory: 614.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 2.013 seconds; current allocated memory: 616.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.343 seconds; current allocated memory: 617.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.532 seconds; current allocated memory: 618.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.809 seconds; current allocated memory: 620.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.694 seconds; current allocated memory: 621.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 622.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_qcK': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 622.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.306 seconds; current allocated memory: 629.638 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mrcU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stsc4_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:08 ; elapsed = 00:01:53 . Memory (MB): peak = 765.836 ; gain = 674.395
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 113.398 seconds; peak allocated memory: 629.638 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 178.707 ; gain = 87.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 178.707 ; gain = 87.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 310.969 ; gain = 219.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:527) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:581) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:607) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 379.359 ; gain = 287.895
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:278) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:279) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:321) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:392) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:392) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:525) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:560) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:393) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:393) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'arr2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr3' (Chacha/chacha.cpp:364) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (Chacha/chacha.cpp:264) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:393) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:393) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw.1' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw.1' (Chacha/chacha.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw.1' into 'add_hw' (Chacha/chacha.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_hw' (Chacha/chacha.cpp:282) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:527) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:581) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:71:32) to (Chacha/chacha.cpp:71:27) in function 'convert_hex_to_binary_hw'... converting 273 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:92:50) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:231:32) to (Chacha/chacha.cpp:231:27) in function 'convert_decimal_to_hex_hw.1'... converting 145 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:116:2) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw.1'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:163:50) to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'add_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'add_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:282:5) to (Chacha/chacha.cpp:296:18) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:323:5) to (Chacha/chacha.cpp:338:18) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:454) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_2_hw' (Chacha/chacha.cpp:323) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:411) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 495.957 ; gain = 404.492
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:542:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:541:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:552:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:572:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:571:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:531:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:82)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:92:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw.1' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:30)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h.1' (Chacha/chacha.cpp:15:46)
WARNING: [XFORM 203-631] Renaming function 'convert_binary_to_hex_hw.1' to 'convert_binary_to_he' (Chacha/chacha.cpp:114:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 823.043 ; gain = 731.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_decimal_to_h.1' to 'convert_decimal_to_h_1'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.761 seconds; current allocated memory: 727.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 727.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.969 seconds; current allocated memory: 728.207 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 728.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 728.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 728.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.114 seconds; current allocated memory: 729.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 730.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.279 seconds; current allocated memory: 733.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.773 seconds; current allocated memory: 738.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:282).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.251 seconds; current allocated memory: 739.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 740.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.901 seconds; current allocated memory: 784.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.412 seconds; current allocated memory: 800.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_binary_to_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.623 seconds; current allocated memory: 800.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.926 seconds; current allocated memory: 801.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.508 seconds; current allocated memory: 802.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.217 seconds; current allocated memory: 803.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_2', Chacha/chacha.cpp:118->Chacha/chacha.cpp:454) on array 'arr3', Chacha/chacha.cpp:428 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.499 seconds; current allocated memory: 804.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.522 seconds; current allocated memory: 805.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:324).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.537 seconds; current allocated memory: 806.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.112 seconds; current allocated memory: 807.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.784 seconds; current allocated memory: 807.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 807.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 807.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 808.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 808.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 808.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:527) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:527).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:527) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:527).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:527) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:527).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:527) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:527).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.918 seconds; current allocated memory: 811.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.919 seconds; current allocated memory: 816.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 6.986 seconds; current allocated memory: 819.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 2.047 seconds; current allocated memory: 819.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 1.415 seconds; current allocated memory: 820.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h_1'.
INFO: [HLS 200-111]  Elapsed time: 1.603 seconds; current allocated memory: 821.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 2.212 seconds; current allocated memory: 824.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_83_8_1_1' to 'chacha_hw_mux_83_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_83_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 6.664 seconds; current allocated memory: 826.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_83_1_1_1' to 'chacha_hw_mux_83_qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_83_pcA': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_83_qcK': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 4.805 seconds; current allocated memory: 852.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_binary_to_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_83_pcA': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_binary_to_he'.
INFO: [HLS 200-111]  Elapsed time: 31.593 seconds; current allocated memory: 857.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_325_8_1_1' to 'chacha_hw_mux_325rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_325rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.116 seconds; current allocated memory: 861.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_325rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 6.473 seconds; current allocated memory: 864.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 4.209 seconds; current allocated memory: 866.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 3.296 seconds; current allocated memory: 867.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 1.516 seconds; current allocated memory: 867.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_sc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.695 seconds; current allocated memory: 868.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_studo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 3.732 seconds; current allocated memory: 875.221 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mtde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_studo_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:03 ; elapsed = 00:05:25 . Memory (MB): peak = 2499.566 ; gain = 2408.102
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 326.064 seconds; peak allocated memory: 875.221 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.047 ; gain = 87.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.047 ; gain = 87.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 311.473 ; gain = 219.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:525) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:577) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:603) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 378.219 ; gain = 286.742
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:277) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:278) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:319) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:389) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:389) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:521) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:556) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:390) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:390) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:390) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:390) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:525) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:577) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:92:50) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:163:50) to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:280:5) to (Chacha/chacha.cpp:295:18) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:322:5) to (Chacha/chacha.cpp:337:18) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_hw' (Chacha/chacha.cpp:280) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:379) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:450) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_2_hw' (Chacha/chacha.cpp:322) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:408) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 489.008 ; gain = 397.531
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:538:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:537:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:548:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:568:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:567:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:527:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:92:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 631.141 ; gain = 539.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.484 seconds; current allocated memory: 561.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 562.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 562.359 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 562.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 562.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 562.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 563.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 564.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 564.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 565.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.143 seconds; current allocated memory: 566.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 567.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:379) on array 'arr3', Chacha/chacha.cpp:363 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 568.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 568.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:450) on array 'arr3', Chacha/chacha.cpp:424 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.971 seconds; current allocated memory: 569.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 569.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.414 seconds; current allocated memory: 570.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.238 seconds; current allocated memory: 571.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.199 seconds; current allocated memory: 571.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 571.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 572.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 572.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 572.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 572.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.541 seconds; current allocated memory: 575.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.136 seconds; current allocated memory: 580.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 3.131 seconds; current allocated memory: 583.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.292 seconds; current allocated memory: 584.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 584.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 585.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.663 seconds; current allocated memory: 587.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 2.135 seconds; current allocated memory: 589.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.658 seconds; current allocated memory: 590.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.538 seconds; current allocated memory: 592.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.076 seconds; current allocated memory: 594.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.687 seconds; current allocated memory: 594.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 595.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 596.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_strcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 602.913 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mqcK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_strcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:01:47 . Memory (MB): peak = 727.055 ; gain = 635.578
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 107.722 seconds; peak allocated memory: 602.913 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.648 ; gain = 88.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.648 ; gain = 88.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 311.508 ; gain = 220.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:525) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:577) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:603) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 380.617 ; gain = 289.109
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:277) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:278) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr3' (Chacha/chacha.cpp:319) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr4' (Chacha/chacha.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:389) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:389) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:521) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:556) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:390) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:390) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:390) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:390) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:525) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:577) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:92:50) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:163:50) to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:280:5) to (Chacha/chacha.cpp:295:18) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:322:5) to (Chacha/chacha.cpp:337:18) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_hw' (Chacha/chacha.cpp:280) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:379) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:450) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_2_hw' (Chacha/chacha.cpp:322) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:408) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 491.535 ; gain = 400.027
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:538:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:537:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:548:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:568:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:567:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:527:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:92:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 631.496 ; gain = 539.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.156 seconds; current allocated memory: 561.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 562.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 562.327 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 562.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 562.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 562.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 563.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 564.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:280).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:281).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.114 seconds; current allocated memory: 564.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 565.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 566.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 567.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:379) on array 'arr3', Chacha/chacha.cpp:363 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 568.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 568.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:450) on array 'arr3', Chacha/chacha.cpp:424 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 569.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 569.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:322).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:323).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.103 seconds; current allocated memory: 570.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.153 seconds; current allocated memory: 571.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 571.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 571.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 572.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 572.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 572.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 572.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:523).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.595 seconds; current allocated memory: 575.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.954 seconds; current allocated memory: 580.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.805 seconds; current allocated memory: 583.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 584.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 584.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.958 seconds; current allocated memory: 585.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 587.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.808 seconds; current allocated memory: 589.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.057 seconds; current allocated memory: 590.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.381 seconds; current allocated memory: 592.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.553 seconds; current allocated memory: 594.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.816 seconds; current allocated memory: 594.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 595.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 596.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_strcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.229 seconds; current allocated memory: 602.872 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mqcK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_strcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 726.613 ; gain = 635.105
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 100.715 seconds; peak allocated memory: 602.872 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.688 ; gain = 87.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.688 ; gain = 87.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 311.770 ; gain = 220.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:578) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:604) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 380.836 ; gain = 289.359
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:377) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:377) automatically.
INFO: [XFORM 203-102] Partitioning array 'int_arr_test1' (Chacha/chacha.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'int_arr_test2' (Chacha/chacha.cpp:504) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:522) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:557) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:378) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:378) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:378) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:578) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:92:50) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:163:50) to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:274:5) to (Chacha/chacha.cpp:289:18) in function 'add_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:310:5) to (Chacha/chacha.cpp:325:18) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_hw' (Chacha/chacha.cpp:274) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:367) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:438) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_2_hw' (Chacha/chacha.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:396) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 491.281 ; gain = 399.805
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:539:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:538:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:549:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:569:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:568:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:528:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:92:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 631.461 ; gain = 539.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.943 seconds; current allocated memory: 561.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 562.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 562.454 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 562.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 562.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 563.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 563.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 564.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:274) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:274).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:274) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:274).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:274) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:274).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:274) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:274).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:275) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:275).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:275) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:275).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:275) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:275).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:275) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:275).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.188 seconds; current allocated memory: 564.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.998 seconds; current allocated memory: 565.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.212 seconds; current allocated memory: 567.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 567.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:367) on array 'arr3', Chacha/chacha.cpp:351 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 568.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 568.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:438) on array 'arr3', Chacha/chacha.cpp:412 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 569.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 569.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:310) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:310).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:310) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:310).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:310) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:310).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:310) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:310).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:311) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:311).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:311) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:311).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:311) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:311).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:311) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:311).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.066 seconds; current allocated memory: 570.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 571.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 571.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 572.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 572.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 572.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 572.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 573.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:524).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.82 seconds; current allocated memory: 575.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.926 seconds; current allocated memory: 580.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.655 seconds; current allocated memory: 583.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.411 seconds; current allocated memory: 584.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 584.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 586.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.365 seconds; current allocated memory: 587.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.635 seconds; current allocated memory: 589.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.222 seconds; current allocated memory: 591.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.459 seconds; current allocated memory: 592.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.633 seconds; current allocated memory: 594.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.529 seconds; current allocated memory: 594.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 1.002 seconds; current allocated memory: 595.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 596.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_sttde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.198 seconds; current allocated memory: 603.191 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_msc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_sttde_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:36 . Memory (MB): peak = 727.711 ; gain = 636.234
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 96.673 seconds; peak allocated memory: 603.191 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.609 ; gain = 87.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.609 ; gain = 87.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 311.453 ; gain = 219.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:580) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:606) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 379.738 ; gain = 288.281
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:379) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:379) automatically.
INFO: [XFORM 203-102] Partitioning array 'int_arr_test1' (Chacha/chacha.cpp:505) automatically.
INFO: [XFORM 203-102] Partitioning array 'int_arr_test2' (Chacha/chacha.cpp:506) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:559) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:380) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:380) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:380) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:380) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:580) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:92:50) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:163:50) to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:312:5) to (Chacha/chacha.cpp:327:18) in function 'add_2_hw'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:369) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:440) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'add_2_hw' (Chacha/chacha.cpp:312) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:398) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 490.836 ; gain = 399.379
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:541:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:540:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:551:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:571:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:570:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:530:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:92:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 632.340 ; gain = 540.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.748 seconds; current allocated memory: 562.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 562.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 563.204 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 563.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 563.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 563.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 564.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 565.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 566.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 566.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:289) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 567.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 567.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:369) on array 'arr3', Chacha/chacha.cpp:353 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 568.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 568.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:440) on array 'arr3', Chacha/chacha.cpp:414 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 569.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 570.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:312) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:312).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:312) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:312).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:312) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:312).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:312) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:312).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:313) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:313).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:313) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:313).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:313) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:313).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:313) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:313).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 570.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.119 seconds; current allocated memory: 571.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 571.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 572.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 572.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 572.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 572.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 573.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.345 seconds; current allocated memory: 575.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.836 seconds; current allocated memory: 580.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 583.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.351 seconds; current allocated memory: 584.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 584.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 585.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 587.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.732 seconds; current allocated memory: 588.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 590.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.612 seconds; current allocated memory: 591.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dcmp_64ns_64ns_1_2_1' to 'chacha_hw_dcmp_64ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dcmp_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.491 seconds; current allocated memory: 593.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.619 seconds; current allocated memory: 594.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 594.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.825 seconds; current allocated memory: 595.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.315 seconds; current allocated memory: 602.666 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stvdy_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:36 . Memory (MB): peak = 727.176 ; gain = 635.719
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 95.964 seconds; peak allocated memory: 602.666 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.824 ; gain = 87.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.824 ; gain = 87.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 311.469 ; gain = 220.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:530) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:582) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:608) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 378.723 ; gain = 287.262
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:561) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:382) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:382) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:382) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_decimal_to_hex_hw' (Chacha/chacha.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chacha_hw' (Chacha/chacha.cpp:530) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:582) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:92:50) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:163:50) to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'chacha_hw'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:400) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:298)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 490.414 ; gain = 398.953
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:543:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:542:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:553:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:573:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:572:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:532:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:92:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:15:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 632.445 ; gain = 540.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.101 seconds; current allocated memory: 562.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 563.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 563.389 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 563.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 563.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 564.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('a', Chacha/chacha.cpp:233) and 'dmul' operation ('a', Chacha/chacha.cpp:233).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 564.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 565.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 566.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 567.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:289) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 567.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 568.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:371) on array 'arr3', Chacha/chacha.cpp:355 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 568.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 569.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:442) on array 'arr3', Chacha/chacha.cpp:416 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 569.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 570.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_12', Chacha/chacha.cpp:118->Chacha/chacha.cpp:327) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 570.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 571.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 571.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 571.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 572.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 572.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 572.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 572.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'dadd' operation ('sum', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.132 seconds; current allocated memory: 575.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.225 seconds; current allocated memory: 580.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.455 seconds; current allocated memory: 583.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.316 seconds; current allocated memory: 583.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 584.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dsub_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dsub_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 585.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.561 seconds; current allocated memory: 587.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.998 seconds; current allocated memory: 588.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.482 seconds; current allocated memory: 590.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.355 seconds; current allocated memory: 591.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.343 seconds; current allocated memory: 592.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.479 seconds; current allocated memory: 593.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 594.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 594.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_sttde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.151 seconds; current allocated memory: 601.936 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_msc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_sttde_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:31 . Memory (MB): peak = 726.812 ; gain = 635.352
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 91.595 seconds; peak allocated memory: 601.936 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.641 ; gain = 87.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.641 ; gain = 87.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 311.523 ; gain = 220.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:582) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:608) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 379.246 ; gain = 287.812
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:561) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:382) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:382) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:382) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:582) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:92:50) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:163:50) to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:400) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:528) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:298)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 490.914 ; gain = 399.480
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:543:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:542:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:553:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:573:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:572:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:532:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:92:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 632.578 ; gain = 541.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.993 seconds; current allocated memory: 562.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 562.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 562.951 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 563.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 563.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 563.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 563.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 564.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 565.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 566.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:289) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.078 seconds; current allocated memory: 566.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 567.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:371) on array 'arr3', Chacha/chacha.cpp:355 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 567.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 568.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:442) on array 'arr3', Chacha/chacha.cpp:416 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.823 seconds; current allocated memory: 568.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 569.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_12', Chacha/chacha.cpp:118->Chacha/chacha.cpp:327) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 569.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 570.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 570.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 570.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 571.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 571.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 571.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 572.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.398 seconds; current allocated memory: 574.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.267 seconds; current allocated memory: 579.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.634 seconds; current allocated memory: 582.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.103 seconds; current allocated memory: 583.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 583.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 584.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.349 seconds; current allocated memory: 586.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.986 seconds; current allocated memory: 587.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.444 seconds; current allocated memory: 588.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.519 seconds; current allocated memory: 590.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.444 seconds; current allocated memory: 591.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.461 seconds; current allocated memory: 592.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 592.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 593.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.165 seconds; current allocated memory: 600.822 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mpcA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stqcK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:35 . Memory (MB): peak = 724.234 ; gain = 632.801
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 95.056 seconds; peak allocated memory: 600.822 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.883 ; gain = 87.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.883 ; gain = 87.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 311.516 ; gain = 220.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:579) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:607) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 380.617 ; gain = 289.125
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:379).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:389) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_2_hw' (Chacha/chacha.cpp:297).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:301) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (Chacha/chacha.cpp:306) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (Chacha/chacha.cpp:328) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_hw' (Chacha/chacha.cpp:113).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:114) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_hw' (Chacha/chacha.cpp:70).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:71) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:389) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:301) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (Chacha/chacha.cpp:306) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (Chacha/chacha.cpp:316) in function 'add_2_hw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (Chacha/chacha.cpp:328) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:114) in function 'convert_binary_to_hex_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:71) in function 'convert_hex_to_binary_hw' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:380) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:380) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:523) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:558) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:579) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:607) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:216:9) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:113:36) to (Chacha/chacha.cpp:161:1) in function 'convert_binary_to_hex_hw'... converting 121 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:525) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:399->Chacha/chacha.cpp:607) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:257)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:297)...90 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 493.109 ; gain = 401.617
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:540:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:539:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:550:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:570:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:569:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:529:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:73:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:230:46)
WARNING: [XFORM 203-631] Renaming function 'convert_binary_to_hex_hw' to 'convert_binary_to_he' (Chacha/chacha.cpp:116:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 648.664 ; gain = 557.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.555 seconds; current allocated memory: 583.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 584.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 584.835 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 585.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 585.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 585.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 585.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 586.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('hex_load_2', Chacha/chacha.cpp:73) on array 'hex' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'hex'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_188_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 89.854 seconds; current allocated memory: 590.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.832 seconds; current allocated memory: 593.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_binary_to_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_binary_to_he'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bin_load_3', Chacha/chacha.cpp:118) on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.426 seconds; current allocated memory: 594.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 596.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.365 seconds; current allocated memory: 597.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 597.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.441 seconds; current allocated memory: 598.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 599.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.208 seconds; current allocated memory: 600.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 600.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_2_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'add_2_hw' (Function: add_2_hw): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('_ln311', Chacha/chacha.cpp:311) to 'convert_hex_to_binar' and 'store' operation ('arr1_addr_write_ln303', Chacha/chacha.cpp:303) of variable 'state_matrix_load', Chacha/chacha.cpp:303 on array 'arr1'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 18 and incompatible II = 16 of 'call' operation ('_ln326', Chacha/chacha.cpp:326) to 'convert_binary_to_he'.
WARNING: [SCHED 204-68] The II Violation in module 'add_2_hw' (Function: add_2_hw): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'load' operation ('arr1_load', Chacha/chacha.cpp:330) on array 'arr1' and 'call' operation ('_ln311', Chacha/chacha.cpp:311) to 'convert_hex_to_binar'.
WARNING: [SCHED 204-68] The II Violation in module 'add_2_hw' (Function: add_2_hw): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'load' operation ('arr1_load', Chacha/chacha.cpp:330) on array 'arr1' and 'call' operation ('_ln311', Chacha/chacha.cpp:311) to 'convert_hex_to_binar'.
WARNING: [SCHED 204-68] The II Violation in module 'add_2_hw' (Function: add_2_hw): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'load' operation ('arr1_load', Chacha/chacha.cpp:330) on array 'arr1' and 'call' operation ('_ln311', Chacha/chacha.cpp:311) to 'convert_hex_to_binar'.
WARNING: [SCHED 204-68] The II Violation in module 'add_2_hw' (Function: add_2_hw): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1)
   between 'load' operation ('arr1_load', Chacha/chacha.cpp:330) on array 'arr1' and 'call' operation ('_ln311', Chacha/chacha.cpp:311) to 'convert_hex_to_binar'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_load_6', Chacha/chacha.cpp:303) on array 'state_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 77, Depth = 77.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.822 seconds; current allocated memory: 605.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.395 seconds; current allocated memory: 616.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 616.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 617.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 617.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 617.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 77, Depth = 78.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.785 seconds; current allocated memory: 620.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.882 seconds; current allocated memory: 628.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 4.319 seconds; current allocated memory: 633.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.478 seconds; current allocated memory: 633.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 634.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 635.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 3.229 seconds; current allocated memory: 643.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_binary_to_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_binary_to_he'.
INFO: [HLS 200-111]  Elapsed time: 8.008 seconds; current allocated memory: 646.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.924 seconds; current allocated memory: 648.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.746 seconds; current allocated memory: 650.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 652.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.964 seconds; current allocated memory: 656.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 5.461 seconds; current allocated memory: 657.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 658.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 3.499 seconds; current allocated memory: 667.392 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_hex_arrkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:36 ; elapsed = 00:04:29 . Memory (MB): peak = 1013.230 ; gain = 921.738
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 269.164 seconds; peak allocated memory: 667.392 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.641 ; gain = 87.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.641 ; gain = 87.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 311.305 ; gain = 219.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:582) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:608) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 377.652 ; gain = 286.148
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:561) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:382) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:382) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:382) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:582) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:92:50) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:163:50) to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:400) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:528) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:298)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 488.344 ; gain = 396.840
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:543:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:542:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:553:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:573:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:572:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:532:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:92:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 631.672 ; gain = 540.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.009 seconds; current allocated memory: 562.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 562.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 562.951 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 563.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 563.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 563.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 563.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 564.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 565.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 566.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:289) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 566.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 567.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:371) on array 'arr3', Chacha/chacha.cpp:355 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 567.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 568.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:442) on array 'arr3', Chacha/chacha.cpp:416 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 568.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 569.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_12', Chacha/chacha.cpp:118->Chacha/chacha.cpp:327) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 569.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 570.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 570.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 570.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 571.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 571.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 571.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 572.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.753 seconds; current allocated memory: 574.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.944 seconds; current allocated memory: 579.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 3.318 seconds; current allocated memory: 582.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 583.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 583.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 584.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.292 seconds; current allocated memory: 586.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.231 seconds; current allocated memory: 587.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.399 seconds; current allocated memory: 588.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.527 seconds; current allocated memory: 590.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.483 seconds; current allocated memory: 591.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.446 seconds; current allocated memory: 592.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 592.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 593.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.218 seconds; current allocated memory: 600.822 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mpcA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stqcK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 724.270 ; gain = 632.766
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 95.239 seconds; peak allocated memory: 600.822 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.945 ; gain = 87.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.945 ; gain = 87.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 311.375 ; gain = 219.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:582) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:609) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 377.129 ; gain = 285.684
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:380).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:390) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:390) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:382) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:382) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:561) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:582) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:609) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:442) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:400->Chacha/chacha.cpp:609) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:298)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 490.535 ; gain = 399.090
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:543:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:542:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:553:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:573:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:572:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:532:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 621.094 ; gain = 529.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.388 seconds; current allocated memory: 551.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 552.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 552.842 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 553.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 553.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 553.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 553.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 554.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 555.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 556.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:289) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 556.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 557.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:371) on array 'arr3', Chacha/chacha.cpp:355 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 557.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 558.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:442) on array 'arr3', Chacha/chacha.cpp:416 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 558.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 559.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_12', Chacha/chacha.cpp:118->Chacha/chacha.cpp:327) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 559.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 560.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 560.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 560.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 561.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 561.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.344 seconds; current allocated memory: 563.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.164 seconds; current allocated memory: 569.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.637 seconds; current allocated memory: 571.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 572.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 572.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 573.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 575.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.062 seconds; current allocated memory: 576.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.342 seconds; current allocated memory: 578.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 579.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 581.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 581.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 582.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.525 seconds; current allocated memory: 589.572 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:29 . Memory (MB): peak = 711.910 ; gain = 620.465
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 89.675 seconds; peak allocated memory: 589.572 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.852 ; gain = 87.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.852 ; gain = 87.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 311.574 ; gain = 220.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:582) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:610) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 379.066 ; gain = 287.594
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:380).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:390) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_2_hw' (Chacha/chacha.cpp:298).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:302) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (Chacha/chacha.cpp:307) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (Chacha/chacha.cpp:329) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_hw' (Chacha/chacha.cpp:113).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:114) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_hw' (Chacha/chacha.cpp:70).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:71) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:390) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:302) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (Chacha/chacha.cpp:307) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (Chacha/chacha.cpp:317) in function 'add_2_hw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (Chacha/chacha.cpp:329) in function 'add_2_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:114) in function 'convert_binary_to_hex_hw' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:71) in function 'convert_hex_to_binary_hw' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:382) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:382) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:561) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:582) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:610) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:113:36) to (Chacha/chacha.cpp:161:1) in function 'convert_binary_to_hex_hw'... converting 121 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:400->Chacha/chacha.cpp:610) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:298)...90 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 492.230 ; gain = 400.758
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:543:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:542:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:553:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:573:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:572:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:532:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:73:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
WARNING: [XFORM 203-631] Renaming function 'convert_binary_to_hex_hw' to 'convert_binary_to_he' (Chacha/chacha.cpp:116:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 647.895 ; gain = 556.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.888 seconds; current allocated memory: 583.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 584.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 584.883 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 585.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 585.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 585.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 585.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 586.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('hex_load_2', Chacha/chacha.cpp:73) on array 'hex' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'hex'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_188_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.144 seconds; current allocated memory: 590.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.025 seconds; current allocated memory: 593.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_binary_to_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_binary_to_he'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bin_load_3', Chacha/chacha.cpp:118) on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.028 seconds; current allocated memory: 594.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.382 seconds; current allocated memory: 596.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.368 seconds; current allocated memory: 597.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 597.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.143 seconds; current allocated memory: 598.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 599.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 600.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 600.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_2_hw'.
WARNING: [SCHED 204-68] The II Violation in module 'add_2_hw' (Function: add_2_hw): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('_ln312', Chacha/chacha.cpp:312) to 'convert_hex_to_binar' and 'store' operation ('arr1_addr_write_ln304', Chacha/chacha.cpp:304) of variable 'state_matrix_load', Chacha/chacha.cpp:304 on array 'arr1'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 18 and incompatible II = 16 of 'call' operation ('_ln327', Chacha/chacha.cpp:327) to 'convert_binary_to_he'.
WARNING: [SCHED 204-68] The II Violation in module 'add_2_hw' (Function: add_2_hw): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'load' operation ('arr1_load', Chacha/chacha.cpp:331) on array 'arr1' and 'call' operation ('_ln312', Chacha/chacha.cpp:312) to 'convert_hex_to_binar'.
WARNING: [SCHED 204-68] The II Violation in module 'add_2_hw' (Function: add_2_hw): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'load' operation ('arr1_load', Chacha/chacha.cpp:331) on array 'arr1' and 'call' operation ('_ln312', Chacha/chacha.cpp:312) to 'convert_hex_to_binar'.
WARNING: [SCHED 204-68] The II Violation in module 'add_2_hw' (Function: add_2_hw): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'load' operation ('arr1_load', Chacha/chacha.cpp:331) on array 'arr1' and 'call' operation ('_ln312', Chacha/chacha.cpp:312) to 'convert_hex_to_binar'.
WARNING: [SCHED 204-68] The II Violation in module 'add_2_hw' (Function: add_2_hw): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1)
   between 'load' operation ('arr1_load', Chacha/chacha.cpp:331) on array 'arr1' and 'call' operation ('_ln312', Chacha/chacha.cpp:312) to 'convert_hex_to_binar'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_load_6', Chacha/chacha.cpp:304) on array 'state_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 77, Depth = 77.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.501 seconds; current allocated memory: 605.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.243 seconds; current allocated memory: 616.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.183 seconds; current allocated memory: 617.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 617.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 617.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 617.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:528) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:528).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 77, Depth = 78.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.673 seconds; current allocated memory: 620.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.544 seconds; current allocated memory: 629.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 4.597 seconds; current allocated memory: 633.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.121 seconds; current allocated memory: 634.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 634.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 635.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 2.798 seconds; current allocated memory: 643.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_binary_to_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_binary_to_he'.
INFO: [HLS 200-111]  Elapsed time: 7.772 seconds; current allocated memory: 646.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 3.212 seconds; current allocated memory: 648.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.752 seconds; current allocated memory: 650.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.754 seconds; current allocated memory: 652.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 656.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 5.23 seconds; current allocated memory: 658.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 658.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.944 seconds; current allocated memory: 667.678 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_hex_arrkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:25 ; elapsed = 00:04:13 . Memory (MB): peak = 1004.648 ; gain = 913.176
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 252.934 seconds; peak allocated memory: 667.678 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.879 ; gain = 88.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.879 ; gain = 88.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 311.609 ; gain = 221.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:580) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:607) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 378.387 ; gain = 288.059
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:380).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:390) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:390) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:382) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:382) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:559) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:580) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:607) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:440) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:400->Chacha/chacha.cpp:607) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:298)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 489.188 ; gain = 398.859
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:541:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:540:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:551:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:571:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:570:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:530:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 621.383 ; gain = 531.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.363 seconds; current allocated memory: 551.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 552.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 552.741 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 552.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 553.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 553.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 553.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 554.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 555.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 555.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:289) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 556.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 557.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:371) on array 'arr3', Chacha/chacha.cpp:355 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 557.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 558.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:440) on array 'arr3', Chacha/chacha.cpp:416 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.823 seconds; current allocated memory: 558.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 559.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_12', Chacha/chacha.cpp:118->Chacha/chacha.cpp:327) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 559.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 560.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 560.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 560.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 560.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 561.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_2_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_2_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_2_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_2_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_2_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_2_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.499 seconds; current allocated memory: 563.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.961 seconds; current allocated memory: 568.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.394 seconds; current allocated memory: 571.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.286 seconds; current allocated memory: 572.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 572.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 573.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.254 seconds; current allocated memory: 575.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.897 seconds; current allocated memory: 576.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.416 seconds; current allocated memory: 578.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.233 seconds; current allocated memory: 579.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.334 seconds; current allocated memory: 580.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.286 seconds; current allocated memory: 581.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 582.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 589.378 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:29 . Memory (MB): peak = 711.879 ; gain = 621.551
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 89.453 seconds; peak allocated memory: 589.378 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.148 ; gain = 87.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.148 ; gain = 87.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 311.418 ; gain = 219.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:610) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 378.461 ; gain = 287.031
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:381).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:391) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:391) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:382) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:382) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:527) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:562) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:610) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:372) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:443) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:328) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:401->Chacha/chacha.cpp:610) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:298)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 490.262 ; gain = 398.832
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:544:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:543:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:554:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:574:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:573:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:533:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 621.887 ; gain = 530.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.567 seconds; current allocated memory: 552.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 552.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 552.965 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 553.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 553.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 553.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 554.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 554.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 555.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 556.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:289) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 556.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 557.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:372) on array 'arr3', Chacha/chacha.cpp:356 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 557.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 558.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:443) on array 'arr3', Chacha/chacha.cpp:417 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 558.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 559.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_12', Chacha/chacha.cpp:118->Chacha/chacha.cpp:328) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 559.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 560.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 560.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 561.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 561.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 561.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.588 seconds; current allocated memory: 564.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.134 seconds; current allocated memory: 569.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.543 seconds; current allocated memory: 571.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.073 seconds; current allocated memory: 572.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 573.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 573.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.265 seconds; current allocated memory: 575.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.132 seconds; current allocated memory: 576.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.334 seconds; current allocated memory: 578.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.475 seconds; current allocated memory: 579.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.416 seconds; current allocated memory: 581.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.552 seconds; current allocated memory: 581.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 582.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.753 seconds; current allocated memory: 589.722 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:31 . Memory (MB): peak = 713.000 ; gain = 621.570
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 90.939 seconds; peak allocated memory: 589.722 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.473 ; gain = 87.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.473 ; gain = 87.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 311.359 ; gain = 219.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:584) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:611) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 378.867 ; gain = 287.375
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:382).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (Chacha/chacha.cpp:392) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:392) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:563) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:584) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:611) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:290) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:444) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:329) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:530) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:402->Chacha/chacha.cpp:611) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:299)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 490.812 ; gain = 399.320
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:545:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:544:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:555:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:575:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:574:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:534:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 622.297 ; gain = 530.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.681 seconds; current allocated memory: 552.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 552.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 552.980 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 553.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 553.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 553.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 554.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 554.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 555.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 556.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:290) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.043 seconds; current allocated memory: 556.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 557.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:373) on array 'arr3', Chacha/chacha.cpp:357 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 557.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 558.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:444) on array 'arr3', Chacha/chacha.cpp:418 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 558.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 559.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_12', Chacha/chacha.cpp:118->Chacha/chacha.cpp:329) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 559.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 560.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 560.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 561.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 561.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 561.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:530) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:530).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:530) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:530).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:530) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:530).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:530) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:530).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:530) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:530).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:530) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:530).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.986 seconds; current allocated memory: 564.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.113 seconds; current allocated memory: 569.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.814 seconds; current allocated memory: 571.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.155 seconds; current allocated memory: 572.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 573.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 573.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.267 seconds; current allocated memory: 575.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.411 seconds; current allocated memory: 576.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 578.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.505 seconds; current allocated memory: 579.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.554 seconds; current allocated memory: 581.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.412 seconds; current allocated memory: 581.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 582.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 589.778 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:32 . Memory (MB): peak = 713.105 ; gain = 621.613
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 92.133 seconds; peak allocated memory: 589.778 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.918 ; gain = 87.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.918 ; gain = 87.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 311.246 ; gain = 219.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:610) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 379.047 ; gain = 287.609
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:382).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:392) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:527) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:562) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:610) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:290) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:443) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:329) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:401->Chacha/chacha.cpp:610) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:299)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 490.336 ; gain = 398.898
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:544:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:543:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:554:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:574:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:573:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:533:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 621.684 ; gain = 530.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.326 seconds; current allocated memory: 552.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 552.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 552.975 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 553.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 553.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 553.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 554.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 554.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 555.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 556.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:290) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.151 seconds; current allocated memory: 556.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 557.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:373) on array 'arr3', Chacha/chacha.cpp:357 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 557.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 558.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:443) on array 'arr3', Chacha/chacha.cpp:417 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 558.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 559.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_12', Chacha/chacha.cpp:118->Chacha/chacha.cpp:329) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 559.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 560.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 560.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 561.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 561.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 561.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.698 seconds; current allocated memory: 564.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.5 seconds; current allocated memory: 569.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.771 seconds; current allocated memory: 571.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.197 seconds; current allocated memory: 572.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 573.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 573.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.325 seconds; current allocated memory: 575.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.238 seconds; current allocated memory: 576.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.534 seconds; current allocated memory: 578.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.501 seconds; current allocated memory: 579.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.511 seconds; current allocated memory: 581.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.325 seconds; current allocated memory: 581.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 582.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.593 seconds; current allocated memory: 589.775 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:33 . Memory (MB): peak = 712.906 ; gain = 621.469
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 93.658 seconds; peak allocated memory: 589.775 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.926 ; gain = 87.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.926 ; gain = 87.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 311.707 ; gain = 220.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:612) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 377.184 ; gain = 285.684
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:382).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:392) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:564) automatically.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:612) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:71:32) to (Chacha/chacha.cpp:71:27) in function 'convert_hex_to_binary_hw.1'... converting 273 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:116:2) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw.1'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:443) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:531) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:401->Chacha/chacha.cpp:612) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:299)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 501.730 ; gain = 410.230
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:546:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:545:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:556:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:576:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:575:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:535:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw.1' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:82)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.2' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
WARNING: [XFORM 203-631] Renaming function 'convert_binary_to_hex_hw.1' to 'convert_binary_to_he' (Chacha/chacha.cpp:114:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 876.738 ; gain = 785.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.2' to 'convert_hex_to_binar_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 76.595 seconds; current allocated memory: 769.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.937 seconds; current allocated memory: 770.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 770.644 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 770.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 771.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 771.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 771.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 772.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.398 seconds; current allocated memory: 816.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.668 seconds; current allocated memory: 834.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_binary_to_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.657 seconds; current allocated memory: 834.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 835.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.784 seconds; current allocated memory: 839.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.662 seconds; current allocated memory: 842.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.049 seconds; current allocated memory: 843.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.833 seconds; current allocated memory: 844.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:373) on array 'arr3', Chacha/chacha.cpp:357 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.799 seconds; current allocated memory: 844.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.474 seconds; current allocated memory: 845.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:443) on array 'arr3', Chacha/chacha.cpp:417 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.561 seconds; current allocated memory: 846.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 846.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.279 seconds; current allocated memory: 850.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.06 seconds; current allocated memory: 854.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.418 seconds; current allocated memory: 854.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 854.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.437 seconds; current allocated memory: 854.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 855.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.575 seconds; current allocated memory: 862.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 22.078 seconds; current allocated memory: 873.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 12.088 seconds; current allocated memory: 875.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.801 seconds; current allocated memory: 876.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 877.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 877.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_83_8_1_1' to 'chacha_hw_mux_83_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_83_1_1_1' to 'chacha_hw_mux_83_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_83_kbM': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_83_lbW': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 4.085 seconds; current allocated memory: 904.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_binary_to_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_83_kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_binary_to_he'.
INFO: [HLS 200-111]  Elapsed time: 34.198 seconds; current allocated memory: 909.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_325_8_1_1' to 'chacha_hw_mux_325mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_325mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.493 seconds; current allocated memory: 925.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 9.132 seconds; current allocated memory: 927.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.991 seconds; current allocated memory: 928.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.221 seconds; current allocated memory: 930.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_325mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.947 seconds; current allocated memory: 945.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 9.097 seconds; current allocated memory: 946.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_2'.
INFO: [HLS 200-111]  Elapsed time: 1.506 seconds; current allocated memory: 947.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 4.822 seconds; current allocated memory: 968.846 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mpcA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stqcK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:56 ; elapsed = 00:06:10 . Memory (MB): peak = 2508.238 ; gain = 2416.738
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 371.297 seconds; peak allocated memory: 968.846 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.098 ; gain = 87.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.098 ; gain = 87.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 311.883 ; gain = 220.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:612) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 378.027 ; gain = 286.582
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:382).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:392) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:564) automatically.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1' (Chacha/chacha.cpp:514) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2' (Chacha/chacha.cpp:516) in dimension 1 with a block factor 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.0' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.1' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.2' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.3' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.4' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.5' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.6' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.7' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.0' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.1' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.2' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.3' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.4' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.5' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.6' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.7' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.0' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.1' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.2' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.3' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.4' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.5' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.6' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.7' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.0' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.1' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.2' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.3' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.4' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.5' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.6' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.7' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:612) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:71:32) to (Chacha/chacha.cpp:71:27) in function 'convert_hex_to_binary_hw.1'... converting 273 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw.1'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw.1' into 'add_hw' (Chacha/chacha.cpp:290) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:443) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw.1' into 'add_2_hw' (Chacha/chacha.cpp:329) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:531) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:401->Chacha/chacha.cpp:612) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'convert_hex_to_binary_hw.1' (Chacha/chacha.cpp:71:82)...176 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:299)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 502.668 ; gain = 411.223
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:546:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:545:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:556:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:576:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:575:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:535:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw.1' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:82)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.2' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 869.820 ; gain = 778.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.2' to 'convert_hex_to_binar_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.611 seconds; current allocated memory: 762.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 762.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.189 seconds; current allocated memory: 763.008 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 763.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 763.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 763.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 764.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 764.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.746 seconds; current allocated memory: 800.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.244 seconds; current allocated memory: 813.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.765 seconds; current allocated memory: 819.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.647 seconds; current allocated memory: 824.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.18 seconds; current allocated memory: 828.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.878 seconds; current allocated memory: 829.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:373) on array 'arr3', Chacha/chacha.cpp:357 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.814 seconds; current allocated memory: 829.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.389 seconds; current allocated memory: 830.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:443) on array 'arr3', Chacha/chacha.cpp:417 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.698 seconds; current allocated memory: 830.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.106 seconds; current allocated memory: 831.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.991 seconds; current allocated memory: 835.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.168 seconds; current allocated memory: 839.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.617 seconds; current allocated memory: 843.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 843.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.005 seconds; current allocated memory: 843.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 843.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.347 seconds; current allocated memory: 851.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 25.718 seconds; current allocated memory: 880.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 13.183 seconds; current allocated memory: 889.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 890.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 1.241 seconds; current allocated memory: 890.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 1.291 seconds; current allocated memory: 891.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 4.083 seconds; current allocated memory: 909.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_326_8_1_1' to 'chacha_hw_mux_326kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_326kbM': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 42.919 seconds; current allocated memory: 935.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 10.23 seconds; current allocated memory: 941.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 3.269 seconds; current allocated memory: 942.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.391 seconds; current allocated memory: 943.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_326kbM': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 3.656 seconds; current allocated memory: 959.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 9.976 seconds; current allocated memory: 964.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_2'.
INFO: [HLS 200-111]  Elapsed time: 1.765 seconds; current allocated memory: 964.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 5.081 seconds; current allocated memory: 986.186 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:06 ; elapsed = 00:06:27 . Memory (MB): peak = 2553.418 ; gain = 2461.973
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 388.421 seconds; peak allocated memory: 986.186 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.008 ; gain = 87.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.008 ; gain = 87.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 311.887 ; gain = 220.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:612) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 376.871 ; gain = 285.391
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:382).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:392) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:564) automatically.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1' (Chacha/chacha.cpp:514) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2' (Chacha/chacha.cpp:516) in dimension 1 with a block factor 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.0' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.1' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.2' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.3' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.4' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.5' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.6' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.7' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.8' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.9' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.10' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.11' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.12' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.13' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.14' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.15' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.0' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.1' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.2' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.3' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.4' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.5' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.6' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.7' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.8' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.9' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.10' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.11' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.12' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.13' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.14' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.15' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.0' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.1' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.2' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.3' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.4' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.5' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.6' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.7' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.8' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.9' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.10' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.11' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.12' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.13' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.14' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.15' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.0' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.1' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.2' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.3' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.4' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.5' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.6' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.7' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.8' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.9' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.10' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.11' (Chacha/ch==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.176 ; gain = 83.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.176 ; gain = 83.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 311.414 ; gain = 215.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:612) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 380.285 ; gain = 284.367
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:382).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:392) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:564) automatically.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1' (Chacha/chacha.cpp:514) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2' (Chacha/chacha.cpp:516) in dimension 1 with a block factor 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.0' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.1' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.2' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.3' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.4' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.5' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.6' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.7' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.8' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.9' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.10' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.11' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.12' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.13' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.14' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test1.15' (Chacha/chacha.cpp:514) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.0' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.1' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.2' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.3' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.4' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.5' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.6' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.7' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.8' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.9' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.10' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.11' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.12' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.13' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.14' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin_arr_test2.15' (Chacha/chacha.cpp:516) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.0' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.1' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.2' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.3' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.4' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.5' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.6' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.7' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.8' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.9' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.10' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.11' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.12' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.13' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.14' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test1.15' (Chacha/chacha.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.0' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.1' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.2' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.3' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.4' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.5' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.6' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.7' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.8' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.9' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.10' (Chacha/chacha.cpp:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin_arr_test2.11' (Chacha/ch==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.617 ; gain = 87.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.617 ; gain = 87.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 311.633 ; gain = 220.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:612) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 379.160 ; gain = 287.707
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:382).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:392) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:384) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:564) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:612) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:290) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:443) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:329) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:531) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:401->Chacha/chacha.cpp:612) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:299)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 490.641 ; gain = 399.188
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:546:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:545:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:556:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:576:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:575:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:535:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 622.164 ; gain = 530.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.389 seconds; current allocated memory: 552.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 552.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 552.976 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 553.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 553.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 553.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 554.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 554.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 555.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 556.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:290) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 556.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 557.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:373) on array 'arr3', Chacha/chacha.cpp:357 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 557.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 558.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:443) on array 'arr3', Chacha/chacha.cpp:417 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 558.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 559.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_12', Chacha/chacha.cpp:118->Chacha/chacha.cpp:329) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 559.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 560.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 560.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 561.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 561.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 561.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:531) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:531).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.366 seconds; current allocated memory: 564.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.184 seconds; current allocated memory: 569.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.592 seconds; current allocated memory: 571.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.186 seconds; current allocated memory: 572.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 573.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 573.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.209 seconds; current allocated memory: 575.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.163 seconds; current allocated memory: 576.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.508 seconds; current allocated memory: 578.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 579.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 581.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.315 seconds; current allocated memory: 581.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 582.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.248 seconds; current allocated memory: 589.775 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:01:29 . Memory (MB): peak = 712.559 ; gain = 621.105
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 88.926 seconds; peak allocated memory: 589.775 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.629 ; gain = 82.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.629 ; gain = 82.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 311.531 ; gain = 215.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:580) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:606) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 379.363 ; gain = 283.531
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:379) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:379) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:559) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin1' (Chacha/chacha.cpp:380) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bin2' (Chacha/chacha.cpp:380) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bin1' (Chacha/chacha.cpp:380) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bin2' (Chacha/chacha.cpp:380) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:580) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:92:50) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:163:50) to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:369) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:440) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'xor_2_hw' (Chacha/chacha.cpp:398) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:526) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:256)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:296)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 489.445 ; gain = 393.613
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:541:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:540:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:551:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:571:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:570:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:530:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:92:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 631.809 ; gain = 535.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.238 seconds; current allocated memory: 562.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 562.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 562.946 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 563.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 563.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 563.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 563.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 564.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 565.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 566.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:287) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 566.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 567.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:369) on array 'arr3', Chacha/chacha.cpp:353 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 567.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 568.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:440) on array 'arr3', Chacha/chacha.cpp:414 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 568.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 569.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_12', Chacha/chacha.cpp:118->Chacha/chacha.cpp:325) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 569.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 570.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 570.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 570.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 571.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 571.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 571.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 572.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:526) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:526).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.527 seconds; current allocated memory: 574.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.19 seconds; current allocated memory: 579.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.348 seconds; current allocated memory: 582.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.239 seconds; current allocated memory: 583.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 583.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 584.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.391 seconds; current allocated memory: 586.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.033 seconds; current allocated memory: 587.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.543 seconds; current allocated memory: 588.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.515 seconds; current allocated memory: 590.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.697 seconds; current allocated memory: 591.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.378 seconds; current allocated memory: 592.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 592.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mux_42_8_1_1' to 'chacha_hw_mux_42_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mux_42_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 593.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 600.817 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mpcA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stqcK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:33 . Memory (MB): peak = 724.090 ; gain = 628.258
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 93.448 seconds; peak allocated memory: 600.817 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.996 ; gain = 87.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.996 ; gain = 87.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 311.457 ; gain = 219.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:610) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 376.836 ; gain = 285.363
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:380).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:390) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'hex1' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex2' (Chacha/chacha.cpp:381) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin1' (Chacha/chacha.cpp:382) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin2' (Chacha/chacha.cpp:382) automatically.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:527) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:562) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:583) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:610) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:288) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:441) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:399->Chacha/chacha.cpp:610) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:256)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:297)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 489.766 ; gain = 398.293
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:544:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:543:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:554:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:574:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:573:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:533:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 621.613 ; gain = 530.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.115 seconds; current allocated memory: 552.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 552.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.656 seconds; current allocated memory: 552.971 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 553.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 553.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 553.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 554.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 554.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 555.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 556.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_9', Chacha/chacha.cpp:118->Chacha/chacha.cpp:288) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 556.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 557.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:371) on array 'arr3', Chacha/chacha.cpp:355 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 557.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 558.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:441) on array 'arr3', Chacha/chacha.cpp:415 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 558.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 559.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_12', Chacha/chacha.cpp:118->Chacha/chacha.cpp:327) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 559.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 560.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 560.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 561.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 561.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 561.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:529) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:529).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.826 seconds; current allocated memory: 564.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.067 seconds; current allocated memory: 569.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 3.234 seconds; current allocated memory: 571.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.497 seconds; current allocated memory: 572.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 573.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 1.102 seconds; current allocated memory: 573.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.466 seconds; current allocated memory: 575.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.506 seconds; current allocated memory: 576.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.586 seconds; current allocated memory: 578.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.532 seconds; current allocated memory: 579.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.335 seconds; current allocated memory: 581.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.595 seconds; current allocated memory: 581.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 582.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.507 seconds; current allocated memory: 589.770 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xor_1_hw_arr4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ls_hw_arr3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:39 . Memory (MB): peak = 712.531 ; gain = 621.059
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 99.138 seconds; peak allocated memory: 589.770 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.879 ; gain = 87.395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.879 ; gain = 87.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 312.004 ; gain = 220.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:569) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:601) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 377.629 ; gain = 286.145
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:374).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:381) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:513) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:548) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex_arr_1' (Chacha/chacha.cpp:594) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex_arr_2' (Chacha/chacha.cpp:595) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin_arr_1' (Chacha/chacha.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin_arr_2' (Chacha/chacha.cpp:597) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:569) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:601) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:288) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:365) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:427) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:515) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:256)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:297)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 489.715 ; gain = 398.230
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:530:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:529:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:540:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:560:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:559:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:519:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 623.180 ; gain = 531.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.633 seconds; current allocated memory: 552.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 553.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 553.920 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 554.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 554.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 554.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 554.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 555.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 556.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 557.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_10', Chacha/chacha.cpp:118->Chacha/chacha.cpp:288) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 557.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 558.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:365) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 558.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 559.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:427) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 559.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 560.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_14', Chacha/chacha.cpp:118->Chacha/chacha.cpp:327) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.979 seconds; current allocated memory: 560.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 561.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 561.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 561.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 562.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 562.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.052 seconds; current allocated memory: 565.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.737 seconds; current allocated memory: 570.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.901 seconds; current allocated memory: 573.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.179 seconds; current allocated memory: 573.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 574.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 575.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.595 seconds; current allocated memory: 576.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 578.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.523 seconds; current allocated memory: 579.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 581.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.588 seconds; current allocated memory: 582.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.429 seconds; current allocated memory: 583.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 583.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.778 seconds; current allocated memory: 591.385 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_hex_arrkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_bin_arrmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:33 . Memory (MB): peak = 716.426 ; gain = 624.941
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 93.595 seconds; peak allocated memory: 591.385 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.961 ; gain = 87.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.961 ; gain = 87.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 311.652 ; gain = 220.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:569) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:601) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 378.367 ; gain = 286.922
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:374).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:381) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:513) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:548) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex_arr_1' (Chacha/chacha.cpp:594) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex_arr_2' (Chacha/chacha.cpp:595) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin_arr_1' (Chacha/chacha.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin_arr_2' (Chacha/chacha.cpp:597) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:569) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:601) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:288) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:365) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:427) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:515) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:256)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:297)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 490.332 ; gain = 398.887
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:530:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:529:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:540:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:560:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:559:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:519:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:57 . Memory (MB): peak = 623.141 ; gain = 531.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.004 seconds; current allocated memory: 552.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 553.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 553.921 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 554.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 554.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 554.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 554.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 555.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.085 seconds; current allocated memory: 556.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 557.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_10', Chacha/chacha.cpp:118->Chacha/chacha.cpp:288) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.906 seconds; current allocated memory: 557.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.233 seconds; current allocated memory: 558.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:365) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 558.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 559.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:427) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.827 seconds; current allocated memory: 559.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 560.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_14', Chacha/chacha.cpp:118->Chacha/chacha.cpp:327) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.396 seconds; current allocated memory: 560.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.111 seconds; current allocated memory: 561.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.222 seconds; current allocated memory: 561.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 561.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 562.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 562.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.097 seconds; current allocated memory: 565.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.054 seconds; current allocated memory: 570.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 3.825 seconds; current allocated memory: 573.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.417 seconds; current allocated memory: 573.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 574.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 575.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
INFO: [HLS 200-111]  Elapsed time: 1.774 seconds; current allocated memory: 576.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
INFO: [HLS 200-111]  Elapsed time: 2.889 seconds; current allocated memory: 578.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.906 seconds; current allocated memory: 579.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.649 seconds; current allocated memory: 581.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.963 seconds; current allocated memory: 582.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 583.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 1.161 seconds; current allocated memory: 583.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
INFO: [HLS 200-111]  Elapsed time: 3.794 seconds; current allocated memory: 591.389 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_hex_arrkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_bin_arrmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:02:05 . Memory (MB): peak = 715.980 ; gain = 624.535
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
INFO: [HLS 200-112] Total elapsed time: 124.951 seconds; peak allocated memory: 591.389 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
