Fitter Route Stage Report for quartus_compile
Wed Dec 13 00:52:44 2023
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Route Messages
  4. Estimated Delay Added for Hold Timing Summary
  5. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 15,186 / 664,374 ( 2 % )  ;
; C27 interconnects            ; 18 / 12,769 ( < 1 % )     ;
; C4 interconnects             ; 8,126 / 514,392 ( 2 % )   ;
; Direct links                 ; 2,561 / 664,374 ( < 1 % ) ;
; Global clocks                ; 2 / 32 ( 6 % )            ;
; Periphery clocks             ; 0 / 410 ( 0 % )           ;
; R3 interconnects             ; 5,074 / 246,936 ( 2 % )   ;
; R32 interconnects            ; 8 / 28,257 ( < 1 % )      ;
; R32/C27 interconnect drivers ; 25 / 74,920 ( < 1 % )     ;
; R6 interconnects             ; 7,971 / 527,108 ( 2 % )   ;
; Regional clock lefts         ; 0 / 8 ( 0 % )             ;
; Regional clock out bottoms   ; 0 / 8 ( 0 % )             ;
; Regional clock out tops      ; 0 / 8 ( 0 % )             ;
; Regional clock rights        ; 0 / 8 ( 0 % )             ;
; Regional clocks              ; 0 / 8 ( 0 % )             ;
; Spine buffers                ; 4 / 220 ( 2 % )           ;
; Spine clocks                 ; 6 / 330 ( 2 % )           ;
; Spine feedthroughs           ; 0 / 224 ( 0 % )           ;
+------------------------------+---------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Wed Dec 13 00:51:12 2023
    Info: System process ID: 476325
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/slowe8/HLSDataset/polybench/atax/src/atax_6.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 1.64 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:23


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 1658.3            ;
; clock           ; clock2x              ; 73.8              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.549             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][2]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][2]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.549             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][2]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.549             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][4]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][4]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.546             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][2]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.525             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][5]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.521             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][4]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.517             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][3]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][3]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.515             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.514             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][1]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.513             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][3]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][3]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.509             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.505             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.504             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][5]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.501             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.500             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][1]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][1]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.489             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][1]                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][1]                                                                                                                                                                                                                                                                                                                                                                                                      ; 1.466             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][26]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][26]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.457             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][20]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][20]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.453             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]                                                                                                                                                                                                                                                                                                                                                                                                      ; 1.453             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][21]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][21]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.441             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][8]                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][8]                                                                                                                                                                                                                                                                                                                                                                                                      ; 1.440             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][13]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][13]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.439             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.436             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.427             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][22]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][22]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.420             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][16]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][16]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.419             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|toggle_1x                                                                                                                                                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|toggle_2x                                                                                                                                                                                                                                                                                                                                                                                                               ; 1.418             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][25]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.415             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][19]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][19]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.415             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][18]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.410             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.409             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][6]                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][6]                                                                                                                                                                                                                                                                                                                                                                                                      ; 1.409             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][9]                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][9]                                                                                                                                                                                                                                                                                                                                                                                                      ; 1.407             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.405             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][7]                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][7]                                                                                                                                                                                                                                                                                                                                                                                                      ; 1.402             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.401             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][0]                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][0]                                                                                                                                                                                                                                                                                                                                                                                                      ; 1.387             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][10]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][10]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.387             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.384             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][28]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][28]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.364             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.356             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.356             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][0]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.337             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][27]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][27]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.302             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][5]                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][5]                                                                                                                                                                                                                                                                                                                                                                                                      ; 1.294             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][30]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][30]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.282             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][17]                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][17]                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.278             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][4]                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][4]                                                                                                                                                                                                                                                                                                                                                                                                      ; 1.244             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][3]                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][3]                                                                                                                                                                                                                                                                                                                                                                                                      ; 1.242             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][0]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][0]                                                                                                                                                                                                                                                                                                                                                                                                        ; 1.202             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_write_1x[1]                                                                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; 1.156             ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter180_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax3|readdata_reg_unnamed_atax14_atax8_readdata_reg_unnamed_atax14_atax8_data_reg_x_q[21]                                                                                                                                              ; 0.872             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax24|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|staging_reg|r_valid                                                                                                                                                                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.667             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[6].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.598             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|data[0][0]                                                                                                                                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.568             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|wptr_copy[0]                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.530             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pop_i32_i_334_pop22_atax5_fromReg0[0]                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_atax_B12_merge_reg_aunroll_x_fromReg3[0]                                                                                                                                                                                                                                                                                                                                                         ; 0.519             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax20_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|occ[2]~reg0 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax20_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en_pre[3]                                               ; 0.505             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.490             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax7|thei_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax7_reg|i_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax7_reg_valid_reg_q[0]                                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop25_atax2|thei_llvm_fpga_pop_i4_cleanups_pop25_atax2_reg|i_llvm_fpga_pop_i4_cleanups_pop25_atax2_reg_valid_reg_q[0]                                                                                                                                                                                                                                                    ; 0.487             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][0]                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0                                                                                                                                                                                 ; 0.470             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|staging_reg|r_valid                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.468             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going39_atax6|thei_llvm_fpga_pipeline_keep_going39_atax1|push|staging_reg|r_valid                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going39_atax6|thei_llvm_fpga_pipeline_keep_going39_atax1|push|staging_reg|r_data[0]                                                                                                                                                    ; 0.466             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax5|thei_llvm_fpga_pop_i32_i_334_pop22_atax5_reg|i_llvm_fpga_pop_i32_i_334_pop22_atax5_reg_valid_reg_q[0]                                                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_atax_B12_merge_reg_aunroll_x_fromReg3[0]                                                                                                                                                                                                                                                                                                                                                         ; 0.466             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist1_sync_together97_aunroll_x_in_c0_eni7_1_tpl_3_q[0]                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going55_atax6|thei_llvm_fpga_pipeline_keep_going55_atax1|push|fifo|staging_reg|r_data[0]                                                                                                                                               ; 0.456             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter|valid_allow[1]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1] ; 0.449             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter|valid_allow[2]                                                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1] ; 0.439             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups42_push42_atax38|thei_llvm_fpga_push_i2_cleanups42_push42_atax1|fifo|r_data_NO_SHIFT_REG[0]                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going39_atax6_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.438             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][18]                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0                                                                                                                                                                                 ; 0.422             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond49_atax35|thei_llvm_fpga_push_i1_notexitcond49_atax1|staging_reg|r_valid                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going39_atax6_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.420             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_initerations_pop24_atax4|thei_llvm_fpga_pop_i4_initerations_pop24_atax4_reg|i_llvm_fpga_pop_i4_initerations_pop24_atax4_reg_valid_reg_q[0]                                                                                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pop_i4_initerations_pop24_atax4_fromReg0[0]                                                                                                                                                                                                                                                                                                                                          ; 0.420             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][13]                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0                                                                                                                                                                                 ; 0.415             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax24|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|fifo|data[0][0]                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.415             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0                                                                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ_high_reset[1]~reg0                                                                                                                                                                                                                                          ; 0.413             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                   ; 0.410             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|SE_stall_entry_fromReg1[0]                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|SE_stall_entry_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                              ; 0.401             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond49_atax35|thei_llvm_fpga_push_i1_notexitcond49_atax1|staging_reg|r_data[0]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                  ; 0.398             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_6_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0                                                                                                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_6_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|data_one_unreg_clock_en_pre                                                                                                                                                                                                                              ; 0.397             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist1_sync_together100_aunroll_x_in_c0_eni6191_1_tpl_1_q[0]                                                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going39_atax6_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.396             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0                                                                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ_high_reset[1]~reg0                                                                                                                                                                                                                                          ; 0.393             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ_high_reset[1]~reg0                                                                                                                                                                                                                                                 ; 0.389             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][6]                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0                                                                                                                                                                                 ; 0.388             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist7_sync_together100_aunroll_x_in_i_valid_1_q[0]                                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going39_atax6_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.383             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax25|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax1|fifo|fifo|fifo|data[0][1]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax25|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax1|fifo|staging_reg|r_data[1]                                                                                                                                                                                                                                                                 ; 0.374             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[3].a|last_mux_sel_r                                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.371             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax35|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax1|fifo|fifo|fifo|data[0][6]                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax35|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax1|fifo|staging_reg|r_data[6]                                                                                                                           ; 0.370             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[63]                                                                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|gen_stallable.data_reg[62]                                                          ; 0.366             ;
; atax_x_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[88]                                                                                                                                                                                 ; 0.364             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_i_next_initerations_atax10_vt_join_fromReg1[0]                                                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pop_i4_initerations_pop24_atax4_fromReg0[0]                                                                                                                                                                                                                                                                                                                                          ; 0.358             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27102_push36_atax11|thei_llvm_fpga_push_i64_idxprom27102_push36_atax1|fifo|fifo|fifo|data[0][4]                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27102_push36_atax11|thei_llvm_fpga_push_i64_idxprom27102_push36_atax1|fifo|staging_reg|r_data[4]                                                                                                                                     ; 0.357             ;
; atax_x_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[79]                                                                                                                                                                                 ; 0.357             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[64]                                                                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[63]                                                                                                                                                                                 ; 0.357             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[81]                                                                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[80]                                                                                                                                                                                 ; 0.355             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a64~reg1                                                                                                                                                                                                                                           ; 0.355             ;
; atax_x_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[80]                                                                                                                                                                                 ; 0.353             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_atax3_1_reg|gen_depth_large.flip_aux                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_atax3_1_reg|gen_depth_large.aux                                                                                                                                                                                                                                                                                                                           ; 0.351             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist13_i_llvm_fpga_pop_i1_exitcond29106_pop44_atax42_out_data_out_1_q[0]                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond29106_push44_atax43|thei_llvm_fpga_push_i1_exitcond29106_push44_atax1|staging_reg|r_data[0]                                                                                                                                          ; 0.349             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1                                                                                                                                                                                                                                            ; 0.349             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a3~reg1                                                                                                                                                                                                                 ; 0.348             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


