// Seed: 2297616233
module module_0 (
    input tri id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3,
    output uwire id_4,
    output wand id_5,
    input supply0 id_6
    , id_10,
    input supply0 id_7,
    output uwire id_8
);
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd75,
    parameter id_9 = 32'd9
) (
    input tri1 id_0
    , id_12,
    output supply1 id_1,
    input supply0 _id_2,
    output tri0 id_3,
    output wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    output supply1 id_7,
    input wand id_8,
    input tri1 _id_9,
    output supply0 id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_0,
      id_6,
      id_6,
      id_1,
      id_0,
      id_0,
      id_10
  );
  assign modCall_1.id_8 = 0;
  wire [id_9 : 1  ==?  id_2] id_14;
endmodule
