<stg><name>dot_res_Pipeline_comp2</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i6 7, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc66

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc66:0 %i_3 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66:1 %icmp_ln401 = icmp_eq  i6 %i_3, i6 56

]]></Node>
<StgValue><ssdm name="icmp_ln401"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc66:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49, i64 49, i64 49

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc66:3 %br_ln401 = br i1 %icmp_ln401, void %for.inc66.split, void %for.inc80.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="6">
<![CDATA[
for.inc66.split:2 %i_3_cast = zext i6 %i_3

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc66.split:3 %mul2 = mul i13 %i_3_cast, i13 74

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="10" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66.split:4 %rem_urem = urem i6 %i_3, i6 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66.split:13 %trunc_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %mul2, i32 9, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66.split:26 %i_4 = add i6 %i_3, i6 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc66.split:27 %store_ln401 = store i6 %i_4, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="9" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66.split:4 %rem_urem = urem i6 %i_3, i6 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="8" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66.split:4 %rem_urem = urem i6 %i_3, i6 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="34" st_id="4" stage="7" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66.split:4 %rem_urem = urem i6 %i_3, i6 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="35" st_id="5" stage="6" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66.split:4 %rem_urem = urem i6 %i_3, i6 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="36" st_id="6" stage="5" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66.split:4 %rem_urem = urem i6 %i_3, i6 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="37" st_id="7" stage="4" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66.split:4 %rem_urem = urem i6 %i_3, i6 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="38" st_id="8" stage="3" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66.split:4 %rem_urem = urem i6 %i_3, i6 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="39" st_id="9" stage="2" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66.split:4 %rem_urem = urem i6 %i_3, i6 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="40" st_id="10" stage="1" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc66.split:4 %rem_urem = urem i6 %i_3, i6 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
for.inc66.split:5 %zext_ln404 = zext i6 %rem_urem

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split:6 %psum_1_addr = getelementptr i64 %psum_1, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="psum_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split:7 %psum_2_addr = getelementptr i64 %psum_2, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="psum_2_addr"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split:8 %psum_3_addr = getelementptr i64 %psum_3, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="psum_3_addr"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split:9 %psum_4_addr = getelementptr i64 %psum_4, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="psum_4_addr"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split:10 %psum_5_addr = getelementptr i64 %psum_5, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="psum_5_addr"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split:11 %psum_6_addr = getelementptr i64 %psum_6, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="psum_6_addr"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split:12 %psum_7_addr = getelementptr i64 %psum_7, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="psum_7_addr"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:14 %psum_1_load = load i3 %psum_1_addr

]]></Node>
<StgValue><ssdm name="psum_1_load"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:15 %psum_2_load = load i3 %psum_2_addr

]]></Node>
<StgValue><ssdm name="psum_2_load"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:16 %psum_3_load = load i3 %psum_3_addr

]]></Node>
<StgValue><ssdm name="psum_3_load"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:17 %psum_4_load = load i3 %psum_4_addr

]]></Node>
<StgValue><ssdm name="psum_4_load"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:18 %psum_5_load = load i3 %psum_5_addr

]]></Node>
<StgValue><ssdm name="psum_5_load"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:19 %psum_6_load = load i3 %psum_6_addr

]]></Node>
<StgValue><ssdm name="psum_6_load"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:20 %psum_7_load = load i3 %psum_7_addr

]]></Node>
<StgValue><ssdm name="psum_7_load"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split:22 %psum_addr = getelementptr i64 %psum, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="psum_addr"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:23 %psum_load_1 = load i3 %psum_addr

]]></Node>
<StgValue><ssdm name="psum_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="58" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:14 %psum_1_load = load i3 %psum_1_addr

]]></Node>
<StgValue><ssdm name="psum_1_load"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:15 %psum_2_load = load i3 %psum_2_addr

]]></Node>
<StgValue><ssdm name="psum_2_load"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:16 %psum_3_load = load i3 %psum_3_addr

]]></Node>
<StgValue><ssdm name="psum_3_load"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:17 %psum_4_load = load i3 %psum_4_addr

]]></Node>
<StgValue><ssdm name="psum_4_load"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:18 %psum_5_load = load i3 %psum_5_addr

]]></Node>
<StgValue><ssdm name="psum_5_load"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:19 %psum_6_load = load i3 %psum_6_addr

]]></Node>
<StgValue><ssdm name="psum_6_load"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:20 %psum_7_load = load i3 %psum_7_addr

]]></Node>
<StgValue><ssdm name="psum_7_load"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="3">
<![CDATA[
for.inc66.split:21 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.8f64.i3, i64 <undef>, i64 %psum_1_load, i64 %psum_2_load, i64 %psum_3_load, i64 %psum_4_load, i64 %psum_5_load, i64 %psum_6_load, i64 %psum_7_load, i3 %trunc_ln1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
for.inc66.split:23 %psum_load_1 = load i3 %psum_addr

]]></Node>
<StgValue><ssdm name="psum_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="67" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc66.split:24 %add1 = dadd i64 %psum_load_1, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="68" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc66.split:24 %add1 = dadd i64 %psum_load_1, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="69" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc66.split:24 %add1 = dadd i64 %psum_load_1, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="70" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc66.split:24 %add1 = dadd i64 %psum_load_1, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="76" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.inc80.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="71" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc66.split:0 %specpipeline_ln402 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln402"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc66.split:1 %specloopname_ln401 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln401"/></StgValue>
</operation>

<operation id="73" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc66.split:24 %add1 = dadd i64 %psum_load_1, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="74" st_id="16" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc66.split:25 %store_ln404 = store i64 %add1, i3 %psum_addr

]]></Node>
<StgValue><ssdm name="store_ln404"/></StgValue>
</operation>

<operation id="75" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
for.inc66.split:28 %br_ln401 = br void %for.inc66

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
