

================================================================
== Vivado HLS Report for 'skipprefetch_Nelem'
================================================================
* Date:           Thu Jun 04 17:58:27 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        skipprefetch_Nelem
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1493|  1493|  1494|  1494|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  550|  550|        11|          -|          -|    50|    no    |
        |- Loop 2  |  940|  940|        11|          1|          1|   931|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    178|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|     640|    870|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     92|
|Register         |        -|      -|     306|     39|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      0|     946|   1179|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |             Instance             |             Module             | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |skipprefetch_Nelem_A_BUS_m_axi_U  |skipprefetch_Nelem_A_BUS_m_axi  |        4|      0|  566|  766|
    |skipprefetch_Nelem_CFG_s_axi_U    |skipprefetch_Nelem_CFG_s_axi    |        0|      0|   74|  104|
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |Total                             |                                |        4|      0|  640|  870|
    +----------------------------------+--------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |buff_U  |skipprefetch_Nelebkb  |        2|  0|   0|    50|   32|     1|         1600|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                      |        2|  0|   0|    50|   32|     1|         1600|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |a2_sum3_fu_312_p2              |     +    |      0|  0|  32|          32|          32|
    |a2_sum_fu_226_p2               |     +    |      0|  0|  31|          31|          31|
    |buff_d1                        |     +    |      0|  0|  32|          32|          32|
    |cum_offs_1_fu_269_p2           |     +    |      0|  0|  22|          22|          22|
    |i_1_fu_216_p2                  |     +    |      0|  0|   6|           6|           1|
    |i_2_fu_306_p2                  |     +    |      0|  0|   6|           6|           1|
    |indvar_flatten_next_fu_281_p2  |     +    |      0|  0|  10|          10|           1|
    |tmp_1_fu_245_p2                |     +    |      0|  0|  22|          22|          22|
    |ap_condition_428               |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_210_p2            |   icmp   |      0|  0|   3|           6|           5|
    |exitcond5_fu_287_p2            |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_flatten_fu_275_p2     |   icmp   |      0|  0|   4|          10|           8|
    |i1_mid2_fu_293_p3              |  select  |      0|  0|   6|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 178|         185|         162|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_BUS_ARADDR                  |  32|          4|   32|        128|
    |A_BUS_blk_n_AR                |   1|          2|    1|          2|
    |A_BUS_blk_n_R                 |   1|          2|    1|          2|
    |ap_NS_fsm                     |   6|         15|    1|         15|
    |ap_enable_reg_pp0_iter10      |   1|          2|    1|          2|
    |ap_sig_ioackin_A_BUS_ARREADY  |   1|          2|    1|          2|
    |buff_address0                 |   6|          3|    6|         18|
    |cum_offs_reg_140              |  22|          2|   22|         44|
    |i1_reg_163                    |   6|          2|    6|         12|
    |i_reg_129                     |   6|          2|    6|         12|
    |indvar_flatten_reg_152        |  10|          2|   10|         20|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  92|         38|   87|        257|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |A_BUS_addr_reg_362            |  32|   0|   32|          0|
    |a2_sum3_reg_403               |  32|   0|   32|          0|
    |a2_sum_reg_357                |  31|   0|   31|          0|
    |ap_CS_fsm                     |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |   1|   0|    1|          0|
    |ap_reg_ioackin_A_BUS_ARREADY  |   1|   0|    1|          0|
    |buff_addr_1_reg_387           |   6|   0|    6|          0|
    |buff_load_reg_398             |  32|   0|   32|          0|
    |cum_offs_reg_140              |  22|   0|   22|          0|
    |exitcond_flatten_reg_378      |   1|   0|    1|          0|
    |i1_reg_163                    |   6|   0|    6|          0|
    |i_1_reg_352                   |   6|   0|    6|          0|
    |i_cast2_reg_343               |   6|   0|   32|         26|
    |i_reg_129                     |   6|   0|    6|          0|
    |indvar_flatten_reg_152        |  10|   0|   10|          0|
    |reg_184                       |  16|   0|   16|          0|
    |tmp_4_reg_368                 |  16|   0|   16|          0|
    |tmp_cast6_reg_338             |  29|   0|   31|          2|
    |tmp_reg_333                   |  29|   0|   32|          3|
    |buff_addr_1_reg_387           |   0|   6|    6|          0|
    |buff_load_reg_398             |   0|  32|   32|          0|
    |exitcond_flatten_reg_378      |   0|   1|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 306|  39|  376|         31|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CFG_AWVALID     |  in |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_AWREADY     | out |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_AWADDR      |  in |    5|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_WVALID      |  in |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_WREADY      | out |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_WDATA       |  in |   32|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_WSTRB       |  in |    4|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_ARVALID     |  in |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_ARREADY     | out |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_ARADDR      |  in |    5|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_RVALID      | out |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_RREADY      |  in |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_RDATA       | out |   32|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_RRESP       | out |    2|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_BVALID      | out |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_BREADY      |  in |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_BRESP       | out |    2|    s_axi   |         CFG        |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs | skipprefetch_Nelem | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | skipprefetch_Nelem | return value |
|interrupt             | out |    1| ap_ctrl_hs | skipprefetch_Nelem | return value |
|m_axi_A_BUS_AWVALID   | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWREADY   |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWADDR    | out |   32|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWID      | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWLEN     | out |    8|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWSIZE    | out |    3|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWBURST   | out |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWLOCK    | out |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWCACHE   | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWPROT    | out |    3|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWQOS     | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWREGION  | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWUSER    | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WVALID    | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WREADY    |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WDATA     | out |   64|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WSTRB     | out |    8|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WLAST     | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WID       | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WUSER     | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARVALID   | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARREADY   |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARADDR    | out |   32|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARID      | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARLEN     | out |    8|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARSIZE    | out |    3|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARBURST   | out |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARLOCK    | out |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARCACHE   | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARPROT    | out |    3|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARQOS     | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARREGION  | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARUSER    | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RVALID    |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RREADY    | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RDATA     |  in |   64|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RLAST     |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RID       |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RUSER     |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RRESP     |  in |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_BVALID    |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_BREADY    | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_BRESP     |  in |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_BID       |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_BUSER     |  in |    1|    m_axi   |        A_BUS       |    pointer   |
+----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 1
  Pipeline-0: II = 1, D = 11, States = { 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	13  / (exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true
13 --> 
	24  / (exitcond_flatten)
	14  / (!exitcond_flatten)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	13  / true
24 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: a_read (3)  [1/1] 1.00ns
:0  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: a1 (4)  [1/1] 0.00ns
:1  %a1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %a_read, i32 3, i32 31)

ST_1: tmp (5)  [1/1] 0.00ns
:2  %tmp = zext i29 %a1 to i32

ST_1: tmp_cast6 (6)  [1/1] 0.00ns
:3  %tmp_cast6 = zext i29 %a1 to i31

ST_1: StgValue_29 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %A_BUS), !map !22

ST_1: StgValue_30 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @skipprefetch_Nelem_s) nounwind

ST_1: buff (9)  [1/1] 2.71ns  loc: skipprefetch_Nelem.cpp:27
:6  %buff = alloca [50 x i32], align 4

ST_1: StgValue_32 (10)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i64* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_33 (11)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_34 (12)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:22
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_35 (13)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:46
:10  br label %1


 <State 2>: 3.31ns
ST_2: i (15)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

ST_2: cum_offs (16)  [1/1] 0.00ns
:1  %cum_offs = phi i22 [ 0, %0 ], [ %cum_offs_1, %2 ]

ST_2: i_cast2 (17)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:46
:2  %i_cast2 = zext i6 %i to i32

ST_2: exitcond2 (18)  [1/1] 1.94ns  loc: skipprefetch_Nelem.cpp:46
:3  %exitcond2 = icmp eq i6 %i, -14

ST_2: empty (19)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

ST_2: i_1 (20)  [1/1] 1.72ns  loc: skipprefetch_Nelem.cpp:46
:5  %i_1 = add i6 %i, 1

ST_2: StgValue_42 (21)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:46
:6  br i1 %exitcond2, label %.preheader.preheader, label %2

ST_2: cum_offs_cast4_cast (23)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:54
:0  %cum_offs_cast4_cast = sext i22 %cum_offs to i31

ST_2: a2_sum (24)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:54
:1  %a2_sum = add i31 %cum_offs_cast4_cast, %tmp_cast6

ST_2: StgValue_45 (42)  [1/1] 1.57ns
.preheader.preheader:0  br label %.preheader


 <State 3>: 8.75ns
ST_3: a2_sum_cast (25)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:54
:2  %a2_sum_cast = sext i31 %a2_sum to i32

ST_3: A_BUS_addr (26)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:54
:3  %A_BUS_addr = getelementptr i64* %A_BUS, i32 %a2_sum_cast

ST_3: A_BUS_load_req (27)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:54
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 4>: 8.75ns
ST_4: A_BUS_load_req (27)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:54
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_4: A_BUS_load_1_req (35)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:55
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 5>: 8.75ns
ST_5: A_BUS_load_req (27)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:54
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_5: A_BUS_load_1_req (35)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:55
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 6>: 8.75ns
ST_6: A_BUS_load_req (27)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:54
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_6: A_BUS_load_1_req (35)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:55
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 7>: 8.75ns
ST_7: A_BUS_load_req (27)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:54
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_7: A_BUS_load_1_req (35)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:55
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 8>: 8.75ns
ST_8: A_BUS_load_req (27)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:54
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_8: A_BUS_load_1_req (35)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:55
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 9>: 8.75ns
ST_9: A_BUS_load_req (27)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:54
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_9: A_BUS_load_1_req (35)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:55
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 10>: 8.75ns
ST_10: A_BUS_addr_read (28)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:54
:5  %A_BUS_addr_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr)

ST_10: tmp_3 (29)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:54
:6  %tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_read, i32 32, i32 47)

ST_10: A_BUS_load_1_req (35)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:55
:12  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 11>: 8.75ns
ST_11: tmp_cast (30)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:54
:7  %tmp_cast = sext i16 %tmp_3 to i22

ST_11: tmp_1 (31)  [1/1] 2.20ns  loc: skipprefetch_Nelem.cpp:54
:8  %tmp_1 = add i22 %tmp_cast, %cum_offs

ST_11: tmp_1_cast (32)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:54
:9  %tmp_1_cast = sext i22 %tmp_1 to i32

ST_11: buff_addr (33)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:54
:10  %buff_addr = getelementptr inbounds [50 x i32]* %buff, i32 0, i32 %i_cast2

ST_11: StgValue_68 (34)  [1/1] 2.71ns  loc: skipprefetch_Nelem.cpp:54
:11  store i32 %tmp_1_cast, i32* %buff_addr, align 4

ST_11: A_BUS_addr_read_1 (36)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:55
:13  %A_BUS_addr_read_1 = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr)

ST_11: tmp_4 (37)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:55
:14  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_read_1, i32 48, i32 63)


 <State 12>: 2.20ns
ST_12: tmp_2_cast (38)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:55
:15  %tmp_2_cast = sext i16 %tmp_4 to i22

ST_12: cum_offs_1 (39)  [1/1] 2.20ns  loc: skipprefetch_Nelem.cpp:55
:16  %cum_offs_1 = add i22 %cum_offs, %tmp_2_cast

ST_12: StgValue_73 (40)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:46
:17  br label %1


 <State 13>: 6.02ns
ST_13: indvar_flatten (44)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i10 [ %indvar_flatten_next, %.preheader3 ], [ 0, %.preheader.preheader ]

ST_13: i1 (45)  [1/1] 0.00ns
.preheader:1  %i1 = phi i6 [ %i_2, %.preheader3 ], [ 1, %.preheader.preheader ]

ST_13: exitcond_flatten (46)  [1/1] 2.07ns
.preheader:2  %exitcond_flatten = icmp eq i10 %indvar_flatten, -93

ST_13: indvar_flatten_next (47)  [1/1] 1.84ns
.preheader:3  %indvar_flatten_next = add i10 %indvar_flatten, 1

ST_13: StgValue_78 (48)  [1/1] 0.00ns
.preheader:4  br i1 %exitcond_flatten, label %3, label %.preheader3

ST_13: exitcond5 (51)  [1/1] 1.94ns  loc: skipprefetch_Nelem.cpp:62
.preheader3:1  %exitcond5 = icmp eq i6 %i1, -14

ST_13: i1_mid2 (52)  [1/1] 1.37ns  loc: skipprefetch_Nelem.cpp:62
.preheader3:2  %i1_mid2 = select i1 %exitcond5, i6 1, i6 %i1

ST_13: i1_cast1 (53)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:62
.preheader3:3  %i1_cast1 = zext i6 %i1_mid2 to i32

ST_13: buff_addr_1 (56)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:6  %buff_addr_1 = getelementptr inbounds [50 x i32]* %buff, i32 0, i32 %i1_cast1

ST_13: buff_load (57)  [2/2] 2.71ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:7  %buff_load = load i32* %buff_addr_1, align 4

ST_13: i_2 (67)  [1/1] 1.72ns  loc: skipprefetch_Nelem.cpp:62
.preheader3:17  %i_2 = add i6 %i1_mid2, 1


 <State 14>: 5.15ns
ST_14: buff_load (57)  [1/2] 2.71ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:7  %buff_load = load i32* %buff_addr_1, align 4

ST_14: a2_sum3 (58)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:8  %a2_sum3 = add i32 %tmp, %buff_load


 <State 15>: 8.75ns
ST_15: A_BUS_addr_1 (59)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:9  %A_BUS_addr_1 = getelementptr i64* %A_BUS, i32 %a2_sum3

ST_15: A_BUS_load_2_req (60)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 16>: 8.75ns
ST_16: A_BUS_load_2_req (60)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 17>: 8.75ns
ST_17: A_BUS_load_2_req (60)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 18>: 8.75ns
ST_18: A_BUS_load_2_req (60)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 19>: 8.75ns
ST_19: A_BUS_load_2_req (60)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 20>: 8.75ns
ST_20: A_BUS_load_2_req (60)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 21>: 8.75ns
ST_21: A_BUS_load_2_req (60)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 22>: 8.75ns
ST_22: A_BUS_addr_1_read (61)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:11  %A_BUS_addr_1_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr_1)

ST_22: tmp_8 (62)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:12  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_1_read, i32 32, i32 47)


 <State 23>: 5.15ns
ST_23: empty_7 (50)  [1/1] 0.00ns
.preheader3:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 931, i64 931, i64 931)

ST_23: tmp_5 (54)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:62
.preheader3:4  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_23: StgValue_99 (55)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:63
.preheader3:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: tmp_6 (63)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:13  %tmp_6 = sext i16 %tmp_8 to i32

ST_23: tmp_7 (64)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:14  %tmp_7 = add nsw i32 %buff_load, %tmp_6

ST_23: StgValue_102 (65)  [1/1] 2.71ns  loc: skipprefetch_Nelem.cpp:67
.preheader3:15  store i32 %tmp_7, i32* %buff_addr_1, align 4

ST_23: empty_8 (66)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:68
.preheader3:16  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_5)

ST_23: StgValue_104 (68)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:62
.preheader3:18  br label %.preheader


 <State 24>: 0.00ns
ST_24: StgValue_105 (70)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:70
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read              (read             ) [ 0000000000000000000000000]
a1                  (partselect       ) [ 0000000000000000000000000]
tmp                 (zext             ) [ 0011111111111111111111110]
tmp_cast6           (zext             ) [ 0011111111111000000000000]
StgValue_29         (specbitsmap      ) [ 0000000000000000000000000]
StgValue_30         (spectopmodule    ) [ 0000000000000000000000000]
buff                (alloca           ) [ 0011111111111111111111110]
StgValue_32         (specinterface    ) [ 0000000000000000000000000]
StgValue_33         (specinterface    ) [ 0000000000000000000000000]
StgValue_34         (specinterface    ) [ 0000000000000000000000000]
StgValue_35         (br               ) [ 0111111111111000000000000]
i                   (phi              ) [ 0010000000000000000000000]
cum_offs            (phi              ) [ 0011111111111000000000000]
i_cast2             (zext             ) [ 0001111111110000000000000]
exitcond2           (icmp             ) [ 0011111111111111111111110]
empty               (speclooptripcount) [ 0000000000000000000000000]
i_1                 (add              ) [ 0111111111111000000000000]
StgValue_42         (br               ) [ 0000000000000000000000000]
cum_offs_cast4_cast (sext             ) [ 0000000000000000000000000]
a2_sum              (add              ) [ 0001000000000000000000000]
StgValue_45         (br               ) [ 0011111111111111111111110]
a2_sum_cast         (sext             ) [ 0000000000000000000000000]
A_BUS_addr          (getelementptr    ) [ 0000111111110000000000000]
A_BUS_load_req      (readreq          ) [ 0000000000000000000000000]
A_BUS_addr_read     (read             ) [ 0000000000000000000000000]
tmp_3               (partselect       ) [ 0000000000010000000000000]
A_BUS_load_1_req    (readreq          ) [ 0000000000000000000000000]
tmp_cast            (sext             ) [ 0000000000000000000000000]
tmp_1               (add              ) [ 0000000000000000000000000]
tmp_1_cast          (sext             ) [ 0000000000000000000000000]
buff_addr           (getelementptr    ) [ 0000000000000000000000000]
StgValue_68         (store            ) [ 0000000000000000000000000]
A_BUS_addr_read_1   (read             ) [ 0000000000000000000000000]
tmp_4               (partselect       ) [ 0000000000001000000000000]
tmp_2_cast          (sext             ) [ 0000000000000000000000000]
cum_offs_1          (add              ) [ 0111111111111000000000000]
StgValue_73         (br               ) [ 0111111111111000000000000]
indvar_flatten      (phi              ) [ 0000000000000100000000000]
i1                  (phi              ) [ 0000000000000100000000000]
exitcond_flatten    (icmp             ) [ 0000000000000111111111110]
indvar_flatten_next (add              ) [ 0010000000000111111111110]
StgValue_78         (br               ) [ 0000000000000000000000000]
exitcond5           (icmp             ) [ 0000000000000000000000000]
i1_mid2             (select           ) [ 0000000000000000000000000]
i1_cast1            (zext             ) [ 0000000000000000000000000]
buff_addr_1         (getelementptr    ) [ 0000000000000111111111110]
i_2                 (add              ) [ 0010000000000111111111110]
buff_load           (load             ) [ 0000000000000101111111110]
a2_sum3             (add              ) [ 0000000000000101000000000]
A_BUS_addr_1        (getelementptr    ) [ 0000000000000100111111100]
A_BUS_load_2_req    (readreq          ) [ 0000000000000000000000000]
A_BUS_addr_1_read   (read             ) [ 0000000000000000000000000]
tmp_8               (partselect       ) [ 0000000000000100000000010]
empty_7             (speclooptripcount) [ 0000000000000000000000000]
tmp_5               (specregionbegin  ) [ 0000000000000000000000000]
StgValue_99         (specpipeline     ) [ 0000000000000000000000000]
tmp_6               (sext             ) [ 0000000000000000000000000]
tmp_7               (add              ) [ 0000000000000000000000000]
StgValue_102        (store            ) [ 0000000000000000000000000]
empty_8             (specregionend    ) [ 0000000000000000000000000]
StgValue_104        (br               ) [ 0010000000000111111111110]
StgValue_105        (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skipprefetch_Nelem_s"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="buff_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="a_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_readreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_BUS_load_req/3 A_BUS_load_1_req/4 A_BUS_load_2_req/15 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_read_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="7"/>
<pin id="106" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_BUS_addr_read/10 A_BUS_addr_read_1/11 A_BUS_addr_1_read/22 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buff_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="9"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/11 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="3" bw="6" slack="10"/>
<pin id="127" dir="0" index="4" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_68/11 buff_load/13 StgValue_102/23 "/>
</bind>
</comp>

<comp id="119" class="1004" name="buff_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_1/13 "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="1"/>
<pin id="131" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="cum_offs_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="22" slack="1"/>
<pin id="142" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="cum_offs (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="cum_offs_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="22" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cum_offs/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="indvar_flatten_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="1"/>
<pin id="154" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/13 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i1_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="1"/>
<pin id="165" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="i1_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/13 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="0" index="3" bw="7" slack="0"/>
<pin id="179" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/10 tmp_8/22 "/>
</bind>
</comp>

<comp id="184" class="1005" name="reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 tmp_8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="a1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="29" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="0" index="3" bw="6" slack="0"/>
<pin id="193" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="29" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_cast6_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="29" slack="0"/>
<pin id="204" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast6/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_cast2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="exitcond2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="cum_offs_cast4_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="22" slack="0"/>
<pin id="224" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cum_offs_cast4_cast/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="a2_sum_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="22" slack="0"/>
<pin id="228" dir="0" index="1" bw="29" slack="1"/>
<pin id="229" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="a2_sum_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="a2_sum_cast/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="A_BUS_addr_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="1"/>
<pin id="243" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="22" slack="9"/>
<pin id="248" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="22" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="0" index="3" bw="7" slack="0"/>
<pin id="261" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_2_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="1"/>
<pin id="268" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/12 "/>
</bind>
</comp>

<comp id="269" class="1004" name="cum_offs_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="22" slack="10"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cum_offs_1/12 "/>
</bind>
</comp>

<comp id="275" class="1004" name="exitcond_flatten_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/13 "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten_next_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/13 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/13 "/>
</bind>
</comp>

<comp id="293" class="1004" name="i1_mid2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i1_mid2/13 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i1_cast1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast1/13 "/>
</bind>
</comp>

<comp id="306" class="1004" name="i_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="312" class="1004" name="a2_sum3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="29" slack="3"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum3/14 "/>
</bind>
</comp>

<comp id="317" class="1004" name="A_BUS_addr_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr_1/15 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/23 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_7_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="9"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/23 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="3"/>
<pin id="335" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_cast6_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="1"/>
<pin id="340" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast6 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_cast2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="9"/>
<pin id="345" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="i_cast2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="exitcond2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="a2_sum_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="1"/>
<pin id="359" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="a2_sum "/>
</bind>
</comp>

<comp id="362" class="1005" name="A_BUS_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_4_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="1"/>
<pin id="370" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="373" class="1005" name="cum_offs_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="22" slack="1"/>
<pin id="375" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="cum_offs_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="exitcond_flatten_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="382" class="1005" name="indvar_flatten_next_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="387" class="1005" name="buff_addr_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="1"/>
<pin id="389" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="398" class="1005" name="buff_load_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="9"/>
<pin id="400" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="buff_load "/>
</bind>
</comp>

<comp id="403" class="1005" name="a2_sum3_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_sum3 "/>
</bind>
</comp>

<comp id="408" class="1005" name="A_BUS_addr_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="56" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="103" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="90" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="188" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="188" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="133" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="133" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="133" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="144" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="244"><net_src comp="184" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="140" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="103" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="273"><net_src comp="140" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="156" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="156" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="72" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="167" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="167" pin="4"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="310"><net_src comp="293" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="114" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="317" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="326"><net_src comp="184" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="332"><net_src comp="327" pin="2"/><net_sink comp="114" pin=4"/></net>

<net id="336"><net_src comp="198" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="341"><net_src comp="202" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="346"><net_src comp="206" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="351"><net_src comp="210" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="216" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="360"><net_src comp="226" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="365"><net_src comp="234" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="371"><net_src comp="256" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="376"><net_src comp="269" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="381"><net_src comp="275" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="281" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="390"><net_src comp="119" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="396"><net_src comp="306" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="401"><net_src comp="114" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="406"><net_src comp="312" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="411"><net_src comp="317" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="103" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: skipprefetch_Nelem : A_BUS | {3 4 5 6 7 8 9 10 11 15 16 17 18 19 20 21 22 }
	Port: skipprefetch_Nelem : a | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast6 : 1
	State 2
		i_cast2 : 1
		exitcond2 : 1
		i_1 : 1
		StgValue_42 : 2
		cum_offs_cast4_cast : 1
		a2_sum : 2
	State 3
		A_BUS_addr : 1
		A_BUS_load_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_1 : 1
		tmp_1_cast : 2
		StgValue_68 : 3
	State 12
		cum_offs_1 : 1
	State 13
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_78 : 2
		exitcond5 : 1
		i1_mid2 : 2
		i1_cast1 : 3
		buff_addr_1 : 4
		buff_load : 5
		i_2 : 3
	State 14
		a2_sum3 : 1
	State 15
		A_BUS_load_2_req : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_7 : 1
		StgValue_102 : 2
		empty_8 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_1_fu_216         |    0    |    6    |
|          |        a2_sum_fu_226       |    0    |    29   |
|          |        tmp_1_fu_245        |    0    |    22   |
|    add   |      cum_offs_1_fu_269     |    0    |    22   |
|          | indvar_flatten_next_fu_281 |    0    |    10   |
|          |         i_2_fu_306         |    0    |    6    |
|          |       a2_sum3_fu_312       |    0    |    32   |
|          |        tmp_7_fu_327        |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |      exitcond2_fu_210      |    0    |    3    |
|   icmp   |   exitcond_flatten_fu_275  |    0    |    4    |
|          |      exitcond5_fu_287      |    0    |    3    |
|----------|----------------------------|---------|---------|
|  select  |       i1_mid2_fu_293       |    0    |    6    |
|----------|----------------------------|---------|---------|
|   read   |      a_read_read_fu_90     |    0    |    0    |
|          |       grp_read_fu_103      |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_96     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         grp_fu_174         |    0    |    0    |
|partselect|          a1_fu_188         |    0    |    0    |
|          |        tmp_4_fu_256        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_198         |    0    |    0    |
|   zext   |      tmp_cast6_fu_202      |    0    |    0    |
|          |       i_cast2_fu_206       |    0    |    0    |
|          |       i1_cast1_fu_301      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          | cum_offs_cast4_cast_fu_222 |    0    |    0    |
|          |     a2_sum_cast_fu_231     |    0    |    0    |
|   sext   |       tmp_cast_fu_241      |    0    |    0    |
|          |      tmp_1_cast_fu_251     |    0    |    0    |
|          |      tmp_2_cast_fu_266     |    0    |    0    |
|          |        tmp_6_fu_323        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   175   |
|----------|----------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|buff|    2   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    A_BUS_addr_1_reg_408   |   64   |
|     A_BUS_addr_reg_362    |   64   |
|      a2_sum3_reg_403      |   32   |
|       a2_sum_reg_357      |   31   |
|    buff_addr_1_reg_387    |    6   |
|     buff_load_reg_398     |   32   |
|     cum_offs_1_reg_373    |   22   |
|      cum_offs_reg_140     |   22   |
|     exitcond2_reg_348     |    1   |
|  exitcond_flatten_reg_378 |    1   |
|         i1_reg_163        |    6   |
|        i_1_reg_352        |    6   |
|        i_2_reg_393        |    6   |
|      i_cast2_reg_343      |   32   |
|         i_reg_129         |    6   |
|indvar_flatten_next_reg_382|   10   |
|   indvar_flatten_reg_152  |   10   |
|          reg_184          |   16   |
|       tmp_4_reg_368       |   16   |
|     tmp_cast6_reg_338     |   31   |
|        tmp_reg_333        |   32   |
+---------------------------+--------+
|           Total           |   446  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_96 |  p1  |   4  |  64  |   256  ||    64   |
|  grp_read_fu_103  |  p1  |   2  |  64  |   128  ||    64   |
| grp_access_fu_114 |  p0  |   3  |   6  |   18   ||    6    |
|  cum_offs_reg_140 |  p0  |   2  |  22  |   44   ||    22   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   446  ||  6.284  ||   156   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   175  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   156  |
|  Register |    -   |    -   |   446  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   446  |   331  |
+-----------+--------+--------+--------+--------+
