
*** Running vivado
    with args -log SX.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SX.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source SX.tcl -notrace
Command: synth_design -top SX -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2292.824 ; gain = 0.000 ; free physical = 19740 ; free virtual = 23730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1738]
INFO: [Synth 8-3491] module 'AOR_MUSER_SX' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1468' bound to instance 'XLXI_2' of component 'AOR_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1771]
INFO: [Synth 8-638] synthesizing module 'AOR_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1474]
INFO: [Synth 8-3491] module 'DFF_AK_MAE' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:32' bound to instance 'XLXI_1' of component 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1611]
INFO: [Synth 8-638] synthesizing module 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DFF_AK_MAE' (1#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:42]
INFO: [Synth 8-3491] module 'MET_10M_MUSER_SX' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:613' bound to instance 'XLXI_2' of component 'MET_10M_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1619]
INFO: [Synth 8-638] synthesizing module 'MET_10M_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:629]
INFO: [Synth 8-3491] module 'DFF_AK_MAE' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:32' bound to instance 'XLXI_1' of component 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:667]
INFO: [Synth 8-3491] module 'DFF_AK_MAE' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:32' bound to instance 'XLXI_3' of component 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:675]
INFO: [Synth 8-3491] module 'DFF_AK_MAE' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:32' bound to instance 'XLXI_4' of component 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:683]
INFO: [Synth 8-3491] module 'DFF_AK_MAE' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:32' bound to instance 'XLXI_6' of component 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:691]
INFO: [Synth 8-3491] module 'DFF_AK_MAE' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:32' bound to instance 'XLXI_7' of component 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:699]
INFO: [Synth 8-3491] module 'VCC' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725' bound to instance 'XLXI_8' of component 'VCC' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:707]
INFO: [Synth 8-6157] synthesizing module 'VCC' [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (2#1) [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725]
INFO: [Synth 8-3491] module 'VCC' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725' bound to instance 'XLXI_9' of component 'VCC' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:710]
INFO: [Synth 8-3491] module 'VCC' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725' bound to instance 'XLXI_10' of component 'VCC' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:713]
INFO: [Synth 8-3491] module 'VCC' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725' bound to instance 'XLXI_11' of component 'VCC' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:716]
INFO: [Synth 8-3491] module 'VCC' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725' bound to instance 'XLXI_12' of component 'VCC' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:719]
INFO: [Synth 8-3491] module 'DFF_AK_MAE' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:32' bound to instance 'XLXI_33' of component 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:722]
INFO: [Synth 8-3491] module 'DFF_AK_MAE' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:32' bound to instance 'XLXI_34' of component 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:730]
INFO: [Synth 8-3491] module 'DFF_AK_MAE' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:32' bound to instance 'XLXI_35' of component 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:738]
INFO: [Synth 8-3491] module 'DFF_AK_MAE' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:32' bound to instance 'XLXI_36' of component 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:746]
INFO: [Synth 8-3491] module 'DFF_AK_MAE' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:32' bound to instance 'XLXI_37' of component 'DFF_AK_MAE' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:754]
INFO: [Synth 8-3491] module 'VCC' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725' bound to instance 'XLXI_38' of component 'VCC' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:762]
INFO: [Synth 8-3491] module 'VCC' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725' bound to instance 'XLXI_39' of component 'VCC' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:765]
INFO: [Synth 8-3491] module 'VCC' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725' bound to instance 'XLXI_40' of component 'VCC' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:768]
INFO: [Synth 8-3491] module 'VCC' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725' bound to instance 'XLXI_41' of component 'VCC' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:771]
INFO: [Synth 8-3491] module 'VCC' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725' bound to instance 'XLXI_42' of component 'VCC' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:774]
INFO: [Synth 8-256] done synthesizing module 'MET_10M_MUSER_SX' (3#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:629]
INFO: [Synth 8-3491] module 'VCC' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725' bound to instance 'XLXI_3' of component 'VCC' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1634]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_4' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1637]
INFO: [Synth 8-6157] synthesizing module 'INV' [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164]
INFO: [Synth 8-6155] done synthesizing module 'INV' (4#1) [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164]
INFO: [Synth 8-3491] module 'SY136_MUSER_SX' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1347' bound to instance 'XLXI_9' of component 'SY136_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1641]
INFO: [Synth 8-638] synthesizing module 'SY136_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1362]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_2' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1400]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_3' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1404]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_4' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1408]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_6' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1412]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_8' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1416]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_9' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1420]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_11' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1424]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_14' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1428]
INFO: [Synth 8-3491] module 'AND5' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635' bound to instance 'XLXI_16' of component 'AND5' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1432]
INFO: [Synth 8-6157] synthesizing module 'AND5' [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635]
INFO: [Synth 8-6155] done synthesizing module 'AND5' (5#1) [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635]
INFO: [Synth 8-3491] module 'AND5' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635' bound to instance 'XLXI_17' of component 'AND5' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1440]
INFO: [Synth 8-3491] module 'AND3' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:522' bound to instance 'XLXI_18' of component 'AND3' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1448]
INFO: [Synth 8-6157] synthesizing module 'AND3' [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:522]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (6#1) [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:522]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_19' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1454]
INFO: [Synth 8-256] done synthesizing module 'SY136_MUSER_SX' (7#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1362]
INFO: [Synth 8-3491] module 'SY296_MUSER_SX' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1231' bound to instance 'XLXI_10' of component 'SY296_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1655]
INFO: [Synth 8-638] synthesizing module 'SY296_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1246]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_2' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1283]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_3' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1287]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_4' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1291]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_6' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1295]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_9' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1299]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_10' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1303]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_14' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1307]
INFO: [Synth 8-3491] module 'AND5' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635' bound to instance 'XLXI_16' of component 'AND5' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1311]
INFO: [Synth 8-3491] module 'AND5' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635' bound to instance 'XLXI_17' of component 'AND5' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1319]
INFO: [Synth 8-3491] module 'AND3' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:522' bound to instance 'XLXI_18' of component 'AND3' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1327]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_19' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1333]
INFO: [Synth 8-256] done synthesizing module 'SY296_MUSER_SX' (8#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1246]
INFO: [Synth 8-3491] module 'SY1320_MUSER_SX' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1120' bound to instance 'XLXI_11' of component 'SY1320_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1669]
INFO: [Synth 8-638] synthesizing module 'SY1320_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1135]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_2' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1171]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_3' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1175]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_4' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1179]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_6' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1183]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_9' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1187]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_10' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1191]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_14' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1195]
INFO: [Synth 8-3491] module 'AND5' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635' bound to instance 'XLXI_16' of component 'AND5' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1199]
INFO: [Synth 8-3491] module 'AND5' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635' bound to instance 'XLXI_17' of component 'AND5' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1207]
INFO: [Synth 8-3491] module 'AND3' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:522' bound to instance 'XLXI_18' of component 'AND3' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1215]
INFO: [Synth 8-256] done synthesizing module 'SY1320_MUSER_SX' (9#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1135]
INFO: [Synth 8-3491] module 'SY1344_MUSER_SX' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1004' bound to instance 'XLXI_12' of component 'SY1344_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1683]
INFO: [Synth 8-638] synthesizing module 'SY1344_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1019]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_2' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1056]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_3' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1060]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_4' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1064]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_5' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1068]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_6' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1072]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_8' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1076]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_10' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1080]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_14' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1084]
INFO: [Synth 8-3491] module 'AND5' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635' bound to instance 'XLXI_16' of component 'AND5' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1088]
INFO: [Synth 8-3491] module 'AND5' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635' bound to instance 'XLXI_17' of component 'AND5' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1096]
INFO: [Synth 8-3491] module 'AND3' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:522' bound to instance 'XLXI_18' of component 'AND3' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1104]
INFO: [Synth 8-256] done synthesizing module 'SY1344_MUSER_SX' (10#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1019]
INFO: [Synth 8-3491] module 'TET_MANT_MUSER_SX' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:96' bound to instance 'XLXI_45' of component 'TET_MANT_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1697]
INFO: [Synth 8-638] synthesizing module 'TET_MANT_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:107]
INFO: [Synth 8-3491] module 'NOR4' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46062' bound to instance 'XLXI_1' of component 'NOR4' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:138]
INFO: [Synth 8-6157] synthesizing module 'NOR4' [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46062]
INFO: [Synth 8-6155] done synthesizing module 'NOR4' (11#1) [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46062]
INFO: [Synth 8-3491] module 'NOR4' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46062' bound to instance 'XLXI_2' of component 'NOR4' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:145]
INFO: [Synth 8-3491] module 'NOR4' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46062' bound to instance 'XLXI_3' of component 'NOR4' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:152]
INFO: [Synth 8-3491] module 'NOR4' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46062' bound to instance 'XLXI_4' of component 'NOR4' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:159]
INFO: [Synth 8-3491] module 'NOR2' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:45981' bound to instance 'XLXI_5' of component 'NOR2' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:166]
INFO: [Synth 8-6157] synthesizing module 'NOR2' [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:45981]
INFO: [Synth 8-6155] done synthesizing module 'NOR2' (12#1) [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:45981]
INFO: [Synth 8-3491] module 'NOR2' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:45981' bound to instance 'XLXI_6' of component 'NOR2' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:171]
INFO: [Synth 8-3491] module 'NOR2' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:45981' bound to instance 'XLXI_7' of component 'NOR2' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:176]
INFO: [Synth 8-3491] module 'NOR2' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:45981' bound to instance 'XLXI_8' of component 'NOR2' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:181]
INFO: [Synth 8-256] done synthesizing module 'TET_MANT_MUSER_SX' (13#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:107]
INFO: [Synth 8-3491] module 'NAND2' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:43135' bound to instance 'XLXI_46' of component 'NAND2' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1707]
INFO: [Synth 8-6157] synthesizing module 'NAND2' [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:43135]
INFO: [Synth 8-6155] done synthesizing module 'NAND2' (14#1) [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:43135]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_47' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1712]
INFO: [Synth 8-256] done synthesizing module 'AOR_MUSER_SX' (15#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1474]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:474' bound to instance 'XLXI_4' of component 'AND2' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1776]
INFO: [Synth 8-6157] synthesizing module 'AND2' [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:474]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (16#1) [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:474]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:474' bound to instance 'XLXI_7' of component 'AND2' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1781]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:474' bound to instance 'XLXI_8' of component 'AND2' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1786]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:474' bound to instance 'XLXI_9' of component 'AND2' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1791]
INFO: [Synth 8-3491] module 'AKA_MUSER_SX' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:787' bound to instance 'XLXI_11' of component 'AKA_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1796]
INFO: [Synth 8-638] synthesizing module 'AKA_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:793]
INFO: [Synth 8-3491] module 'MET_10M_MUSER_SX' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:613' bound to instance 'XLXI_1' of component 'MET_10M_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:908]
INFO: [Synth 8-3491] module 'SY6_MUSER_SX' declared at '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:500' bound to instance 'XLXI_2' of component 'SY6_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:923]
INFO: [Synth 8-638] synthesizing module 'SY6_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:514]
INFO: [Synth 8-3491] module 'AND5' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635' bound to instance 'XLXI_1' of component 'AND5' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:550]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_3' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:558]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_5' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:562]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_6' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:566]
INFO: [Synth 8-3491] module 'AND5' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:635' bound to instance 'XLXI_7' of component 'AND5' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:570]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_8' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:578]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_9' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:582]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_10' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:586]
INFO: [Synth 8-3491] module 'INV' declared at '/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164' bound to instance 'XLXI_11' of component 'INV' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:590]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'SY6_MUSER_SX' (17#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:514]
INFO: [Synth 8-638] synthesizing module 'SY35_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:406]
INFO: [Synth 8-256] done synthesizing module 'SY35_MUSER_SX' (18#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:406]
INFO: [Synth 8-638] synthesizing module 'SY803_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:308]
INFO: [Synth 8-256] done synthesizing module 'SY803_MUSER_SX' (19#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:308]
INFO: [Synth 8-638] synthesizing module 'SY806_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:210]
INFO: [Synth 8-256] done synthesizing module 'SY806_MUSER_SX' (20#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:210]
INFO: [Synth 8-256] done synthesizing module 'AKA_MUSER_SX' (21#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:793]
INFO: [Synth 8-638] synthesizing module 'DS_100_SE_66MHz_MUSER_SX' [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:33]
INFO: [Synth 8-6157] synthesizing module 'XOR2' [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:82322]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (22#1) [/media/gerojohn/HDD/Vivado_Install/Vivado/2020.2/scripts/rt/data/unisim_comp.v:82322]
INFO: [Synth 8-256] done synthesizing module 'DS_100_SE_66MHz_MUSER_SX' (23#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:33]
INFO: [Synth 8-256] done synthesizing module 'SX' (24#1) [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1738]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2292.824 ; gain = 0.000 ; free physical = 19919 ; free virtual = 23910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2292.824 ; gain = 0.000 ; free physical = 19919 ; free virtual = 23910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2292.824 ; gain = 0.000 ; free physical = 19919 ; free virtual = 23910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.824 ; gain = 0.000 ; free physical = 19919 ; free virtual = 23910
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc]
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/E40__5'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/E40__2'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/E40__4'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXI_1/XLXI_33/E2'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXI_10_i_4'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXI_11_i_4_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXI_1_i_11'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXI_5_i_4'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXI_6_i_4_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXI_6_i_4_1'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXI_7_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXI_8_i_2_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXN_4'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXN_6'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXN_63'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXN_64'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/XLXI_5/XLXN_6_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_14/E40'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_14/XLXI_2_i_6_n_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_14/XLXI_3_i_2__0_n_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_14/XLXI_3_i_2__1_n_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_14/XLXI_3_i_5_n_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_14/XLXN_1_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/E40__1'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/E40__2'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/E40__3'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/E40__5'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/E40__6'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/EISMET0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_1/XLXI_1/E2'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/E40__4'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/E40__7'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_11_i_5'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_11_i_6'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_16_i_4_n_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_19_i_2_n_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_19_i_3_n_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_2/XLXI_33/E2'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_2_i_5'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_4_i_4'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_6_i_5_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_6_i_5_1'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_6_i_6'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_8_i_2__0_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXI_8_i_3__0_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXN_24_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXN_3'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXN_32'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXN_4'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXN_6'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXN_63'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_12/XLXN_64'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_1_i_3_n_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_2/XLXI_1_i_4_n_0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/E40__0'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/E40__1'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'XLXI_11/E40__3'. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/constrs_1/imports/VGA_1024X768_Vivado_Project/SX.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SX_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SX_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2322.867 ; gain = 0.000 ; free physical = 19942 ; free virtual = 23933
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 107 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND5 => LUT5: 16 instances
  INV => LUT1: 60 instances
  NAND2 => LUT2: 2 instances
  NOR2 => LUT2: 8 instances
  NOR4 => LUT4: 8 instances
  XOR2 => LUT2: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2322.867 ; gain = 0.000 ; free physical = 19942 ; free virtual = 23933
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 19981 ; free virtual = 23966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 19981 ; free virtual = 23966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 19981 ; free virtual = 23966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 19980 ; free virtual = 23967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 20000 ; free virtual = 23989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 19995 ; free virtual = 23985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : i_1/ROLOI
      : i_1/O1
      : i_1/Q
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : i_1/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MET9
      : XLXI_11i_0/MET9
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MH
      : XLXI_11i_0/MET9
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1/i_66/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1/i_65/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1/i_104/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1/i_23/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1/i_73/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \XLXI_2/XLXI_11/XLXI_17 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \XLXI_2/XLXI_10/XLXI_17 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \XLXI_2/XLXI_9/XLXI_17 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1/i_45/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1/i_46/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \XLXI_11/XLXI_5/XLXI_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \XLXI_2/XLXI_11/XLXI_16 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1/i_104/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1/i_23/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through XLXI_11i_0/i_10/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \XLXI_11/XLXI_6/XLXI_8 /O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 20418 ; free virtual = 24408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_140/O'
Found timing loop:
     0: i_56/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_56/I0 (LUT2)
     2: i_83/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_83/I3 (LUT4)
     4: i_56/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_56"
Found timing loop:
     0: i_56/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_56/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_55/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_55/I1 (LUT2)
     2: i_0/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_0/I3 (LUT4)
     4: i_56/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_56/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_55"
Found timing loop:
     0: i_55/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_55/I0 (LUT2)
     2: i_1/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_1/I3 (LUT5)
     4: i_55/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_55"
Found timing loop:
     0: i_56/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_56/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_55/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_55/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_2/I4 (LUT5)
     2: i_56/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_56/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I4 -to O i_2"
Found timing loop:
     0: i_56/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_56/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_58/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_58/I1 (LUT2)
     2: i_57/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_57/I1 (LUT2)
     4: i_7/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_7/I5 (LUT6)
     6: i_58/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_58"
Found timing loop:
     0: i_59/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_59/I1 (LUT2)
     2: i_9/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_9/I1 (LUT2)
     4: i_58/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_58/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_59"
Found timing loop:
     0: i_59/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_59/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_57/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_57/I0 (LUT2)
     2: i_3/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_3/I4 (LUT6)
     4: i_59/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_59/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_57"
Found timing loop:
     0: i_59/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_59/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_58/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_58/I0 (LUT2)
     2: i_6/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_6/I1 (LUT6)
     4: i_59/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_59/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_58"
Found timing loop:
     0: i_59/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_59/I0 (LUT2)
     2: i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_5/I0 (LUT5)
     4: i_59/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_59"
Found timing loop:
     0: i_61/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_61/I1 (LUT2)
     2: i_60/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_60/I1 (LUT2)
     4: i_11/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_11/I2 (LUT3)
     6: i_61/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_61"
Found timing loop:
     0: i_62/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_62/I1 (LUT2)
     2: i_13/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_13/I1 (LUT2)
     4: i_61/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_61/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_62"
Found timing loop:
     0: i_62/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_62/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_60/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_60/I0 (LUT2)
     2: i_12/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_12/I2 (LUT4)
     4: i_62/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_62/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_60"
Found timing loop:
     0: i_62/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_62/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_61/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_61/I0 (LUT2)
     2: i_10/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_10/I1 (LUT4)
     4: i_62/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_62/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_61"
Found timing loop:
     0: i_62/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_62/I0 (LUT2)
     2: i_14/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_14/I0 (LUT3)
     4: i_62/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_62"
Found timing loop:
     0: i_64/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_64/I1 (LUT2)
     2: i_63/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_63/I1 (LUT2)
     4: i_16/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_16/I2 (LUT3)
     6: i_64/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_64"
Found timing loop:
     0: i_65/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_65/I1 (LUT2)
     2: i_18/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_18/I1 (LUT2)
     4: i_64/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_64/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_65"
Found timing loop:
     0: i_65/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_65/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_63/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_63/I0 (LUT2)
     2: i_17/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_17/I2 (LUT4)
     4: i_65/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_65/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_63"
Found timing loop:
     0: i_65/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_65/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_64/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_64/I0 (LUT2)
     2: i_15/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_15/I1 (LUT4)
     4: i_65/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_65/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_64"
Found timing loop:
     0: i_65/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_65/I0 (LUT2)
     2: i_19/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_19/I0 (LUT3)
     4: i_65/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_65"
Found timing loop:
     0: i_67/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_67/I1 (LUT2)
     2: i_23/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_23/I0 (LUT2)
     4: i_66/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_66/I1 (LUT2)
     6: i_20/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     7: i_20/I2 (LUT3)
     8: i_67/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_67"
Found timing loop:
     0: i_67/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_67/I0 (LUT2)
     2: i_20/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_20/I2 (LUT3)
     4: i_67/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_67"
Found timing loop:
     0: i_68/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_68/I0 (LUT2)
     2: i_25/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_25/I0 (LUT3)
     4: i_68/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_68"
Found timing loop:
     0: i_66/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_66/I0 (LUT2)
     2: i_21/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_21/I0 (LUT4)
     4: i_66/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_66"
Found timing loop:
     0: i_70/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_70/I1 (LUT2)
     2: i_27/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_27/I3 (LUT5)
     4: i_69/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_69/I1 (LUT2)
     6: i_26/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     7: i_26/I3 (LUT4)
     8: i_70/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_70"
Found timing loop:
     0: i_69/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_69/I1 (LUT2)
     2: i_26/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_26/I3 (LUT4)
     4: i_70/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_70/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_69"
Found timing loop:
     0: i_27/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_27/I3 (LUT5)
     2: i_69/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_69/I0 (LUT2)
     4: i_27/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I3 -to O i_27"
Found timing loop:
     0: i_70/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_70/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_28/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_28/I4 (LUT5)
     2: i_70/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_70/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I4 -to O i_28"
Found timing loop:
     0: i_70/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_70/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_70/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_70/I0 (LUT2)
     2: i_22/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_22/I1 (LUT4)
     4: i_70/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_70"
Found timing loop:
     0: i_72/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_72/I1 (LUT2)
     2: i_71/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_71/I1 (LUT2)
     4: i_33/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_33/I5 (LUT6)
     6: i_72/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_72"
Found timing loop:
     0: i_73/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_73/I1 (LUT2)
     2: i_34/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_34/I1 (LUT2)
     4: i_72/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_72/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_73"
Found timing loop:
     0: i_73/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_73/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_71/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_71/I0 (LUT2)
     2: i_29/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_29/I4 (LUT6)
     4: i_73/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_73/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_71"
Found timing loop:
     0: i_73/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_73/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_72/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_72/I0 (LUT2)
     2: i_32/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_32/I1 (LUT6)
     4: i_73/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_73/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_72"
Found timing loop:
     0: i_73/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_73/I0 (LUT2)
     2: i_31/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_31/I0 (LUT5)
     4: i_73/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_73"
Found timing loop:
     0: i_75/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_75/I1 (LUT2)
     2: i_74/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_74/I1 (LUT2)
     4: i_36/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_36/I2 (LUT3)
     6: i_75/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_75"
Found timing loop:
     0: i_76/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_76/I1 (LUT2)
     2: i_38/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_38/I1 (LUT2)
     4: i_75/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_75/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_76"
Found timing loop:
     0: i_76/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_76/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_74/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_74/I0 (LUT2)
     2: i_37/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_37/I2 (LUT4)
     4: i_76/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_76/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_74"
Found timing loop:
     0: i_76/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_76/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_75/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_75/I0 (LUT2)
     2: i_35/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_35/I1 (LUT4)
     4: i_76/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_76/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_75"
Found timing loop:
     0: i_76/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_76/I0 (LUT2)
     2: i_39/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_39/I0 (LUT3)
     4: i_76/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_76"
Found timing loop:
     0: i_78/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_78/I1 (LUT2)
     2: i_46/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_46/I1 (LUT2)
     4: i_77/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_77/I1 (LUT2)
     6: i_45/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     7: i_45/I3 (LUT5)
     8: i_78/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_78"
Found timing loop:
     0: i_77/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_77/I1 (LUT2)
     2: i_45/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_45/I3 (LUT5)
     4: i_78/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_78/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_77"
Found timing loop:
     0: i_45/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_45/I3 (LUT5)
     2: i_78/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_78/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I3 -to O i_45"
Found timing loop:
     0: i_78/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_78/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_78/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_78/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_77/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_77/I0 (LUT2)
     2: i_40/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_40/I1 (LUT4)
     4: i_78/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_78/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_77"
Found timing loop:
     0: i_78/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_78/I0 (LUT2)
     2: i_47/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_47/I0 (LUT3)
     4: i_78/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_78"
Found timing loop:
     0: i_80/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_80/I1 (LUT2)
     2: i_49/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_49/I1 (LUT2)
     4: i_79/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_79/I1 (LUT2)
     6: i_43/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     7: i_43/I2 (LUT3)
     8: i_80/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_80"
Found timing loop:
     0: i_79/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_79/I1 (LUT2)
     2: i_43/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_43/I2 (LUT3)
     4: i_80/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_80/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_79"
Found timing loop:
     0: i_79/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_79/I0 (LUT2)
     2: i_48/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_48/I1 (LUT2)
     4: i_82/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_82/I1 (LUT2)
     6: i_44/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     7: i_44/I3 (LUT4)
     8: i_79/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_79"
Found timing loop:
     0: i_82/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_82/I1 (LUT2)
     2: i_44/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_44/I3 (LUT4)
     4: i_79/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_79/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_82"
Found timing loop:
     0: i_80/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_80/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_80/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_80/I0 (LUT2)
     2: i_42/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_42/I0 (LUT6)
     4: i_80/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_80"
Found timing loop:
     0: i_171/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_171/I1 (LUT2)
     2: i_196/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
     3: i_196/I1 (LUT2)
     4: i_171/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_171"
Found timing loop:
     0: i_171/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_171/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_172/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_172/I1 (LUT2)
     2: i_151/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_151/I1 (LUT2)
     4: i_84/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_84/I1 (LUT2)
     6: i_171/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     7: i_171/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_172"
Found timing loop:
     0: i_172/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_172/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_151/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_151/I0 (LUT2)
     2: i_85/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_85/I1 (LUT2)
     4: i_172/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_172/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_151"
Found timing loop:
     0: i_152/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_152/I1 (LUT2)
     2: i_125/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_125/I1 (LUT2)
     4: i_153/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_153/I1 (LUT2)
     6: i_152/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_152"
Found timing loop:
     0: i_176/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_176/I1 (LUT2)
     2: i_124/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_124/I2 (LUT3)
     4: i_175/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_175/I0 (LUT2)
     6: i_152/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     7: i_152/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_176"
Found timing loop:
     0: i_153/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_153/I1 (LUT2)
     2: i_152/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_152/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_153"
Found timing loop:
     0: i_175/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_175/I0 (LUT2)
     2: i_152/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_152/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_175"
Found timing loop:
     0: i_176/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_176/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_176/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_176/I0 (LUT2)
     2: i_126/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_126/I0 (LUT4)
     4: i_176/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_176"
Found timing loop:
     0: i_177/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_177/I1 (LUT2)
     2: i_154/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_154/I1 (LUT2)
     4: i_89/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_89/I2 (LUT3)
     6: i_177/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_177"
Found timing loop:
     0: i_178/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_178/I1 (LUT2)
     2: i_127/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_127/I1 (LUT2)
     4: i_177/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_178"
Found timing loop:
     0: i_178/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_178/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_154/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_154/I0 (LUT2)
     2: i_90/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_90/I2 (LUT4)
     4: i_178/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_178/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_154"
Found timing loop:
     0: i_178/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_178/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_177/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_177/I0 (LUT2)
     2: i_88/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_88/I1 (LUT4)
     4: i_178/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_178/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_177"
Found timing loop:
     0: i_178/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_178/I0 (LUT2)
     2: i_128/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_128/I0 (LUT3)
     4: i_178/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_178"
Found timing loop:
     0: i_179/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_179/I1 (LUT2)
     2: i_155/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_155/I1 (LUT2)
     4: i_92/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_92/I2 (LUT3)
     6: i_179/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_179"
Found timing loop:
     0: i_180/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_180/I1 (LUT2)
     2: i_129/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_129/I1 (LUT2)
     4: i_179/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_179/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_180"
Found timing loop:
     0: i_180/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_180/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_155/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_155/I0 (LUT2)
     2: i_93/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_93/I2 (LUT4)
     4: i_180/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_180/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_155"
Found timing loop:
     0: i_180/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_180/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_179/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_179/I0 (LUT2)
     2: i_91/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_91/I1 (LUT4)
     4: i_180/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_180/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_179"
Found timing loop:
     0: i_180/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_180/I0 (LUT2)
     2: i_130/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_130/I0 (LUT3)
     4: i_180/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_180"
Found timing loop:
     0: i_181/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_181/I1 (LUT2)
     2: i_156/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_156/I1 (LUT2)
     4: i_95/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_95/I2 (LUT3)
     6: i_181/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_181"
Found timing loop:
     0: i_182/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_182/I1 (LUT2)
     2: i_131/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_131/I1 (LUT2)
     4: i_181/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_181/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_182"
Found timing loop:
     0: i_182/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_182/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_156/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_156/I0 (LUT2)
     2: i_96/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_96/I2 (LUT4)
     4: i_182/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_182/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_156"
Found timing loop:
     0: i_182/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_182/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Found timing loop:
     0: i_181/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_181/I0 (LUT2)
     2: i_94/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_94/I1 (LUT4)
     4: i_182/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_182/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_181"
Found timing loop:
     0: i_182/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_182/I0 (LUT2)
     2: i_132/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_132/I0 (LUT3)
     4: i_182/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I0 -to O i_182"
Found timing loop:
     0: i_183/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_183/I1 (LUT2)
     2: i_107/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_107/I0 (LUT2)
     4: i_157/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_157/I1 (LUT2)
     6: i_97/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     7: i_97/I2 (LUT3)
     8: i_183/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
INFO: [Common 17-14] Message 'Synth 8-295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Inferred a: "set_disable_timing -from I1 -to O i_183"
Found timing loop:
     0: i_183/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_183/I0 (LUT2)
     2: i_97/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_97/I2 (LUT3)
     4: i_183/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O i_183"
Found timing loop:
     0: i_184/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_184/I0 (LUT2)
     2: i_134/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_134/I0 (LUT3)
     4: i_184/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O i_184"
Found timing loop:
     0: i_157/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_157/I0 (LUT2)
     2: i_98/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_98/I0 (LUT4)
     4: i_157/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O i_157"
Found timing loop:
     0: i_159/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_159/I1 (LUT2)
     2: i_158/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_158/I1 (LUT2)
     4: i_195/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
     5: i_195/I3 (LUT4)
     6: i_100/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     7: i_100/I4 (LUT5)
     8: i_159/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I1 -to O i_159"
Found timing loop:
     0: i_159/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_159/O (LUT2)
Found timing loop:
     0: i_185/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_185/I1 (LUT2)
     2: i_99/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_99/I3 (LUT4)
     4: i_159/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_159/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_185"
Found timing loop:
     0: i_158/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_158/I1 (LUT2)
     2: i_195/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
     3: i_195/I3 (LUT4)
     4: i_100/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_100/I4 (LUT5)
     6: i_159/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     7: i_159/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_158"
Found timing loop:
     0: i_100/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_100/I4 (LUT5)
     2: i_159/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_159/O (LUT2)
Inferred a: "set_disable_timing -from I4 -to O i_100"
Found timing loop:
     0: i_159/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_159/O (LUT2)
Found timing loop:
     0: i_159/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_159/I0 (LUT2)
     2: i_106/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_106/I1 (LUT4)
     4: i_159/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O i_159"
Found timing loop:
     0: i_186/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_186/I1 (LUT2)
     2: i_160/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_160/I1 (LUT2)
     4: i_105/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_105/I5 (LUT6)
     6: i_186/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I1 -to O i_186"
Found timing loop:
     0: i_187/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_187/I1 (LUT2)
     2: i_135/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_135/I1 (LUT2)
     4: i_186/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_186/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_187"
Found timing loop:
     0: i_187/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_187/O (LUT2)
Found timing loop:
     0: i_160/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_160/I0 (LUT2)
     2: i_101/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_101/I4 (LUT6)
     4: i_187/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_187/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O i_160"
Found timing loop:
     0: i_187/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_187/O (LUT2)
Found timing loop:
     0: i_186/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_186/I0 (LUT2)
     2: i_104/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_104/I1 (LUT6)
     4: i_187/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_187/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O i_186"
Found timing loop:
     0: i_187/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_187/I0 (LUT2)
     2: i_103/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_103/I0 (LUT5)
     4: i_187/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O i_187"
Found timing loop:
     0: i_188/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_188/I1 (LUT2)
     2: i_161/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_161/I1 (LUT2)
     4: i_109/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_109/I2 (LUT3)
     6: i_188/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I1 -to O i_188"
Found timing loop:
     0: i_189/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_189/I1 (LUT2)
     2: i_136/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_136/I1 (LUT2)
     4: i_188/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_188/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_189"
Found timing loop:
     0: i_189/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_189/O (LUT2)
Found timing loop:
     0: i_161/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_161/I0 (LUT2)
     2: i_110/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_110/I2 (LUT4)
     4: i_189/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_189/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O i_161"
Found timing loop:
     0: i_189/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_189/O (LUT2)
Found timing loop:
     0: i_188/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_188/I0 (LUT2)
     2: i_108/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_108/I1 (LUT4)
     4: i_189/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_189/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O i_188"
Found timing loop:
     0: i_189/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_189/I0 (LUT2)
     2: i_137/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_137/I0 (LUT3)
     4: i_189/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O i_189"
Found timing loop:
     0: i_190/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_190/I1 (LUT2)
     2: i_162/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_162/I1 (LUT2)
     4: i_112/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_112/I2 (LUT3)
     6: i_190/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I1 -to O i_190"
Found timing loop:
     0: i_191/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_191/I1 (LUT2)
     2: i_138/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_138/I1 (LUT2)
     4: i_190/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_190/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_191"
Found timing loop:
     0: i_191/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_191/O (LUT2)
Found timing loop:
     0: i_162/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_162/I0 (LUT2)
     2: i_113/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_113/I2 (LUT4)
     4: i_191/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_191/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O i_162"
Found timing loop:
     0: i_191/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_191/O (LUT2)
Found timing loop:
     0: i_190/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_190/I0 (LUT2)
     2: i_111/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_111/I1 (LUT4)
     4: i_191/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_191/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O i_190"
Found timing loop:
     0: i_191/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_191/I0 (LUT2)
     2: i_139/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_139/I0 (LUT3)
     4: i_191/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O i_191"
Found timing loop:
     0: i_192/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_192/I1 (LUT2)
     2: i_115/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_115/I2 (LUT3)
     4: i_163/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_163/I1 (LUT2)
     6: i_192/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I1 -to O i_192"
Found timing loop:
     0: i_193/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_193/I1 (LUT2)
     2: i_141/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_141/I0 (LUT2)
     4: i_192/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_192/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_193"
Found timing loop:
     0: i_115/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_115/I1 (LUT3)
     2: i_165/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_165/I1 (LUT2)
     4: i_115/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I1 -to O i_115"
Found timing loop:
     0: i_193/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_193/O (LUT2)
Found timing loop:
     0: i_118/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_118/I2 (LUT5)
     2: i_118/O (LUT5)
Inferred a: "set_disable_timing -from I2 -to O i_118"
Found timing loop:
     0: i_168/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_168/I1 (LUT2)
     2: i_117/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_117/I3 (LUT4)
     4: i_118/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_118/I1 (LUT5)
     6: i_168/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I1 -to O i_168"
Found timing loop:
     0: i_118/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_118/I1 (LUT5)
     2: i_168/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_168/I0 (LUT2)
     4: i_167/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_167/I1 (LUT2)
     6: i_197/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
     7: i_197/I1 (LUT2)
     8: i_169/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     9: i_169/I1 (LUT2)
    10: i_119/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
    11: i_119/I0 (LUT3)
    12: i_118/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I1 -to O i_118"
Found timing loop:
     0: i_197/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
     1: i_197/I1 (LUT2)
     2: i_169/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_169/I0 (LUT2)
     4: i_197/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
Inferred a: "set_disable_timing -from I1 -to O i_197"
Found timing loop:
     0: i_168/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_168/I0 (LUT2)
     2: i_167/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_167/I1 (LUT2)
     4: i_197/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/SX.vhf:1726]
     5: i_197/I0 (LUT2)
     6: i_166/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     7: i_166/I0 (LUT2)
     8: i_116/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     9: i_116/I0 (LUT2)
    10: i_168/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O i_168"
Found timing loop:
     0: i_194/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_194/I1 (LUT2)
     2: i_122/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_122/I2 (LUT3)
     4: i_194/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I1 -to O i_194"
Found timing loop:
     0: i_194/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_194/O (LUT2)
Found timing loop:
     0: i_173/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_173/I1 (LUT2)
     2: i_120/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_120/I1 (LUT2)
     4: i_194/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_194/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_173"
Found timing loop:
     0: i_174/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_174/I1 (LUT2)
     2: i_173/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_173/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_174"
Found timing loop:
     0: i_194/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_194/O (LUT2)
Found timing loop:
     0: i_173/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: i_173/I0 (LUT2)
     2: i_121/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: i_121/I2 (LUT3)
     4: i_194/O (LUT2)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: i_194/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O i_173"
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_169/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_133/O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 20403 ; free virtual = 24393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 20411 ; free virtual = 24401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 20411 ; free virtual = 24401
---------------------------------------------------------------------------------
Found timing loop:
     0: XLXI_1_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_1_i_4/I3 (LUT5)
     2: XLXI_1_i_4/O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O XLXI_1_i_4"
Found timing loop:
     0: XLXI_3_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_2/I3 (LUT5)
     2: XLXI_3_i_2/O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O XLXI_3_i_2"
Found timing loop:
     0: XLXI_1_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_1_i_4/I0 (LUT5)
     2: XLXI_3_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_3_i_2/I2 (LUT5)
     4: XLXI_1_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O XLXI_1_i_4"
Found timing loop:
     0: XLXI_1_i_3/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_1_i_3/I2 (LUT6)
     2: XLXI_1_i_3/O (LUT6)
Inferred a: "set_disable_timing -from I2 -to O XLXI_1_i_3"
Found timing loop:
     0: XLXI_1_i_7/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_1_i_7/I4 (LUT5)
     2: XLXI_1_i_11/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_1_i_11/I4 (LUT5)
     4: XLXI_1_i_7/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_1_i_7"
Found timing loop:
     0: XLXI_1_i_11/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_1_i_11/I4 (LUT5)
     2: XLXI_1_i_7/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_1_i_7/I2 (LUT5)
     4: XLXI_1_i_6/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: XLXI_1_i_6/I3 (LUT4)
     6: XLXI_1_i_11/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_1_i_11"
Found timing loop:
     0: XLXI_1_i_6/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_1_i_6/I3 (LUT4)
     2: XLXI_1_i_11/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_1_i_11/I1 (LUT5)
     4: XLXI_1_i_6/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_1_i_6"
Found timing loop:
     0: XLXI_1_i_11/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_1_i_11/I0 (LUT5)
     2: XLXI_1_i_11/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_1_i_11"
Found timing loop:
     0: XLXI_1_i_7/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_1_i_7/I0 (LUT5)
     2: XLXI_1_i_7/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_1_i_7"
Found timing loop:
     0: XLXI_5_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_5_i_3/I4 (LUT5)
     2: XLXI_5_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_5_i_4/I4 (LUT5)
     4: XLXI_5_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_5_i_3"
Found timing loop:
     0: XLXI_5_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_5_i_4/I4 (LUT5)
     2: XLXI_5_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_5_i_3/I2 (LUT5)
     4: XLXI_5_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: XLXI_5_i_2/I3 (LUT4)
     6: XLXI_5_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_5_i_4"
Found timing loop:
     0: XLXI_5_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_5_i_2/I3 (LUT4)
     2: XLXI_5_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_5_i_4/I1 (LUT5)
     4: XLXI_5_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_5_i_2"
Found timing loop:
     0: XLXI_5_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_5_i_4/I0 (LUT5)
     2: XLXI_5_i_4/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_5_i_4"
Found timing loop:
     0: XLXI_5_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_5_i_3/I0 (LUT5)
     2: XLXI_5_i_3/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_5_i_3"
Found timing loop:
     0: XLXI_6_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_4/I4 (LUT5)
     2: XLXI_6_i_4/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O XLXI_6_i_4"
Found timing loop:
     0: XLXI_6_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_4/I3 (LUT5)
     2: XLXI_6_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_6_i_2/I3 (LUT4)
     4: XLXI_6_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_6_i_4"
Found timing loop:
     0: XLXI_6_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_2/I3 (LUT4)
     2: XLXI_6_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_6_i_4/O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O XLXI_6_i_2"
Found timing loop:
     0: XLXI_6_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_4/I0 (LUT5)
     2: XLXI_6_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_6_i_3/I4 (LUT5)
     4: XLXI_6_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O XLXI_6_i_4"
Found timing loop:
     0: XLXI_6_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_3/I4 (LUT5)
     2: XLXI_6_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_6_i_4/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O XLXI_6_i_3"
Found timing loop:
     0: XLXI_8_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_8_i_2/I3 (LUT5)
     2: XLXI_8_i_2/O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O XLXI_8_i_2"
Found timing loop:
     0: XLXI_8_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_8_i_2/I0 (LUT5)
     2: XLXI_8_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_8_i_3/I3 (LUT5)
     4: XLXI_8_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O XLXI_8_i_2"
Found timing loop:
     0: XLXI_8_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_8_i_3/I3 (LUT5)
     2: XLXI_8_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_8_i_2/O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O XLXI_8_i_3"
Found timing loop:
     0: XLXI_9_i_2/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_9_i_2/I2 (LUT6)
     2: XLXI_9_i_2/O (LUT6)
Inferred a: "set_disable_timing -from I2 -to O XLXI_9_i_2"
Found timing loop:
     0: XLXI_10_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_10_i_3/I4 (LUT5)
     2: XLXI_10_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_10_i_4/I4 (LUT5)
     4: XLXI_10_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_10_i_3"
Found timing loop:
     0: XLXI_10_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_10_i_4/I4 (LUT5)
     2: XLXI_10_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_10_i_3/I2 (LUT5)
     4: XLXI_10_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: XLXI_10_i_2/I3 (LUT4)
     6: XLXI_10_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_10_i_4"
Found timing loop:
     0: XLXI_10_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_10_i_2/I3 (LUT4)
     2: XLXI_10_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_10_i_4/I1 (LUT5)
     4: XLXI_10_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_10_i_2"
Found timing loop:
     0: XLXI_10_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_10_i_4/I0 (LUT5)
     2: XLXI_10_i_4/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_10_i_4"
Found timing loop:
     0: XLXI_10_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_10_i_3/I0 (LUT5)
     2: XLXI_10_i_3/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_10_i_3"
Found timing loop:
     0: XLXI_11_i_3__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_3__0/I4 (LUT5)
     2: XLXI_11_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_11_i_4/I4 (LUT5)
     4: XLXI_11_i_3__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_11_i_3__0"
Found timing loop:
     0: XLXI_11_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_4/I4 (LUT5)
     2: XLXI_11_i_3__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_11_i_3__0/I2 (LUT5)
     4: XLXI_11_i_3__0/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O XLXI_11_i_4"
Found timing loop:
     0: XLXI_11_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_2/I3 (LUT4)
     2: XLXI_11_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_11_i_4/I1 (LUT5)
     4: XLXI_11_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_11_i_2"
Found timing loop:
     0: XLXI_11_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_4/I0 (LUT5)
     2: XLXI_11_i_4/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_11_i_4"
Found timing loop:
     0: XLXI_11_i_3__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_3__0/I2 (LUT5)
     2: XLXI_11_i_3__0/O (LUT5)
Inferred a: "set_disable_timing -from I2 -to O XLXI_11_i_3__0"
Found timing loop:
     0: XLXI_14_i_4/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_14_i_4/I2 (LUT3)
     2: XLXI_14_i_5/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_14_i_5/I3 (LUT6)
     4: XLXI_14_i_4/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I2 -to O XLXI_14_i_4"
Found timing loop:
     0: XLXI_14_i_4/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_14_i_4/I1 (LUT3)
     2: XLXI_14_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_14_i_2/I4 (LUT5)
     4: XLXI_14_i_4/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I1 -to O XLXI_14_i_4"
Found timing loop:
     0: XLXI_14_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_14_i_2/I4 (LUT5)
     2: XLXI_14_i_4/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_14_i_4/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O XLXI_14_i_2"
Found timing loop:
     0: XLXI_14_i_3/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_14_i_3/I3 (LUT6)
     2: XLXI_14_i_4/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_14_i_4/O (LUT3)
Inferred a: "set_disable_timing -from I3 -to O XLXI_14_i_3"
Found timing loop:
     0: XLXI_14_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_14_i_2/I3 (LUT5)
     2: XLXI_14_i_2/O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O XLXI_14_i_2"
Found timing loop:
     0: XLXI_14_i_1/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_14_i_1/I4 (LUT5)
     2: XLXI_14_i_3/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_14_i_3/O (LUT6)
Inferred a: "set_disable_timing -from I4 -to O XLXI_14_i_1"
Found timing loop:
     0: XLXI_3_i_4/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_4/I2 (LUT4)
     2: XLXI_3_i_5/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_3_i_5/I3 (LUT4)
     4: XLXI_3_i_4/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I2 -to O XLXI_3_i_4"
Found timing loop:
     0: XLXI_3_i_5/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_5/I3 (LUT4)
     2: XLXI_3_i_4/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_3_i_4/I1 (LUT4)
     4: XLXI_3_i_4/O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O XLXI_3_i_5"
Found timing loop:
     0: XLXI_3_i_4/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_4/I1 (LUT4)
     2: XLXI_3_i_4/O (LUT4)
Inferred a: "set_disable_timing -from I1 -to O XLXI_3_i_4"
Found timing loop:
     0: XLXI_2_i_6/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_2_i_6/I3 (LUT6)
     2: XLXI_3_i_2__1/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_3_i_2__1/I5 (LUT6)
     4: XLXI_2_i_3/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: XLXI_2_i_3/I5 (LUT6)
     6: XLXI_2_i_6/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_2_i_6"
Found timing loop:
     0: XLXI_3_i_2__1/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_2__1/I5 (LUT6)
     2: XLXI_2_i_3/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_2_i_3/I5 (LUT6)
     4: XLXI_2_i_6/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: XLXI_2_i_6/I2 (LUT6)
     6: XLXI_2_i_3/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I5 -to O XLXI_3_i_2__1"
Found timing loop:
     0: XLXI_2_i_3/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_2_i_3/I5 (LUT6)
     2: XLXI_2_i_6/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_2_i_6/I2 (LUT6)
     4: XLXI_2_i_3/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I5 -to O XLXI_2_i_3"
Found timing loop:
     0: XLXI_3_i_2__1/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_2__1/I2 (LUT6)
     2: XLXI_3_i_2__1/O (LUT6)
Inferred a: "set_disable_timing -from I2 -to O XLXI_3_i_2__1"
Found timing loop:
     0: XLXI_2_i_6/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_2_i_6/I0 (LUT6)
     2: XLXI_2_i_6/O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O XLXI_2_i_6"
Found timing loop:
     0: XLXI_2_i_6/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_2_i_6/O (LUT6)
Found timing loop:
     0: XLXI_2_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_2_i_4/I4 (LUT5)
     2: XLXI_2_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_2_i_5/I4 (LUT5)
     4: XLXI_2_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_2_i_4"
Found timing loop:
     0: XLXI_2_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_2_i_5/I4 (LUT5)
     2: XLXI_2_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_2_i_4/I2 (LUT5)
     4: XLXI_2_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: XLXI_2_i_2/I3 (LUT4)
     6: XLXI_2_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_2_i_5"
Found timing loop:
     0: XLXI_2_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_2_i_2/I3 (LUT4)
     2: XLXI_2_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_2_i_5/I1 (LUT5)
     4: XLXI_2_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_2_i_2"
Found timing loop:
     0: XLXI_2_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_2_i_5/I0 (LUT5)
     2: XLXI_2_i_5/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_2_i_5"
Found timing loop:
     0: XLXI_2_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_2_i_4/I0 (LUT5)
     2: XLXI_2_i_4/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_2_i_4"
Found timing loop:
     0: XLXI_4_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_4_i_3/I4 (LUT5)
     2: XLXI_4_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_4_i_4/I4 (LUT5)
     4: XLXI_4_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_4_i_3"
Found timing loop:
     0: XLXI_4_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_4_i_4/I4 (LUT5)
     2: XLXI_4_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_4_i_3/I2 (LUT5)
     4: XLXI_4_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: XLXI_4_i_2/I3 (LUT4)
     6: XLXI_4_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_4_i_4"
Found timing loop:
     0: XLXI_4_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_4_i_2/I3 (LUT4)
     2: XLXI_4_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_4_i_4/I1 (LUT5)
     4: XLXI_4_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_4_i_2"
Found timing loop:
     0: XLXI_4_i_4/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_4_i_4/I0 (LUT5)
     2: XLXI_4_i_4/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_4_i_4"
Found timing loop:
     0: XLXI_4_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_4_i_3/I0 (LUT5)
     2: XLXI_4_i_3/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_4_i_3"
Found timing loop:
     0: XLXI_6_i_3__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_3__0/I4 (LUT5)
     2: XLXI_6_i_6/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_6_i_6/I4 (LUT5)
     4: XLXI_6_i_3__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_6_i_3__0"
Found timing loop:
     0: XLXI_6_i_6/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_6/I4 (LUT5)
     2: XLXI_6_i_3__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_6_i_3__0/I2 (LUT5)
     4: XLXI_17_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: XLXI_17_i_2/I3 (LUT4)
     6: XLXI_6_i_6/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_6_i_6"
Found timing loop:
     0: XLXI_17_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_17_i_2/I3 (LUT4)
     2: XLXI_6_i_6/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_6_i_6/I1 (LUT5)
     4: XLXI_17_i_2/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_17_i_2"
Found timing loop:
     0: XLXI_6_i_6/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_6/I0 (LUT5)
     2: XLXI_6_i_6/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_6_i_6"
Found timing loop:
     0: XLXI_6_i_3__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_3__0/I0 (LUT5)
     2: XLXI_6_i_3__0/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_6_i_3__0"
Found timing loop:
     0: XLXI_6_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_5/I4 (LUT5)
     2: XLXI_6_i_5/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O XLXI_6_i_5"
Found timing loop:
     0: XLXI_6_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_5/I3 (LUT5)
     2: XLXI_6_i_2__0/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_6_i_2__0/I3 (LUT4)
     4: XLXI_6_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_6_i_5"
Found timing loop:
     0: XLXI_6_i_2__0/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_2__0/I3 (LUT4)
     2: XLXI_6_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_6_i_5/O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O XLXI_6_i_2__0"
Found timing loop:
     0: XLXI_6_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_5/I0 (LUT5)
     2: XLXI_6_i_4__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_6_i_4__0/I4 (LUT5)
     4: XLXI_6_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O XLXI_6_i_5"
Found timing loop:
     0: XLXI_6_i_4__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_6_i_4__0/I4 (LUT5)
     2: XLXI_6_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_6_i_5/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O XLXI_6_i_4__0"
Found timing loop:
     0: XLXI_11_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_3/I4 (LUT5)
     2: XLXI_11_i_6/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_11_i_6/I4 (LUT5)
     4: XLXI_11_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_11_i_3"
Found timing loop:
     0: XLXI_11_i_6/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_6/I4 (LUT5)
     2: XLXI_11_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_11_i_3/I2 (LUT5)
     4: XLXI_16_i_3/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: XLXI_16_i_3/I3 (LUT4)
     6: XLXI_11_i_6/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_11_i_6"
Found timing loop:
     0: XLXI_16_i_3/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_16_i_3/I3 (LUT4)
     2: XLXI_11_i_6/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_11_i_6/I1 (LUT5)
     4: XLXI_16_i_3/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_16_i_3"
Found timing loop:
     0: XLXI_11_i_6/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_6/I0 (LUT5)
     2: XLXI_11_i_6/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_11_i_6"
Found timing loop:
     0: XLXI_11_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_3/I0 (LUT5)
     2: XLXI_11_i_3/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_11_i_3"
Found timing loop:
     0: XLXI_11_i_4__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_4__0/I4 (LUT5)
     2: XLXI_11_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_11_i_5/I4 (LUT5)
     4: XLXI_11_i_4__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_11_i_4__0"
Found timing loop:
     0: XLXI_11_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_5/I4 (LUT5)
     2: XLXI_11_i_4__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_11_i_4__0/I2 (LUT5)
     4: XLXI_11_i_2__0/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     5: XLXI_11_i_2__0/I3 (LUT4)
     6: XLXI_11_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_11_i_5"
Found timing loop:
     0: XLXI_11_i_2__0/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_2__0/I3 (LUT4)
     2: XLXI_11_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_11_i_5/I1 (LUT5)
     4: XLXI_11_i_2__0/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_11_i_2__0"
Found timing loop:
     0: XLXI_11_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_5/I0 (LUT5)
     2: XLXI_11_i_5/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_11_i_5"
Found timing loop:
     0: XLXI_11_i_4__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_11_i_4__0/I0 (LUT5)
     2: XLXI_11_i_4__0/O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O XLXI_11_i_4__0"
Found timing loop:
     0: XLXI_3_i_2__0/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_2__0/I2 (LUT3)
     2: XLXI_3_i_3__0/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_3_i_3__0/I3 (LUT4)
     4: XLXI_3_i_2__0/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I2 -to O XLXI_3_i_2__0"
Found timing loop:
     0: XLXI_3_i_1__1/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_1__1/I3 (LUT4)
     2: XLXI_3_i_1__1/O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O XLXI_3_i_1__1"
Found timing loop:
     0: XLXI_3_i_3__0/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_3__0/I3 (LUT4)
     2: XLXI_3_i_2__0/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_3_i_2__0/I1 (LUT3)
     4: XLXI_3_i_2__0/O (LUT3)
Inferred a: "set_disable_timing -from I3 -to O XLXI_3_i_3__0"
Found timing loop:
     0: XLXI_3_i_2__0/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_2__0/I1 (LUT3)
     2: XLXI_3_i_2__0/O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O XLXI_3_i_2__0"
Found timing loop:
     0: XLXI_3_i_3__0/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_3__0/I1 (LUT4)
     2: XLXI_3_i_3__0/O (LUT4)
Inferred a: "set_disable_timing -from I1 -to O XLXI_3_i_3__0"
Found timing loop:
     0: XLXI_3_i_2__0/O (LUT3)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_3_i_2__0/O (LUT3)
Found timing loop:
     0: XLXI_8_i_3__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_8_i_3__0/I4 (LUT5)
     2: XLXI_8_i_3__0/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O XLXI_8_i_3__0"
Found timing loop:
     0: XLXI_8_i_2__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_8_i_2__0/I4 (LUT5)
     2: XLXI_8_i_3__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_8_i_3__0/I1 (LUT5)
     4: XLXI_8_i_2__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_8_i_2__0"
Found timing loop:
     0: XLXI_8_i_2__0/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_8_i_2__0/I1 (LUT5)
     2: XLXI_8_i_2__0/O (LUT5)
Inferred a: "set_disable_timing -from I1 -to O XLXI_8_i_2__0"
Found timing loop:
     0: XLXI_9_i_2__0/O (LUT6)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_9_i_2__0/I2 (LUT6)
     2: XLXI_9_i_2__0/O (LUT6)
Inferred a: "set_disable_timing -from I2 -to O XLXI_9_i_2__0"
Found timing loop:
     0: XLXI_16_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_16_i_2/I4 (LUT5)
     2: XLXI_16_i_2/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O XLXI_16_i_2"
Found timing loop:
     0: XLXI_16_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_16_i_5/I4 (LUT5)
     2: XLXI_16_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_16_i_2/I2 (LUT5)
     4: XLXI_16_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I4 -to O XLXI_16_i_5"
Found timing loop:
     0: XLXI_16_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_16_i_5/I2 (LUT5)
     2: XLXI_16_i_5/O (LUT5)
Inferred a: "set_disable_timing -from I2 -to O XLXI_16_i_5"
Found timing loop:
     0: XLXI_16_i_4/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_16_i_4/I3 (LUT4)
     2: XLXI_16_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_16_i_5/I0 (LUT5)
     4: XLXI_16_i_4/O (LUT4)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_16_i_4"
Found timing loop:
     0: XLXI_16_i_5/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_16_i_5/O (LUT5)
Found timing loop:
     0: XLXI_19_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_19_i_3/I4 (LUT5)
     2: XLXI_19_i_3/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O XLXI_19_i_3"
Found timing loop:
     0: XLXI_19_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_19_i_3/I3 (LUT5)
     2: XLXI_19_i_1/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_19_i_1/I4 (LUT5)
     4: XLXI_19_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I3 -to O XLXI_19_i_3"
Found timing loop:
     0: XLXI_19_i_1/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_19_i_1/I4 (LUT5)
     2: XLXI_19_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_19_i_3/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O XLXI_19_i_1"
Found timing loop:
     0: XLXI_19_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_19_i_3/I0 (LUT5)
     2: XLXI_19_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_19_i_2/I4 (LUT5)
     4: XLXI_19_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
Inferred a: "set_disable_timing -from I0 -to O XLXI_19_i_3"
Found timing loop:
     0: XLXI_19_i_1/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_19_i_1/I3 (LUT5)
     2: XLXI_19_i_1/O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O XLXI_19_i_1"
Found timing loop:
     0: XLXI_19_i_2/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     1: XLXI_19_i_2/I4 (LUT5)
     2: XLXI_19_i_3/O (LUT5)
      [/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.srcs/sources_1/imports/VGA_1024X768/DFF_AK_MAE.vhd:48]
     3: XLXI_19_i_3/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O XLXI_19_i_2"
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 20411 ; free virtual = 24401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 20411 ; free virtual = 24401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 20411 ; free virtual = 24401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 20411 ; free virtual = 24401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |AND2  |     8|
|2     |AND3  |     4|
|3     |AND5  |    16|
|4     |INV   |    21|
|5     |LUT2  |     7|
|6     |LUT3  |    13|
|7     |LUT4  |    17|
|8     |LUT5  |    38|
|9     |LUT6  |    20|
|10    |NAND2 |     2|
|11    |NOR2  |     4|
|12    |NOR4  |     4|
|13    |XOR2  |     1|
|14    |IBUF  |     4|
|15    |OBUF  |     5|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2322.867 ; gain = 30.043 ; free physical = 20411 ; free virtual = 24401
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 245 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:16 ; elapsed = 00:03:19 . Memory (MB): peak = 2322.867 ; gain = 0.000 ; free physical = 20463 ; free virtual = 24453
Synthesis Optimization Complete : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2322.875 ; gain = 30.043 ; free physical = 20463 ; free virtual = 24453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2322.875 ; gain = 0.000 ; free physical = 20464 ; free virtual = 24454
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2322.875 ; gain = 0.000 ; free physical = 20522 ; free virtual = 24512
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND5 => LUT5: 16 instances
  INV => LUT1: 21 instances
  NAND2 => LUT2: 2 instances
  NOR2 => LUT2: 4 instances
  NOR4 => LUT4: 4 instances
  XOR2 => LUT2: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 76 Warnings, 157 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:27 ; elapsed = 00:03:26 . Memory (MB): peak = 2322.875 ; gain = 30.051 ; free physical = 20601 ; free virtual = 24591
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/gerojohn/Desktop/FPGA/VGA_1024X768_Vivado_Project/VGA_1024X768_Vivado_Project.runs/synth_1/SX.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SX_utilization_synth.rpt -pb SX_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 26 18:53:12 2025...
