Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Aug  2 13:32:44 2019
| Host         : travis-job-3f1c6619-3946-4fd9-b08d-ec63418517f3 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   254 |
| Unused register locations in slices containing registers |   494 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             234 |          126 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |            1175 |          399 |
| Yes          | No                    | No                     |            1428 |          503 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2341 |          714 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                           Enable Signal                                          |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | netsoc_sdram_tfawcon_ready_reg018_in                                                             | netsoc_sdram_tfawcon_ready_i_1_n_0                                             |                1 |              1 |
|  sys_clk     | spiflash_i_i_1_n_0                                                                               | sys_rst                                                                        |                1 |              1 |
|  sys_clk     |                                                                                                  | netsoc_sdram_tccdcon_ready_i_1_n_0                                             |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                                | sys_rst                                                                        |                1 |              1 |
|  clk200_clk  |                                                                                                  |                                                                                |                1 |              1 |
|  eth_tx_clk  |                                                                                                  | reset0                                                                         |                1 |              2 |
|  eth_rx_clk  |                                                                                                  | reset0                                                                         |                1 |              2 |
|  sys_clk     |                                                                                                  | xilinxasyncresetsynchronizerimpl0                                              |                1 |              2 |
|  clk200_clk  |                                                                                                  | xilinxasyncresetsynchronizerimpl0                                              |                1 |              2 |
|  sys_clk     | VexRiscv/_zz_212_                                                                                | VexRiscv/dataCache_1_/loader_counter_value_reg[2]_0                            |                1 |              3 |
|  sys_clk     | bankmachine5_next_state                                                                          | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | bankmachine1_next_state                                                                          | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | netsoc_sdram_time1[3]_i_1_n_0                                                                    | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | netsoc_uart_phy_sink_ready1401_out                                                               | netsoc_uart_phy_tx_bitcount[3]_i_1_n_0                                         |                1 |              4 |
|  sys_clk     | leds_storage_full[3]_i_1_n_0                                                                     | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                                        |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | eventmanager_storage_full[3]_i_1_n_0                                                             | sys_rst                                                                        |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | bankmachine2_next_state                                                                          | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | bankmachine7_next_state                                                                          | sys_rst                                                                        |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/stageA_request_amoCtrl_swap_reg_0                                          | VexRiscv/dataCache_1_/stageA_request_size[0]_i_1_n_0                           |                1 |              4 |
|  sys_clk     | multiplexer_next_state                                                                           | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | netsoc_uart_tx_fifo_syncfifo_re                                                                  | sys_rst                                                                        |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mstatus_MIE_reg[0]                                               | VexRiscv/dataCache_1_/loader_counter_value_reg[2]_0                            |                2 |              4 |
|  sys_clk     | VexRiscv/CsrPlugin_mcause_exceptionCode[3]_i_1_n_0                                               |                                                                                |                1 |              4 |
|  sys_clk     | bankmachine6_next_state                                                                          | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | netsoc_uart_tx_fifo_wrport_we                                                                    | sys_rst                                                                        |                1 |              4 |
|  sys_clk     | netsoc_uart_rx_fifo_syncfifo_re                                                                  | sys_rst                                                                        |                1 |              4 |
|  sys_clk     | spiflash_bitbang_storage_full[3]_i_1_n_0                                                         | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | netsoc_uart_phy_rx_bitcount                                                                      | netsoc_uart_phy_rx_bitcount[3]_i_1_n_0                                         |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | netsoc_uart_rx_fifo_wrport_we                                                                    | sys_rst                                                                        |                1 |              4 |
|  sys_clk     | bankmachine4_next_state                                                                          | sys_rst                                                                        |                3 |              4 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface0_bank_bus_dat_r[3]_i_1_n_0                       |                2 |              4 |
|  eth_rx_clk  | liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0                               | liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0             |                1 |              4 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface8_bank_bus_dat_r[3]_i_1_n_0                       |                1 |              4 |
|  eth_tx_clk  | liteethmacgap_state                                                                              | p_92_in                                                                        |                1 |              4 |
|  clk200_clk  | reset_counter[3]_i_1_n_0                                                                         | clk200_rst                                                                     |                1 |              4 |
|  sys_clk     | bankmachine0_next_state                                                                          | sys_rst                                                                        |                3 |              4 |
|  eth_rx_clk  | liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0                               | liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0             |                1 |              4 |
|  sys_clk     | bankmachine3_next_state                                                                          | sys_rst                                                                        |                2 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/p_2_in27_out                                                               |                                                                                |                3 |              5 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface3_bank_bus_dat_r[4]_i_1_n_0                       |                1 |              5 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_scause_interrupt_reg[0]                                          |                                                                                |                3 |              5 |
|  sys_clk     | netsoc_sdram_storage_full[3]_i_1_n_0                                                             | sys_rst                                                                        |                2 |              5 |
|  sys_clk     | netsoc_uart_rx_fifo_level0[4]_i_1_n_0                                                            | sys_rst                                                                        |                2 |              5 |
|  sys_clk     | netsoc_uart_tx_fifo_level0[4]_i_1_n_0                                                            | sys_rst                                                                        |                2 |              5 |
|  sys_clk     | netsoc_csrbankarray_csrbank3_half_sys8x_taps0_re                                                 | sys_rst                                                                        |                2 |              5 |
|  sys_clk     | netsoc_sdram_time0[4]_i_1_n_0                                                                    | sys_rst                                                                        |                2 |              5 |
|  sys_clk     | netsoc_sdram_phaseinjector2_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                        |                1 |              6 |
|  sys_clk     | netsoc_sdram_phaseinjector0_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                        |                2 |              6 |
|  sys_clk     | netsoc_csrbankarray_csrbank7_dfii_pi2_command0_re                                                | sys_rst                                                                        |                2 |              6 |
|  sys_clk     | netsoc_csrbankarray_csrbank7_dfii_pi3_command0_re                                                | sys_rst                                                                        |                2 |              6 |
|  sys_clk     |                                                                                                  | VexRiscv/dataCache_1_/SR[0]                                                    |                2 |              6 |
|  sys_clk     | netsoc_sdram_phaseinjector1_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                        |                2 |              6 |
|  sys_clk     |                                                                                                  | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_mul_counter_value_reg[5][0] |                2 |              6 |
|  sys_clk     | netsoc_sdram_generator_counter                                                                   | sys_rst                                                                        |                2 |              6 |
|  sys_clk     | netsoc_sdram_phaseinjector1_command_storage_full[5]_i_1_n_0                                      | sys_rst                                                                        |                2 |              6 |
|  sys_clk     | netsoc_sdram_phaseinjector3_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                        |                1 |              6 |
|  sys_clk     | netsoc_csrbankarray_csrbank7_dfii_pi0_command0_re                                                | sys_rst                                                                        |                4 |              6 |
|  sys_clk     | dna_cnt[6]_i_1_n_0                                                                               | sys_rst                                                                        |                3 |              7 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_2_n_0                                  | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_1_n_0                |                3 |              7 |
|  sys_clk     |                                                                                                  | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_decodeRemoved        |                3 |              8 |
|  sys_clk     | netsoc_timer0_load_storage_full[15]_i_1_n_0                                                      | sys_rst                                                                        |                1 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                             | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | netsoc_timer0_load_storage_full[31]_i_1_n_0                                                      | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                                          | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                        |                2 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface7_bank_bus_dat_r[7]_i_1_n_0                       |                6 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface4_bank_bus_dat_r[7]_i_1_n_0                       |                6 |              8 |
|  sys_clk     | netsoc_vexriscv_time_cmp_storage_full[7]_i_1_n_0                                                 | sys_rst                                                                        |                1 |              8 |
|  sys_clk     | netsoc_uart_tx_fifo_syncfifo_re                                                                  |                                                                                |                2 |              8 |
|  sys_clk     | netsoc_ctrl_storage_full[15]_i_1_n_0                                                             | sys_rst                                                                        |                2 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface10_bank_bus_dat_r[7]_i_1_n_0                      |                2 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface2_bank_bus_dat_r[7]_i_1_n_0                       |                5 |              8 |
|  sys_clk     | netsoc_uart_phy_tx_reg[7]_i_1_n_0                                                                | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | netsoc_uart_rx_fifo_syncfifo_re                                                                  |                                                                                |                2 |              8 |
|  sys_clk     |                                                                                                  | VexRiscv/MmuPlugin_ports_1_cache_3_valid                                       |                4 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | p_3_out[0]                                                                                       | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | spiflash_i                                                                                       | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | p_4_out[15]                                                                                      | sys_rst                                                                        |                1 |              8 |
|  sys_clk     | p_4_out[7]                                                                                       | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_uart_phy_source_payload_data[7]_i_1_n_0                                                   | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_ctrl_storage_full[23]_i_1_n_0                                                             | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_timer0_reload_storage_full[7]_i_1_n_0                                                     | sys_rst                                                                        |                3 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface6_bank_bus_dat_r[7]_i_1_n_0                       |                7 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                        |                5 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                        |                3 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface11_bank_bus_dat_r[7]_i_1_n_0                      |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface9_bank_bus_dat_r[7]_i_1_n_0                       |                6 |              8 |
|  sys_clk     | netsoc_vexriscv_time_cmp_storage_full[15]_i_1_n_0                                                | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_vexriscv_time_cmp_storage_full[63]_i_1_n_0                                                | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_ctrl_storage_full[7]_i_1_n_0                                                              | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | netsoc_uart_phy_rx_reg                                                                           | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | p_6_out[39]                                                                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | p_6_out[47]                                                                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | p_6_out[55]                                                                                      | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | p_4_out[31]                                                                                      | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | p_4_out[23]                                                                                      | sys_rst                                                                        |                1 |              8 |
|  sys_clk     | netsoc_vexriscv_time_cmp_storage_full[23]_i_1_n_0                                                | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_timer0_reload_storage_full[23]_i_1_n_0                                                    | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_timer0_load_storage_full[23]_i_1_n_0                                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | netsoc_ctrl_storage_full[31]_i_1_n_0                                                             | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | p_6_out[31]                                                                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                        |                2 |              8 |
|  sys_clk     | netsoc_timer0_reload_storage_full[31]_i_1_n_0                                                    | sys_rst                                                                        |                1 |              8 |
|  sys_clk     | netsoc_timer0_load_storage_full[7]_i_1_n_0                                                       | sys_rst                                                                        |                1 |              8 |
|  sys_clk     | netsoc_timer0_reload_storage_full[15]_i_1_n_0                                                    | sys_rst                                                                        |                3 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                        |                4 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                        |                4 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                        |                5 |              8 |
|  sys_clk     |                                                                                                  | netsoc_csrbankarray_interface1_bank_bus_dat_r[7]_i_1_n_0                       |                3 |              8 |
|  eth_rx_clk  |                                                                                                  | crc32_checker_syncfifo_level                                                   |                3 |              9 |
|  sys_clk     | reader_counter_ce                                                                                | reader_counter[10]_i_1_n_0                                                     |                2 |              9 |
|  sys_clk     | counter_ce                                                                                       | sys_rst                                                                        |                3 |              9 |
|  eth_rx_clk  | rx_converter_converter_source_payload_data[29]_i_1_n_0                                           | eth_rx_rst                                                                     |                3 |             10 |
|  eth_rx_clk  | rx_converter_converter_source_payload_data[19]_i_1_n_0                                           | eth_rx_rst                                                                     |                2 |             10 |
|  eth_rx_clk  | rx_converter_converter_source_payload_data[9]_i_1_n_0                                            | eth_rx_rst                                                                     |                2 |             10 |
|  eth_rx_clk  | rx_converter_converter_source_payload_data[39]_i_1_n_0                                           | eth_rx_rst                                                                     |                2 |             10 |
|  sys_clk     | netsoc_sdram_timer_count[9]_i_2_n_0                                                              | netsoc_sdram_timer_count[9]_i_1_n_0                                            |                3 |             10 |
|  sys_clk     | vccint_status                                                                                    | sys_rst                                                                        |                5 |             12 |
|  sys_clk     | temperature_status                                                                               | sys_rst                                                                        |                5 |             12 |
|  sys_clk     | vccaux_status                                                                                    | sys_rst                                                                        |                4 |             12 |
|  sys_clk     | vccbram_status                                                                                   | sys_rst                                                                        |                3 |             12 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_medeleg_IAM                                                      | VexRiscv/dataCache_1_/loader_counter_value_reg[2]_0                            |                2 |             12 |
|  sys_clk     | netsoc_sdram_bankmachine5_row                                                                    | sys_rst                                                                        |                4 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine1_row[13]_i_1_n_0                                                        | sys_rst                                                                        |                3 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine2_row                                                                    | sys_rst                                                                        |                4 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine0_row                                                                    | sys_rst                                                                        |                3 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine3_row                                                                    | sys_rst                                                                        |                4 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine4_row                                                                    | sys_rst                                                                        |                5 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine6_row                                                                    | sys_rst                                                                        |                4 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine7_row                                                                    | sys_rst                                                                        |                3 |             14 |
|  eth_tx_clk  | padding_inserter_counter_ce                                                                      | padding_inserter_counter[14]                                                   |                4 |             15 |
|  sys_clk     | netsoc_uart_rx_fifo_wrport_we                                                                    |                                                                                |                2 |             16 |
|  sys_clk     | netsoc_uart_tx_fifo_wrport_we                                                                    |                                                                                |                2 |             16 |
|  sys_clk     | storage_15_reg_0_1_0_5_i_1_n_0                                                                   |                                                                                |                2 |             16 |
|  eth_rx_clk  | crc32_checker_syncfifo_wrport_we                                                                 |                                                                                |                2 |             16 |
|  sys_clk     | eventsourceprocess2_trigger                                                                      | waittimer2_count[0]_i_1_n_0                                                    |                5 |             20 |
|  sys_clk     | eventsourceprocess1_trigger                                                                      | waittimer1_count[0]_i_1_n_0                                                    |                5 |             20 |
|  sys_clk     | sel                                                                                              | VexRiscv/IBusCachedPlugin_cache/netsoc_count_reg_0_sn_1                        |                5 |             20 |
|  sys_clk     | eventsourceprocess3_trigger                                                                      | waittimer3_count[0]_i_1_n_0                                                    |                5 |             20 |
|  sys_clk     | VexRiscv/dataCache_1_/p_103_in                                                                   |                                                                                |               11 |             20 |
|  sys_clk     | eventsourceprocess0_trigger                                                                      | waittimer0_count[0]_i_1_n_0                                                    |                5 |             20 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_satp_ppn_reg[19][0]                                              |                                                                                |                5 |             20 |
|  sys_clk     | VexRiscv/MmuPlugin_shared_vpn_0[9]_i_1_n_0                                                       |                                                                                |                4 |             21 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_3_virtualAddress_0_reg[9][0]                       | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_3_allowUser_reg                  |                9 |             22 |
|  eth_tx_clk  |                                                                                                  | eth_tx_rst                                                                     |               10 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                                       | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_0_allowUser_reg                  |                4 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                                       |                                                                                |                7 |             22 |
|  sys_clk     | spiflash_sr[31]_i_1_n_0                                                                          | sys_rst                                                                        |                9 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_2_virtualAddress_0                                 | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_2_allowUser_reg                  |                5 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_2_virtualAddress_0                                 |                                                                                |                7 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_2_valid58_out                                      |                                                                                |                7 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_1_virtualAddress_0                                 |                                                                                |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_1_virtualAddress_0                                 | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_1_allowUser_reg                  |                3 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_1_virtualAddress_0_reg[9][0]                       |                                                                                |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_3_virtualAddress_0                                 |                                                                                |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_0_virtualAddress_0_reg[9][0]                       |                                                                                |                7 |             22 |
|  eth_rx_clk  |                                                                                                  |                                                                                |                9 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_3_virtualAddress_0_reg[9][0]                       |                                                                                |                6 |             22 |
|  sys_clk     | netsoc_sdram_bankmachine6_cmd_buffer_pipe_ce                                                     | sys_rst                                                                        |                6 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine5_cmd_buffer_pipe_ce                                                     | sys_rst                                                                        |                8 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce                                                     | sys_rst                                                                        |                8 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine7_cmd_buffer_pipe_ce                                                     | sys_rst                                                                        |                5 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce                                                     | sys_rst                                                                        |                9 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine4_cmd_buffer_pipe_ce                                                     | sys_rst                                                                        |                8 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine0_cmd_buffer_pipe_ce                                                     | sys_rst                                                                        |                8 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce                                                     | sys_rst                                                                        |                8 |             23 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_3_virtualAddress_0                                 | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_3_allowUser_reg                  |                5 |             24 |
|  sys_clk     | netsoc_sdram_bandwidth_nreads                                                                    | netsoc_sdram_bandwidth_nwrites                                                 |                6 |             24 |
|  eth_rx_clk  |                                                                                                  | eth_rx_rst                                                                     |                9 |             24 |
|  sys_clk     | netsoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                                        | netsoc_sdram_bandwidth_nwrites                                                 |                6 |             24 |
|  sys_clk     | a7ddrphy_bitslip0_value                                                                          | a7ddrphy_bitslip7_value                                                        |               11 |             24 |
|  sys_clk     | a7ddrphy_bitslip8_value                                                                          | a7ddrphy_bitslip15_value                                                       |                8 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_2_valid58_out                                      | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_2_allowUser_reg                  |                5 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_1_virtualAddress_0_reg[9][0]                       | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_1_allowUser_reg                  |                7 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_0_virtualAddress_0_reg[9][0]                       | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_0_allowUser_reg                  |                5 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/p_2_in27_out                                                               | VexRiscv/dataCache_1_/loader_counter_value_reg[2]_0                            |                8 |             25 |
|  sys_clk     |                                                                                                  | VexRiscv/IBusCachedPlugin_cache/dBusWishbone_DAT_MISO_regNext_reg[0]           |               14 |             26 |
|  eth_tx_clk  |                                                                                                  |                                                                                |               12 |             27 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_228_1_out                                                    |                                                                                |                7 |             27 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_to_writeBack_PC_reg[31][0]                                          |                                                                                |                6 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2][0]                         |                                                                                |               13 |             30 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mtvec_base_reg[0][0]                                             |                                                                                |               12 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_input_ready                    |                                                                                |               13 |             30 |
|  sys_clk     |                                                                                                  | netsoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0                               |                8 |             31 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr             |                                                                                |               15 |             32 |
|  eth_tx_clk  | crc32_inserter_ce                                                                                | crc32_inserter_reg                                                             |               10 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]      |                                                                                |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]      |                                                                                |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]      |                                                                                |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]      |                                                                                |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]      |                                                                                |                4 |             32 |
|  sys_clk     | mem_5_reg_i_26_n_0                                                                               | writer_counter[0]_i_1_n_0                                                      |                8 |             32 |
|  eth_rx_clk  | crc32_checker_crc_ce                                                                             | crc32_checker_syncfifo_level                                                   |               13 |             32 |
|  sys_clk     |                                                                                                  | netsoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0                               |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_209__reg[0][0]                                                         | VexRiscv/dataCache_1_/loader_counter_value_reg[2]_0                            |               13 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_stvec_mode_reg[0][0]                                             |                                                                                |               10 |             32 |
|  sys_clk     | ps_preamble_error_o                                                                              | sys_rst                                                                        |                8 |             32 |
|  sys_clk     | writer_errors_status_next_value_ce                                                               | sys_rst                                                                        |                9 |             32 |
|  sys_clk     | ps_crc_error_o                                                                                   | sys_rst                                                                        |                8 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_mtval                                                                         |                                                                                |                9 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_stval_reg[0][0]                                                  |                                                                                |               12 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mepc_reg[0][0]                                                   |                                                                                |               21 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_rs2_reg[0][0]                                 |                                                                                |                8 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_accumulator[31]_i_1_n_0                                    | VexRiscv/dataCache_1_/stageA_request_amoCtrl_swap_reg_0                        |               10 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_207__reg[0][0]                                                         | VexRiscv/dataCache_1_/loader_counter_value_reg[2]_0                            |               12 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mscratch_reg[0][0]                                               |                                                                                |               14 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_sepc_reg[0][0]                                                   |                                                                                |               11 |             32 |
|  sys_clk     | netsoc_timer0_value_status[31]_i_1_n_0                                                           | sys_rst                                                                        |               11 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]      |                                                                                |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]      |                                                                                |                4 |             32 |
|  sys_clk     | netsoc_ctrl_bus_errors                                                                           | sys_rst                                                                        |                8 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_div_result[31]_i_1_n_0                                     |                                                                                |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]      |                                                                                |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_sscratch_reg[0][0]                                               |                                                                                |               10 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_rs1_reg[31][0]                                |                                                                                |                8 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_i_1_n_0                                    | VexRiscv/dataCache_1_/stageA_request_amoCtrl_swap_reg_0                        |                9 |             33 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_174__reg[0]_0[0]                                                       |                                                                                |               19 |             37 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_21_0                                                                   | VexRiscv/dataCache_1_/loader_counter_value_reg[2]_0                            |               20 |             42 |
|  sys_clk     | writer_fifo_wrport_we__0                                                                         |                                                                                |                6 |             48 |
|  sys_clk     | netsoc_sdram_bandwidth_period                                                                    | sys_rst                                                                        |                9 |             48 |
|  sys_clk     | netsoc_sdram_bandwidth_update_re                                                                 | sys_rst                                                                        |               10 |             48 |
|  sys_clk     |                                                                                                  | VexRiscv/dataCache_1_/loader_counter_value_reg[2]_0                            |               23 |             50 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_21_0                                                                   |                                                                                |               24 |             56 |
|  sys_clk     | dna_status                                                                                       | sys_rst                                                                        |               14 |             57 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready                            |                                                                                |               20 |             68 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_122__reg[2][0]                                               |                                                                                |               22 |             68 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/p_140_in                                                         |                                                                                |               31 |             87 |
|  sys_clk     | netsoc_vexriscv_time_cmp[63]_i_1_n_0                                                             | sys_rst                                                                        |               28 |            128 |
|  sys_clk     | netsoc_sdram_inti_p0_rddata_valid                                                                | sys_rst                                                                        |               53 |            128 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_dBusAccess_cmd_ready0                                            |                                                                                |               58 |            156 |
|  sys_clk     |                                                                                                  |                                                                                |              105 |            186 |
|  sys_clk     | VexRiscv/dataCache_1_/stageA_request_amoCtrl_swap_reg_0                                          |                                                                                |               69 |            190 |
|  sys_clk     |                                                                                                  | sys_rst                                                                        |              271 |            875 |
+--------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     4 |
| 3      |                     1 |
| 4      |                    36 |
| 5      |                     8 |
| 6      |                    11 |
| 7      |                     2 |
| 8      |                    63 |
| 9      |                     3 |
| 10     |                     5 |
| 12     |                     5 |
| 14     |                     8 |
| 15     |                     1 |
| 16+    |                   102 |
+--------+-----------------------+


