

================================================================
== Vitis HLS Report for 'simple_pipeline_ip'
================================================================
* Date:           Thu Jul 28 14:55:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        simple_pipeline_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  11.026 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%nbi_1_loc = alloca i64 1"   --->   Operation 6 'alloca' 'nbi_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reg_file_loc = alloca i64 1"   --->   Operation 7 'alloca' 'reg_file_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reg_file_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'reg_file_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg_file_2_loc = alloca i64 1"   --->   Operation 9 'alloca' 'reg_file_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reg_file_3_loc = alloca i64 1"   --->   Operation 10 'alloca' 'reg_file_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_file_4_loc = alloca i64 1"   --->   Operation 11 'alloca' 'reg_file_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_file_5_loc = alloca i64 1"   --->   Operation 12 'alloca' 'reg_file_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_file_6_loc = alloca i64 1"   --->   Operation 13 'alloca' 'reg_file_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_file_7_loc = alloca i64 1"   --->   Operation 14 'alloca' 'reg_file_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_file_8_loc = alloca i64 1"   --->   Operation 15 'alloca' 'reg_file_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reg_file_9_loc = alloca i64 1"   --->   Operation 16 'alloca' 'reg_file_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reg_file_10_loc = alloca i64 1"   --->   Operation 17 'alloca' 'reg_file_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reg_file_11_loc = alloca i64 1"   --->   Operation 18 'alloca' 'reg_file_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_file_12_loc = alloca i64 1"   --->   Operation 19 'alloca' 'reg_file_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_file_13_loc = alloca i64 1"   --->   Operation 20 'alloca' 'reg_file_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_14_loc = alloca i64 1"   --->   Operation 21 'alloca' 'reg_file_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_file_15_loc = alloca i64 1"   --->   Operation 22 'alloca' 'reg_file_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_16_loc = alloca i64 1"   --->   Operation 23 'alloca' 'reg_file_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reg_file_17_loc = alloca i64 1"   --->   Operation 24 'alloca' 'reg_file_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_file_18_loc = alloca i64 1"   --->   Operation 25 'alloca' 'reg_file_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_file_19_loc = alloca i64 1"   --->   Operation 26 'alloca' 'reg_file_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reg_file_20_loc = alloca i64 1"   --->   Operation 27 'alloca' 'reg_file_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reg_file_21_loc = alloca i64 1"   --->   Operation 28 'alloca' 'reg_file_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_22_loc = alloca i64 1"   --->   Operation 29 'alloca' 'reg_file_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reg_file_23_loc = alloca i64 1"   --->   Operation 30 'alloca' 'reg_file_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reg_file_24_loc = alloca i64 1"   --->   Operation 31 'alloca' 'reg_file_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reg_file_25_loc = alloca i64 1"   --->   Operation 32 'alloca' 'reg_file_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_26_loc = alloca i64 1"   --->   Operation 33 'alloca' 'reg_file_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_27_loc = alloca i64 1"   --->   Operation 34 'alloca' 'reg_file_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_28_loc = alloca i64 1"   --->   Operation 35 'alloca' 'reg_file_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_file_29_loc = alloca i64 1"   --->   Operation 36 'alloca' 'reg_file_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_30_loc = alloca i64 1"   --->   Operation 37 'alloca' 'reg_file_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_31_loc = alloca i64 1"   --->   Operation 38 'alloca' 'reg_file_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln0 = call void @simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1, i32 %reg_file_31_loc, i32 %reg_file_30_loc, i32 %reg_file_29_loc, i32 %reg_file_28_loc, i32 %reg_file_27_loc, i32 %reg_file_26_loc, i32 %reg_file_25_loc, i32 %reg_file_24_loc, i32 %reg_file_23_loc, i32 %reg_file_22_loc, i32 %reg_file_21_loc, i32 %reg_file_20_loc, i32 %reg_file_19_loc, i32 %reg_file_18_loc, i32 %reg_file_17_loc, i32 %reg_file_16_loc, i32 %reg_file_15_loc, i32 %reg_file_14_loc, i32 %reg_file_13_loc, i32 %reg_file_12_loc, i32 %reg_file_11_loc, i32 %reg_file_10_loc, i32 %reg_file_9_loc, i32 %reg_file_8_loc, i32 %reg_file_7_loc, i32 %reg_file_6_loc, i32 %reg_file_5_loc, i32 %reg_file_4_loc, i32 %reg_file_3_loc, i32 %reg_file_2_loc, i32 %reg_file_1_loc, i32 %reg_file_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 40 [1/1] (1.00ns)   --->   "%start_pc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %start_pc"   --->   Operation 40 'read' 'start_pc_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 41 [1/2] (3.01ns)   --->   "%call_ln0 = call void @simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1, i32 %reg_file_31_loc, i32 %reg_file_30_loc, i32 %reg_file_29_loc, i32 %reg_file_28_loc, i32 %reg_file_27_loc, i32 %reg_file_26_loc, i32 %reg_file_25_loc, i32 %reg_file_24_loc, i32 %reg_file_23_loc, i32 %reg_file_22_loc, i32 %reg_file_21_loc, i32 %reg_file_20_loc, i32 %reg_file_19_loc, i32 %reg_file_18_loc, i32 %reg_file_17_loc, i32 %reg_file_16_loc, i32 %reg_file_15_loc, i32 %reg_file_14_loc, i32 %reg_file_13_loc, i32 %reg_file_12_loc, i32 %reg_file_11_loc, i32 %reg_file_10_loc, i32 %reg_file_9_loc, i32 %reg_file_8_loc, i32 %reg_file_7_loc, i32 %reg_file_6_loc, i32 %reg_file_5_loc, i32 %reg_file_4_loc, i32 %reg_file_3_loc, i32 %reg_file_2_loc, i32 %reg_file_1_loc, i32 %reg_file_loc"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%e_to_f_target_pc_V = trunc i32 %start_pc_read"   --->   Operation 42 'trunc' 'e_to_f_target_pc_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.25>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_31_loc_load = load i32 %reg_file_31_loc"   --->   Operation 43 'load' 'reg_file_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%reg_file_30_loc_load = load i32 %reg_file_30_loc"   --->   Operation 44 'load' 'reg_file_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%reg_file_29_loc_load = load i32 %reg_file_29_loc"   --->   Operation 45 'load' 'reg_file_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%reg_file_28_loc_load = load i32 %reg_file_28_loc"   --->   Operation 46 'load' 'reg_file_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%reg_file_27_loc_load = load i32 %reg_file_27_loc"   --->   Operation 47 'load' 'reg_file_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%reg_file_26_loc_load = load i32 %reg_file_26_loc"   --->   Operation 48 'load' 'reg_file_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%reg_file_25_loc_load = load i32 %reg_file_25_loc"   --->   Operation 49 'load' 'reg_file_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%reg_file_24_loc_load = load i32 %reg_file_24_loc"   --->   Operation 50 'load' 'reg_file_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%reg_file_23_loc_load = load i32 %reg_file_23_loc"   --->   Operation 51 'load' 'reg_file_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%reg_file_22_loc_load = load i32 %reg_file_22_loc"   --->   Operation 52 'load' 'reg_file_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%reg_file_21_loc_load = load i32 %reg_file_21_loc"   --->   Operation 53 'load' 'reg_file_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%reg_file_20_loc_load = load i32 %reg_file_20_loc"   --->   Operation 54 'load' 'reg_file_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%reg_file_19_loc_load = load i32 %reg_file_19_loc"   --->   Operation 55 'load' 'reg_file_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%reg_file_18_loc_load = load i32 %reg_file_18_loc"   --->   Operation 56 'load' 'reg_file_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%reg_file_17_loc_load = load i32 %reg_file_17_loc"   --->   Operation 57 'load' 'reg_file_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%reg_file_16_loc_load = load i32 %reg_file_16_loc"   --->   Operation 58 'load' 'reg_file_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%reg_file_15_loc_load = load i32 %reg_file_15_loc"   --->   Operation 59 'load' 'reg_file_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%reg_file_14_loc_load = load i32 %reg_file_14_loc"   --->   Operation 60 'load' 'reg_file_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%reg_file_13_loc_load = load i32 %reg_file_13_loc"   --->   Operation 61 'load' 'reg_file_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%reg_file_12_loc_load = load i32 %reg_file_12_loc"   --->   Operation 62 'load' 'reg_file_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%reg_file_11_loc_load = load i32 %reg_file_11_loc"   --->   Operation 63 'load' 'reg_file_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%reg_file_10_loc_load = load i32 %reg_file_10_loc"   --->   Operation 64 'load' 'reg_file_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%reg_file_9_loc_load = load i32 %reg_file_9_loc"   --->   Operation 65 'load' 'reg_file_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%reg_file_8_loc_load = load i32 %reg_file_8_loc"   --->   Operation 66 'load' 'reg_file_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%reg_file_7_loc_load = load i32 %reg_file_7_loc"   --->   Operation 67 'load' 'reg_file_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%reg_file_6_loc_load = load i32 %reg_file_6_loc"   --->   Operation 68 'load' 'reg_file_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%reg_file_5_loc_load = load i32 %reg_file_5_loc"   --->   Operation 69 'load' 'reg_file_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%reg_file_4_loc_load = load i32 %reg_file_4_loc"   --->   Operation 70 'load' 'reg_file_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%reg_file_3_loc_load = load i32 %reg_file_3_loc"   --->   Operation 71 'load' 'reg_file_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%reg_file_2_loc_load = load i32 %reg_file_2_loc"   --->   Operation 72 'load' 'reg_file_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%reg_file_1_loc_load = load i32 %reg_file_1_loc"   --->   Operation 73 'load' 'reg_file_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%reg_file_loc_load = load i32 %reg_file_loc"   --->   Operation 74 'load' 'reg_file_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (8.25ns)   --->   "%call_ln261 = call void @simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2, i32 %reg_file_13_loc_load, i32 %reg_file_14_loc_load, i32 %reg_file_15_loc_load, i32 %reg_file_16_loc_load, i32 %reg_file_17_loc_load, i32 %reg_file_18_loc_load, i32 %reg_file_19_loc_load, i32 %reg_file_20_loc_load, i32 %reg_file_21_loc_load, i32 %reg_file_22_loc_load, i32 %reg_file_23_loc_load, i32 %reg_file_24_loc_load, i32 %reg_file_25_loc_load, i32 %reg_file_26_loc_load, i32 %reg_file_27_loc_load, i32 %reg_file_28_loc_load, i32 %reg_file_29_loc_load, i32 %reg_file_30_loc_load, i32 %reg_file_12_loc_load, i32 %reg_file_11_loc_load, i32 %reg_file_10_loc_load, i32 %reg_file_9_loc_load, i32 %reg_file_8_loc_load, i32 %reg_file_7_loc_load, i32 %reg_file_6_loc_load, i32 %reg_file_5_loc_load, i32 %reg_file_4_loc_load, i32 %reg_file_3_loc_load, i32 %reg_file_2_loc_load, i32 %reg_file_1_loc_load, i32 %reg_file_loc_load, i32 %reg_file_31_loc_load, i16 %e_to_f_target_pc_V, i32 %code_ram, i32 %data_ram, i32 %nbi_1_loc"   --->   Operation 75 'call' 'call_ln261' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 76 [1/2] (2.55ns)   --->   "%call_ln261 = call void @simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2, i32 %reg_file_13_loc_load, i32 %reg_file_14_loc_load, i32 %reg_file_15_loc_load, i32 %reg_file_16_loc_load, i32 %reg_file_17_loc_load, i32 %reg_file_18_loc_load, i32 %reg_file_19_loc_load, i32 %reg_file_20_loc_load, i32 %reg_file_21_loc_load, i32 %reg_file_22_loc_load, i32 %reg_file_23_loc_load, i32 %reg_file_24_loc_load, i32 %reg_file_25_loc_load, i32 %reg_file_26_loc_load, i32 %reg_file_27_loc_load, i32 %reg_file_28_loc_load, i32 %reg_file_29_loc_load, i32 %reg_file_30_loc_load, i32 %reg_file_12_loc_load, i32 %reg_file_11_loc_load, i32 %reg_file_10_loc_load, i32 %reg_file_9_loc_load, i32 %reg_file_8_loc_load, i32 %reg_file_7_loc_load, i32 %reg_file_6_loc_load, i32 %reg_file_5_loc_load, i32 %reg_file_4_loc_load, i32 %reg_file_3_loc_load, i32 %reg_file_2_loc_load, i32 %reg_file_1_loc_load, i32 %reg_file_loc_load, i32 %reg_file_31_loc_load, i16 %e_to_f_target_pc_V, i32 %code_ram, i32 %data_ram, i32 %nbi_1_loc"   --->   Operation 76 'call' 'call_ln261' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [simple_pipeline_ip.cpp:23]   --->   Operation 77 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 93 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%nbi_1_loc_load = load i32 %nbi_1_loc"   --->   Operation 94 'load' 'nbi_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %nbi_1_loc_load" [simple_pipeline_ip.cpp:56]   --->   Operation 95 'write' 'write_ln56' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [simple_pipeline_ip.cpp:62]   --->   Operation 96 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.01ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1' [56]  (3.01 ns)

 <State 3>: 8.26ns
The critical path consists of the following:
	'load' operation ('reg_file_31_loc_load') on local variable 'reg_file_31_loc' [57]  (0 ns)
	'call' operation ('call_ln261') to 'simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2' [90]  (8.26 ns)

 <State 4>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln261') to 'simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2' [90]  (2.55 ns)

 <State 5>: 1ns
The critical path consists of the following:
	'load' operation ('nbi_1_loc_load') on local variable 'nbi_1_loc' [91]  (0 ns)
	s_axi write operation ('write_ln56', simple_pipeline_ip.cpp:56) on port 'nb_instruction' (simple_pipeline_ip.cpp:56) [92]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
