<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p256" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_256{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_256{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_256{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_256{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t5_256{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_256{left:69px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_256{left:69px;bottom:890px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_256{left:69px;bottom:873px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t9_256{left:69px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#ta_256{left:69px;bottom:832px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#tb_256{left:69px;bottom:807px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#tc_256{left:69px;bottom:791px;letter-spacing:-0.13px;}
#td_256{left:69px;bottom:764px;}
#te_256{left:95px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_256{left:69px;bottom:741px;}
#tg_256{left:95px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_256{left:69px;bottom:720px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#ti_256{left:69px;bottom:652px;letter-spacing:0.16px;}
#tj_256{left:150px;bottom:652px;letter-spacing:0.19px;}
#tk_256{left:69px;bottom:627px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tl_256{left:69px;bottom:601px;}
#tm_256{left:95px;bottom:604px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tn_256{left:69px;bottom:578px;}
#to_256{left:95px;bottom:581px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tp_256{left:69px;bottom:555px;}
#tq_256{left:95px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tr_256{left:69px;bottom:532px;}
#ts_256{left:95px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_256{left:69px;bottom:511px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_256{left:69px;bottom:452px;letter-spacing:0.13px;}
#tv_256{left:151px;bottom:452px;letter-spacing:0.14px;word-spacing:0.01px;}
#tw_256{left:69px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_256{left:69px;bottom:402px;}
#ty_256{left:95px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_256{left:69px;bottom:379px;}
#t10_256{left:95px;bottom:383px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t11_256{left:69px;bottom:356px;}
#t12_256{left:95px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t13_256{left:69px;bottom:333px;}
#t14_256{left:95px;bottom:337px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t15_256{left:69px;bottom:310px;}
#t16_256{left:95px;bottom:314px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t17_256{left:69px;bottom:288px;}
#t18_256{left:95px;bottom:291px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t19_256{left:69px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_256{left:69px;bottom:250px;letter-spacing:-0.15px;word-spacing:-1.42px;}
#t1b_256{left:312px;bottom:250px;letter-spacing:-0.14px;word-spacing:-1.43px;}
#t1c_256{left:69px;bottom:233px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_256{left:69px;bottom:216px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1e_256{left:218px;bottom:951px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1f_256{left:309px;bottom:951px;letter-spacing:0.12px;}
#t1g_256{left:571px;bottom:987px;}
#t1h_256{left:186px;bottom:987px;letter-spacing:-0.03px;}
#t1i_256{left:588px;bottom:1015px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t1j_256{left:588px;bottom:1002px;letter-spacing:0.09px;}
#t1k_256{left:371px;bottom:987px;letter-spacing:0.02px;word-spacing:2.8px;}
#t1l_256{left:482px;bottom:987px;letter-spacing:0.13px;}
#t1m_256{left:465px;bottom:987px;letter-spacing:0.13px;}
#t1n_256{left:291px;bottom:987px;letter-spacing:0.13px;}
#t1o_256{left:273px;bottom:987px;letter-spacing:0.13px;}

.s1_256{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_256{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_256{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_256{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_256{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_256{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_256{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.t.v0_256{transform:scaleX(0.885);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts256" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg256Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg256" style="-webkit-user-select: none;"><object width="935" height="1210" data="256/256.svg" type="image/svg+xml" id="pdf256" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_256" class="t s1_256">10-6 </span><span id="t2_256" class="t s1_256">Vol. 1 </span>
<span id="t3_256" class="t s2_256">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS (INTEL® SSE) </span>
<span id="t4_256" class="t s3_256">into a double quadword. See Figure 4-3 for the layout of a single precision floating-point value; refer to Section </span>
<span id="t5_256" class="t s3_256">4.2.2, “Floating-Point Data Types,” for a detailed description of the single precision floating-point format. </span>
<span id="t6_256" class="t s3_256">This 128-bit packed single precision floating-point data type is operated on in the XMM registers or in memory. </span>
<span id="t7_256" class="t s3_256">Conversion instructions are provided to convert two packed single precision floating-point values into two packed </span>
<span id="t8_256" class="t s3_256">doubleword integers or a scalar single precision floating-point value into a doubleword integer (see Figure 11-8). </span>
<span id="t9_256" class="t s3_256">Intel SSE provides conversion instructions between XMM registers and MMX registers, and between XMM registers </span>
<span id="ta_256" class="t s3_256">and general-purpose bit registers. See Figure 11-8. </span>
<span id="tb_256" class="t s3_256">The address of a 128-bit packed memory operand must be aligned on a 16-byte boundary, except in the following </span>
<span id="tc_256" class="t s3_256">cases: </span>
<span id="td_256" class="t s4_256">• </span><span id="te_256" class="t s3_256">The MOVUPS instruction supports unaligned accesses. </span>
<span id="tf_256" class="t s4_256">• </span><span id="tg_256" class="t s3_256">Scalar instructions that use a 4-byte memory operand that is not subject to alignment requirements. </span>
<span id="th_256" class="t s3_256">Figure 4-2 shows the byte order of 128-bit (double quadword) data types in memory. </span>
<span id="ti_256" class="t s5_256">10.4 </span><span id="tj_256" class="t s5_256">INTEL® SSE INSTRUCTION SET </span>
<span id="tk_256" class="t s3_256">Intel SSE instructions are divided into four functional groups: </span>
<span id="tl_256" class="t s4_256">• </span><span id="tm_256" class="t s3_256">Packed and scalar single precision floating-point instructions. </span>
<span id="tn_256" class="t s4_256">• </span><span id="to_256" class="t s3_256">64-bit SIMD integer instructions. </span>
<span id="tp_256" class="t s4_256">• </span><span id="tq_256" class="t s3_256">State management instructions. </span>
<span id="tr_256" class="t s4_256">• </span><span id="ts_256" class="t s3_256">Cacheability control, prefetch, and memory ordering instructions. </span>
<span id="tt_256" class="t s3_256">The following sections give an overview of each of the instructions in these groups. </span>
<span id="tu_256" class="t s6_256">10.4.1 </span><span id="tv_256" class="t s6_256">Intel® SSE Packed and Scalar Floating-Point Instructions </span>
<span id="tw_256" class="t s3_256">The packed and scalar single precision floating-point instructions are divided into the following subgroups: </span>
<span id="tx_256" class="t s4_256">• </span><span id="ty_256" class="t s3_256">Data movement instructions. </span>
<span id="tz_256" class="t s4_256">• </span><span id="t10_256" class="t s3_256">Arithmetic instructions. </span>
<span id="t11_256" class="t s4_256">• </span><span id="t12_256" class="t s3_256">Logical instructions. </span>
<span id="t13_256" class="t s4_256">• </span><span id="t14_256" class="t s3_256">Comparison instructions. </span>
<span id="t15_256" class="t s4_256">• </span><span id="t16_256" class="t s3_256">Shuffle instructions. </span>
<span id="t17_256" class="t s4_256">• </span><span id="t18_256" class="t s3_256">Conversion instructions. </span>
<span id="t19_256" class="t s3_256">The packed single precision floating-point instructions perform SIMD operations on packed single precision </span>
<span id="t1a_256" class="t s3_256">floating-point operands (see Figure </span><span id="t1b_256" class="t s3_256">10-5). Each source operand contains four single precision floating-point values, </span>
<span id="t1c_256" class="t s3_256">and the destination operand contains the results of the operation (OP) performed in parallel on the corresponding </span>
<span id="t1d_256" class="t s3_256">values (X0 and Y0, X1 and Y1, X2 and Y2, and X3 and Y3) in each operand. </span>
<span id="t1e_256" class="t s7_256">Figure 10-4. </span><span id="t1f_256" class="t s7_256">128-Bit Packed Single Precision Floating-Point Data Type </span>
<span id="t1g_256" class="t v0_256 s1_256">0 </span><span id="t1h_256" class="t v0_256 s1_256">127 </span>
<span id="t1i_256" class="t s1_256">Contains 4 Single Precision </span>
<span id="t1j_256" class="t s1_256">Floating-Point Values </span>
<span id="t1k_256" class="t v0_256 s1_256">64 63 </span><span id="t1l_256" class="t s1_256">31 </span><span id="t1m_256" class="t s1_256">32 </span><span id="t1n_256" class="t s1_256">95 </span><span id="t1o_256" class="t s1_256">96 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
