Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: neander.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "neander.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "neander"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : neander
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/source/Github/Sistemas Digitais/neander/ipcore_dir/memory.vhd" in Library work.
Entity <memory> compiled.
Entity <memory> (Architecture <memory_a>) compiled.
Compiling vhdl file "D:/source/Github/Sistemas Digitais/neander/neander.vhd" in Library work.
Architecture behavioral of Entity neander is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <neander> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <neander> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "D:/source/Github/Sistemas Digitais/neander/neander.vhd" line 71: Instantiating black box module <memory>.
INFO:Xst:1561 - "D:/source/Github/Sistemas Digitais/neander/neander.vhd" line 219: Mux is complete : default of case is discarded
Entity <neander> analyzed. Unit <neander> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <neander>.
    Related source file is "D:/source/Github/Sistemas Digitais/neander/neander.vhd".
WARNING:Xst:646 - Signal <instruction<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <instruction<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <instruction<8:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State s8 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 31                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <selULA> of Case statement line 131 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <selULA> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <selULA>.
    Found 8-bit register for signal <inputAC>.
    Found 4-bit register for signal <inputRI>.
    Found 1-of-16 decoder for signal <instruction>.
    Found 1-bit register for signal <regN>.
    Found 8-bit up counter for signal <regPC>.
    Found 8-bit register for signal <regREM>.
    Found 8-bit addsub for signal <regULA$addsub0000>.
    Found 8-bit xor2 for signal <regULA$xor0000> created at line 139.
    Found 1-bit register for signal <regZ>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Decoder(s).
Unit <neander> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 2
# Decoders                                             : 1
 1-of-16 decoder                                       : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 s0    | 000000001
 s1    | 000000010
 s2    | 000000100
 s3    | 000001000
 s4    | 000100000
 s5    | 001000000
 s6    | 010000000
 s7    | 100000000
 s8    | unreached
 s9    | 000010000
--------------------
Reading core <ipcore_dir/memory.ngc>.
Loading core <memory> for timing and area information for instance <mem>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Decoders                                             : 1
 1-of-16 decoder                                       : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <neander> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block neander, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : neander.ngr
Top Level Output File Name         : neander
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 144
#      GND                         : 2
#      INV                         : 1
#      LUT1                        : 7
#      LUT2                        : 3
#      LUT2_L                      : 2
#      LUT3                        : 19
#      LUT3_D                      : 3
#      LUT3_L                      : 1
#      LUT4                        : 57
#      LUT4_D                      : 5
#      LUT4_L                      : 10
#      MUXCY                       : 14
#      MUXF5                       : 2
#      VCC                         : 2
#      XORCY                       : 16
# FlipFlops/Latches                : 38
#      FDC                         : 7
#      FDCE                        : 30
#      FDP                         : 1
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       58  out of    960     6%  
 Number of Slice Flip Flops:             38  out of   1920     1%  
 Number of 4 input LUTs:                108  out of   1920     5%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of     83    14%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 38    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.114ns (Maximum Frequency: 140.569MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.207ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.114ns (frequency: 140.569MHz)
  Total number of paths / destination ports: 1659 / 94
-------------------------------------------------------------------------
Delay:               7.114ns (Levels of Logic = 12)
  Source:            inputRI_6 (FF)
  Destination:       inputAC_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: inputRI_6 to inputAC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.514   1.002  inputRI_6 (inputRI_6)
     LUT4:I0->O            2   0.612   0.383  selULA<0>_SW1 (N43)
     LUT4:I3->O            9   0.612   0.727  regULA_mux00002 (regULA_mux0000)
     LUT3:I2->O            1   0.612   0.000  Maddsub_regULA_addsub0000_lut<0> (Maddsub_regULA_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maddsub_regULA_addsub0000_cy<0> (Maddsub_regULA_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_regULA_addsub0000_cy<1> (Maddsub_regULA_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_regULA_addsub0000_cy<2> (Maddsub_regULA_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_regULA_addsub0000_cy<3> (Maddsub_regULA_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_regULA_addsub0000_cy<4> (Maddsub_regULA_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_regULA_addsub0000_cy<5> (Maddsub_regULA_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  Maddsub_regULA_addsub0000_cy<6> (Maddsub_regULA_addsub0000_cy<6>)
     XORCY:CI->O           1   0.699   0.360  Maddsub_regULA_addsub0000_xor<7> (regULA_addsub0000<7>)
     LUT4:I3->O            1   0.612   0.000  regULA<7>57 (regULA<7>)
     FDCE:D                    0.268          inputAC_7
    ----------------------------------------
    Total                      7.114ns (4.642ns logic, 2.472ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              6.207ns (Levels of Logic = 2)
  Source:            mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (RAM)
  Destination:       outputData<7> (PAD)
  Source Clock:      clk rising

  Data Path: mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram to outputData<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB24    7   2.436   0.602  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (douta<7>)
     end scope: 'mem'
     OBUF:I->O                 3.169          outputData_7_OBUF (outputData<7>)
    ----------------------------------------
    Total                      6.207ns (5.605ns logic, 0.602ns route)
                                       (90.3% logic, 9.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.36 secs
 
--> 

Total memory usage is 4513748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    4 (   0 filtered)

