# Description
This repo contains two scripts for finding out number of cells
in a timing path (path_timing.tcl) and minimum and maximum timing margins of 
cells, nets or I/O (max_min.tcl) in a synthesized design.

# Synthesis Tool
Design Compiler (dc_shell)

# Scripting Language
tcl
