{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524196447367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524196447382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 00:54:06 2018 " "Processing started: Fri Apr 20 00:54:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524196447382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524196447382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524196447403 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524196449235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524196450016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524196450016 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" pratica2.v(13) " "Verilog HDL syntax error at pratica2.v(13) near text \"=\";  expecting \".\", or \"(\"" {  } { { "pratica2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/pratica2.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450032 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pratica2 pratica2.v(2) " "Ignored design unit \"pratica2\" at pratica2.v(2) due to previous errors" {  } { { "pratica2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/pratica2.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1524196450047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 0 0 " "Found 0 design units, including 0 entities, in source file pratica2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524196450047 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" counter.v(10) " "Verilog HDL syntax error at counter.v(10) near text \"if\";  expecting \"endmodule\"" {  } { { "counter.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/counter.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter counter.v(1) " "Ignored design unit \"counter\" at counter.v(1) due to previous errors" {  } { { "counter.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/counter.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 0 0 " "Found 0 design units, including 0 entities, in source file counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "’ processor.v(17) " "Verilog HDL syntax error at processor.v(17) near text ’" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"’\";  expecting \")\" processor.v(17) " "Verilog HDL syntax error at processor.v(17) near text \"’\";  expecting \")\"" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "’ processor.v(18) " "Verilog HDL syntax error at processor.v(18) near text ’" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"’\";  expecting \")\" processor.v(18) " "Verilog HDL syntax error at processor.v(18) near text \"’\";  expecting \")\"" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "’ processor.v(24) " "Verilog HDL syntax error at processor.v(24) near text ’" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"’\";  expecting \":\", or \",\" processor.v(24) " "Verilog HDL syntax error at processor.v(24) near text \"’\";  expecting \":\", or \",\"" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "’ processor.v(26) " "Verilog HDL syntax error at processor.v(26) near text ’" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"’\";  expecting \";\" processor.v(26) " "Verilog HDL syntax error at processor.v(26) near text \"’\";  expecting \";\"" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "’ processor.v(28) " "Verilog HDL syntax error at processor.v(28) near text ’" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"’\";  expecting \":\", or \",\" processor.v(28) " "Verilog HDL syntax error at processor.v(28) near text \"’\";  expecting \":\", or \",\"" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting an operand processor.v(30) " "Verilog HDL syntax error at processor.v(30) near text \"endcase\";  expecting an operand" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "’ processor.v(31) " "Verilog HDL syntax error at processor.v(31) near text ’" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting an operand processor.v(33) " "Verilog HDL syntax error at processor.v(33) near text \"endcase\";  expecting an operand" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "’ processor.v(34) " "Verilog HDL syntax error at processor.v(34) near text ’" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting an operand processor.v(36) " "Verilog HDL syntax error at processor.v(36) near text \"endcase\";  expecting an operand" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" processor.v(41) " "Verilog HDL syntax error at processor.v(41) near text \")\";  expecting \":\", or \",\"" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 41 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" processor.v(42) " "Verilog HDL syntax error at processor.v(42) near text \")\";  expecting \":\", or \",\"" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" processor.v(43) " "Verilog HDL syntax error at processor.v(43) near text \")\";  expecting \":\", or \",\"" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" processor.v(44) " "Verilog HDL syntax error at processor.v(44) near text \")\";  expecting \":\", or \",\"" {  } { { "processor.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica2/processor.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524196450063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 0 0 " "Found 0 design units, including 0 entities, in source file processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524196450079 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 23 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 23 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524196450500 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 20 00:54:10 2018 " "Processing ended: Fri Apr 20 00:54:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524196450500 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524196450500 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524196450500 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524196450500 ""}
