$date
	Fri Feb 17 16:43:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module counter_tb $end
$var wire 5 ! q [4:0] $end
$var wire 1 " clock $end
$var reg 1 # reset $end
$var integer 32 $ i [31:0] $end
$scope module counter $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 7 % tff_in [6:0] $end
$var wire 5 & q [4:0] $end
$scope begin genblk1[0] $end
$var wire 1 ' toggle $end
$var parameter 2 ( i $end
$scope module tff1 $end
$var wire 1 ' T $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 ) dff_d $end
$var wire 1 * en $end
$var wire 1 + qn $end
$var wire 1 , q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 ) d $end
$var wire 1 * en $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var wire 1 - toggle $end
$var parameter 2 . i $end
$scope module tff1 $end
$var wire 1 - T $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 / dff_d $end
$var wire 1 0 en $end
$var wire 1 1 qn $end
$var wire 1 2 q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 / d $end
$var wire 1 0 en $end
$var reg 1 2 q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var wire 1 3 toggle $end
$var parameter 3 4 i $end
$scope module tff1 $end
$var wire 1 3 T $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 5 dff_d $end
$var wire 1 6 en $end
$var wire 1 7 qn $end
$var wire 1 8 q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 5 d $end
$var wire 1 6 en $end
$var reg 1 8 q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var wire 1 9 toggle $end
$var parameter 3 : i $end
$scope module tff1 $end
$var wire 1 9 T $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 ; dff_d $end
$var wire 1 < en $end
$var wire 1 = qn $end
$var wire 1 > q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 ; d $end
$var wire 1 < en $end
$var reg 1 > q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var wire 1 ? toggle $end
$var parameter 4 @ i $end
$scope module tff1 $end
$var wire 1 ? T $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 A dff_d $end
$var wire 1 B en $end
$var wire 1 C qn $end
$var wire 1 D q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 A d $end
$var wire 1 B en $end
$var reg 1 D q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 @
b11 :
b10 4
b1 .
b0 (
$end
#0
$dumpvars
0D
1C
1B
0A
0?
0>
1=
1<
0;
09
08
17
16
05
03
02
11
10
0/
0-
0,
1+
1*
1)
1'
b0 &
b11 %
b0 $
0#
0"
b0 !
$end
#200
0)
1/
0+
1-
b111 %
b1 !
b1 &
1,
1"
b1 $
#400
0"
b10 $
#600
1)
01
1+
0-
12
b1011 %
b10 !
b10 &
0,
1"
b11 $
#800
0"
b100 $
#1000
0/
0)
15
0+
13
1-
b1111 %
b11 !
b11 &
1,
1"
b101 $
#1200
0"
b110 $
#1400
1)
07
11
1+
03
0-
18
02
b10011 %
b100 !
b100 &
0,
1"
b111 $
#1600
0"
b1000 $
#1800
0)
1/
0+
1-
b10111 %
b101 !
b101 &
1,
1"
b1001 $
#2000
0"
b1010 $
#2200
1)
01
1+
0-
12
b11011 %
b110 !
b110 &
0,
1"
b1011 $
#2400
0"
b1100 $
#2600
05
0/
0)
1;
0+
19
13
1-
b11111 %
b111 !
b111 &
1,
1"
b1101 $
#2800
0"
b1110 $
#3000
1)
0=
17
11
1+
09
03
0-
1>
08
02
b100011 %
b1000 !
b1000 &
0,
1"
b1111 $
#3200
0"
b10000 $
#3400
0)
1/
0+
1-
b100111 %
b1001 !
b1001 &
1,
1"
b10001 $
#3600
0"
b10010 $
#3800
1)
01
1+
0-
12
b101011 %
b1010 !
b1010 &
0,
1"
b10011 $
#4000
0"
b10100 $
#4200
0/
0)
15
0+
13
1-
b101111 %
b1011 !
b1011 &
1,
1"
b10101 $
#4400
0"
b10110 $
#4600
1)
07
11
1+
03
0-
18
02
b110011 %
b1100 !
b1100 &
0,
1"
b10111 $
#4800
0"
b11000 $
#5000
0)
1/
0+
1-
b110111 %
b1101 !
b1101 &
1,
1"
b11001 $
#5200
0"
b11010 $
#5400
1)
01
1+
0-
12
b111011 %
b1110 !
b1110 &
0,
1"
b11011 $
#5600
0"
b11100 $
#5800
0;
05
0/
0)
1A
0+
1?
19
13
1-
b111111 %
b1111 !
b1111 &
1,
1"
b11101 $
#6000
0"
b11110 $
#6200
1)
0C
1=
17
11
1+
0?
09
03
0-
1D
0>
08
02
b1000011 %
b10000 !
b10000 &
0,
1"
b11111 $
#6400
0"
b100000 $
#6600
0)
1/
0+
1-
b1000111 %
b10001 !
b10001 &
1,
1"
b100001 $
#6800
0"
b100010 $
#7000
1)
01
1+
0-
12
b1001011 %
b10010 !
b10010 &
0,
1"
b100011 $
#7200
0"
b100100 $
#7400
0/
0)
15
0+
13
1-
b1001111 %
b10011 !
b10011 &
1,
1"
b100101 $
#7600
0"
b100110 $
#7800
1)
07
11
1+
03
0-
18
02
b1010011 %
b10100 !
b10100 &
0,
1"
b100111 $
#8000
0"
b101000 $
#8200
0)
1/
0+
1-
b1010111 %
b10101 !
b10101 &
1,
1"
b101001 $
#8400
0"
b101010 $
#8600
1)
01
1+
0-
12
b1011011 %
b10110 !
b10110 &
0,
1"
b101011 $
#8800
0"
b101100 $
#9000
05
0/
0)
1;
0+
19
13
1-
b1011111 %
b10111 !
b10111 &
1,
1"
b101101 $
#9200
1)
0;
0A
1C
17
11
1+
09
03
0-
0D
08
02
b11 %
b0 !
b0 &
0,
0"
1#
b101110 $
#9400
1"
b101111 $
#9600
0"
0#
b110000 $
#9800
0)
1/
0+
1-
b111 %
b1 !
b1 &
1,
1"
b110001 $
#10000
0"
b110010 $
#10200
1)
1/
1+
0-
01
0,
b1011 %
b10 !
b10 &
12
1"
b110011 $
#10400
0"
b110100 $
#10600
0/
0)
15
0+
13
1-
b1111 %
b11 !
b11 &
1,
1"
b110101 $
#10800
0"
b110110 $
#11000
1)
15
1+
0-
11
03
07
0,
02
b10011 %
b100 !
b100 &
18
1"
b110111 $
#11200
0"
b111000 $
#11400
0)
1/
0+
1-
b10111 %
b101 !
b101 &
1,
1"
b111001 $
#11600
0"
b111010 $
#11800
1)
1/
1+
0-
01
0,
b11011 %
b110 !
b110 &
12
1"
b111011 $
#12000
0"
b111100 $
#12200
05
0/
0)
1;
0+
19
13
1-
b11111 %
b111 !
b111 &
1,
1"
b111101 $
#12400
0"
b111110 $
#12600
1)
1;
1+
0-
11
03
17
09
0=
0,
02
08
b100011 %
b1000 !
b1000 &
1>
1"
b111111 $
#12800
0"
b1000000 $
#13000
0)
1/
0+
1-
b100111 %
b1001 !
b1001 &
1,
1"
b1000001 $
