# ALU Verilator Project

This project demonstrates a simple Verilog ALU simulation using Verilator.

## File Descriptions

- **alu.v** – Implements the ALU module with arithmetic and logic operations.  
- **sim_main.cpp** – Entry point for running the Verilator simulation in C++.  
- **a, b** – Input files providing test values for the ALU.  
- **op** – Input file specifying the operation codes for ALU tests.  
- **alu.vcd** – Output waveform generated during simulation (can be opened with GTKWave).  
- **obj_dir/** – Verilator-generated build folder; contains compiled simulation objects.  
