Analysis & Synthesis report for Smash_Bros
Sun Apr 08 01:13:43 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated
 14. Source assignments for mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated
 15. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated
 16. Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated
 17. Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 21. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
 23. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0
 25. altsyncram Parameter Settings by Entity Instance
 26. altpll Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 28. Port Connectivity Checks: "regfile:my_regfile|tristate_32:readoutB"
 29. Port Connectivity Checks: "regfile:my_regfile|tristate_32:readoutA"
 30. Port Connectivity Checks: "regfile:my_regfile|decoder_32:decode"
 31. Port Connectivity Checks: "regfile:my_regfile"
 32. Port Connectivity Checks: "mmio:my_mem|tristate_32:outmux"
 33. Port Connectivity Checks: "mmio:my_mem|decoder_32:coprocessor_inspec"
 34. Port Connectivity Checks: "mmio:my_mem|decoder_32:coprocessor_select"
 35. Port Connectivity Checks: "mmio:my_mem|physics_coprocessor:physP2"
 36. Port Connectivity Checks: "mmio:my_mem|physics_coprocessor:physP1"
 37. Port Connectivity Checks: "mmio:my_mem"
 38. Port Connectivity Checks: "imem:my_imem"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 08 01:13:43 2018           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; Smash_Bros                                      ;
; Top-level Entity Name              ; skeleton                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,161                                           ;
;     Total combinational functions  ; 1,112                                           ;
;     Dedicated logic registers      ; 227                                             ;
; Total registers                    ; 227                                             ;
; Total pins                         ; 89                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,463,744                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; Smash_Bros         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; mmio.v                           ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mmio.v                     ;         ;
; vga_coprocessor.v                ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_coprocessor.v          ;         ;
; isInsideSprite.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSprite.v           ;         ;
; gameControllerManager.v          ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/gameControllerManager.v    ;         ;
; img_index.mif                    ; yes             ; User Memory Initialization File  ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_index.mif              ;         ;
; img_data.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_data.mif               ;         ;
; imem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/imem.mif                   ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/dmem.mif                   ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/video_sync_generator.v     ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_index.v                ;         ;
; img_data.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_data.v                 ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/Reset_Delay.v              ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v           ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File       ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v            ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/imem.v                     ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/dmem.v                     ;         ;
; tristate_32.v                    ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/tristate_32.v              ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v                 ;         ;
; register.v                       ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/register.v                 ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/regfile.v                  ;         ;
; physics_coprocessor.v            ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v      ;         ;
; decoder_32.v                     ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/decoder_32.v               ;         ;
; collision.v                      ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/collision.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_bs91.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf     ;         ;
; db/altsyncram_m4i1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                                                ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;         ;
; db/altsyncram_k5c1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_k5c1.tdf     ;         ;
; db/altsyncram_96c1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_96c1.tdf     ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/decode_aaa.tdf          ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/mux_1pb.tdf             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                                            ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/abs_divider.inc                                           ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                       ;         ;
; db/lpm_divide_lcm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/lpm_divide_lcm.tdf      ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/sign_div_unsign_anh.tdf ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/alt_u_div_8af.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/lpm_divide_ikm.tdf      ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 1,161                                          ;
;                                             ;                                                ;
; Total combinational functions               ; 1112                                           ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 424                                            ;
;     -- 3 input functions                    ; 227                                            ;
;     -- <=2 input functions                  ; 461                                            ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 807                                            ;
;     -- arithmetic mode                      ; 305                                            ;
;                                             ;                                                ;
; Total registers                             ; 227                                            ;
;     -- Dedicated logic registers            ; 227                                            ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 89                                             ;
; Total memory bits                           ; 2463744                                        ;
;                                             ;                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                              ;
;                                             ;                                                ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 406                                            ;
; Total fan-out                               ; 8881                                           ;
; Average fan-out                             ; 4.81                                           ;
+---------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name          ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |skeleton                                    ; 1112 (1)          ; 227 (0)      ; 2463744     ; 0            ; 0       ; 0         ; 89   ; 0            ; |skeleton                                                                                                                                     ; skeleton             ; work         ;
;    |Reset_Delay:r0|                          ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                      ; Reset_Delay          ; work         ;
;    |VGA_Audio_PLL:p1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                    ; VGA_Audio_PLL        ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                            ; altpll               ; work         ;
;    |mmio:my_mem|                             ; 118 (0)           ; 130 (41)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|mmio:my_mem                                                                                                                         ; mmio                 ; work         ;
;       |collision:collision1|                 ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|mmio:my_mem|collision:collision1                                                                                                    ; collision            ; work         ;
;       |physics_coprocessor:physP1|           ; 91 (91)           ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|mmio:my_mem|physics_coprocessor:physP1                                                                                              ; physics_coprocessor  ; work         ;
;    |vga_controller:vga_ins|                  ; 966 (56)          ; 76 (46)      ; 2463744     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                              ; vga_controller       ; work         ;
;       |img_data:img_data_inst|               ; 278 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst                                                                                       ; img_data             ; work         ;
;          |altsyncram:altsyncram_component|   ; 278 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                                                       ; altsyncram           ; work         ;
;             |altsyncram_96c1:auto_generated| ; 278 (0)           ; 6 (6)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated                        ; altsyncram_96c1      ; work         ;
;                |decode_aaa:rden_decode|      ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|decode_aaa:rden_decode ; decode_aaa           ; work         ;
;                |mux_1pb:mux2|                ; 234 (234)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|mux_1pb:mux2           ; mux_1pb              ; work         ;
;       |img_index:img_index_inst|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                                     ; img_index            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                     ; altsyncram           ; work         ;
;             |altsyncram_k5c1:auto_generated| ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated                      ; altsyncram_k5c1      ; work         ;
;       |isInsideSprite:insideP1|              ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|isInsideSprite:insideP1                                                                                      ; isInsideSprite       ; work         ;
;       |isInsideSprite:insideStage|           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|isInsideSprite:insideStage                                                                                   ; isInsideSprite       ; work         ;
;       |lpm_divide:Div0|                      ; 202 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0                                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_ikm:auto_generated|     ; 202 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                                ; lpm_divide_ikm       ; work         ;
;             |sign_div_unsign_anh:divider|    ; 202 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                    ; sign_div_unsign_anh  ; work         ;
;                |alt_u_div_8af:divider|       ; 202 (202)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider              ; alt_u_div_8af        ; work         ;
;       |lpm_divide:Mod0|                      ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0                                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_lcm:auto_generated|     ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated                                                                ; lpm_divide_lcm       ; work         ;
;             |sign_div_unsign_anh:divider|    ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                                    ; sign_div_unsign_anh  ; work         ;
;                |alt_u_div_8af:divider|       ; 292 (292)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider              ; alt_u_div_8af        ; work         ;
;       |video_sync_generator:LTM_ins|         ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                 ; video_sync_generator ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------------+
; Name                                                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF           ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------------+
; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM  ; 307200       ; 8            ; --           ; --           ; 2457600 ; img_data.mif  ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 256          ; 24           ; --           ; --           ; 6144    ; img_index.mif ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+-----------------------------------------------------------+--------------------------------------------------------------+
; Register name                                             ; Reason for Removal                                           ;
+-----------------------------------------------------------+--------------------------------------------------------------+
; mmio:my_mem|collis1[4]                                    ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|attack1[0]                                    ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|knock1[0..31]                                 ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|ctrl1[0..3,8..11]                             ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|whStageInVGA[0..2]                            ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|whStageInVGA[3]                               ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|whStageInVGA[4]                               ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|whStageInVGA[5]                               ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|whStageInVGA[6..18]                           ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|whStageInVGA[19,20]                           ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|whStageInVGA[21]                              ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|whStageInVGA[22]                              ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|whStageInVGA[23,24]                           ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|whStageInVGA[25]                              ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|whStageInVGA[26..31]                          ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|posStageInVGA[0]                              ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|posStageInVGA[1]                              ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|posStageInVGA[2,3]                            ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|posStageInVGA[4..17]                          ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|posStageInVGA[18]                             ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|posStageInVGA[19]                             ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|posStageInVGA[20]                             ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|posStageInVGA[21..31]                         ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|whP1InVGA[0..6]                               ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|whP1InVGA[7]                                  ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|whP1InVGA[8..18]                              ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|whP1InVGA[19]                                 ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|whP1InVGA[20]                                 ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|whP1InVGA[21]                                 ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|whP1InVGA[22..31]                             ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|y_size[0..2]                                  ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|y_size[3]                                     ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|y_size[4]                                     ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|y_size[5]                                     ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|y_size[6..18]                                 ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|y_size[19,20]                                 ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|y_size[21]                                    ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|y_size[22]                                    ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|y_size[23,24]                                 ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|y_size[25]                                    ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|y_size[26..31]                                ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|y_pos[0]                                      ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|y_pos[1]                                      ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|y_pos[2,3]                                    ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|y_pos[4..17]                                  ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|y_pos[18]                                     ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|y_pos[19]                                     ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|y_pos[20]                                     ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|y_pos[21..31]                                 ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|x_size[16..18]                                ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|x_size[19]                                    ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|x_size[20]                                    ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|x_size[21]                                    ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|x_size[22..31]                                ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|startPos1[0..3]                               ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|startPos1[4,5]                                ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|startPos1[6]                                  ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|startPos1[7]                                  ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|startPos1[8..20]                              ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|startPos1[21,22]                              ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|startPos1[23..31]                             ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|grav1[0..15]                                  ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|grav1[16]                                     ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|grav1[17..31]                                 ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|mass1[0..3]                                   ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|mass1[4]                                      ; Stuck at VCC due to stuck port data_in                       ;
; mmio:my_mem|mass1[5..31]                                  ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[0..47]  ; Stuck at GND due to stuck port clock_enable                  ;
; mmio:my_mem|physics_coprocessor:physP1|attack_prev        ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|posP1InVGA[29]                                ; Merged with mmio:my_mem|x_pos[29]                            ;
; mmio:my_mem|posP1InVGA[28]                                ; Merged with mmio:my_mem|x_pos[28]                            ;
; mmio:my_mem|posP1InVGA[27]                                ; Merged with mmio:my_mem|x_pos[27]                            ;
; mmio:my_mem|posP1InVGA[26]                                ; Merged with mmio:my_mem|x_pos[26]                            ;
; mmio:my_mem|posP1InVGA[25]                                ; Merged with mmio:my_mem|x_pos[25]                            ;
; mmio:my_mem|posP1InVGA[24]                                ; Merged with mmio:my_mem|x_pos[24]                            ;
; mmio:my_mem|posP1InVGA[23]                                ; Merged with mmio:my_mem|x_pos[23]                            ;
; mmio:my_mem|posP1InVGA[22]                                ; Merged with mmio:my_mem|x_pos[22]                            ;
; mmio:my_mem|posP1InVGA[21]                                ; Merged with mmio:my_mem|x_pos[21]                            ;
; mmio:my_mem|posP1InVGA[20]                                ; Merged with mmio:my_mem|x_pos[20]                            ;
; mmio:my_mem|posP1InVGA[19]                                ; Merged with mmio:my_mem|x_pos[19]                            ;
; mmio:my_mem|posP1InVGA[18]                                ; Merged with mmio:my_mem|x_pos[18]                            ;
; mmio:my_mem|posP1InVGA[17]                                ; Merged with mmio:my_mem|x_pos[17]                            ;
; mmio:my_mem|posP1InVGA[16]                                ; Merged with mmio:my_mem|x_pos[16]                            ;
; mmio:my_mem|posP1InVGA[15]                                ; Merged with mmio:my_mem|x_pos[15]                            ;
; mmio:my_mem|posP1InVGA[14]                                ; Merged with mmio:my_mem|x_pos[14]                            ;
; mmio:my_mem|posP1InVGA[13]                                ; Merged with mmio:my_mem|x_pos[13]                            ;
; mmio:my_mem|posP1InVGA[12]                                ; Merged with mmio:my_mem|x_pos[12]                            ;
; mmio:my_mem|posP1InVGA[11]                                ; Merged with mmio:my_mem|x_pos[11]                            ;
; mmio:my_mem|posP1InVGA[10]                                ; Merged with mmio:my_mem|x_pos[10]                            ;
; mmio:my_mem|posP1InVGA[9]                                 ; Merged with mmio:my_mem|x_pos[9]                             ;
; mmio:my_mem|posP1InVGA[8]                                 ; Merged with mmio:my_mem|x_pos[8]                             ;
; mmio:my_mem|posP1InVGA[7]                                 ; Merged with mmio:my_mem|x_pos[7]                             ;
; mmio:my_mem|posP1InVGA[6]                                 ; Merged with mmio:my_mem|x_pos[6]                             ;
; mmio:my_mem|posP1InVGA[5]                                 ; Merged with mmio:my_mem|x_pos[5]                             ;
; mmio:my_mem|posP1InVGA[4]                                 ; Merged with mmio:my_mem|x_pos[4]                             ;
; mmio:my_mem|posP1InVGA[3]                                 ; Merged with mmio:my_mem|x_pos[3]                             ;
; mmio:my_mem|posP1InVGA[2]                                 ; Merged with mmio:my_mem|x_pos[2]                             ;
; mmio:my_mem|posP1InVGA[1]                                 ; Merged with mmio:my_mem|x_pos[1]                             ;
; mmio:my_mem|posP1InVGA[0]                                 ; Merged with mmio:my_mem|x_pos[0]                             ;
; mmio:my_mem|x_pos[31]                                     ; Merged with mmio:my_mem|posP1InVGA[31]                       ;
; mmio:my_mem|x_pos[30]                                     ; Merged with mmio:my_mem|posP1InVGA[30]                       ;
; mmio:my_mem|physics_coprocessor:physP1|vel_y[0..7,12..15] ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|physics_coprocessor:physP1|vel_x[0..7,12..47] ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|physics_coprocessor:physP1|pos_y[0..7]        ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|physics_coprocessor:physP1|pos_x[0..7]        ; Stuck at GND due to stuck port data_in                       ;
; mmio:my_mem|physics_coprocessor:physP1|vel_y[17..47]      ; Merged with mmio:my_mem|physics_coprocessor:physP1|vel_y[16] ;
; Total Number of Removed Registers = 498                   ;                                                              ;
+-----------------------------------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                 ;
+------------------------+---------------------------+--------------------------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register                 ;
+------------------------+---------------------------+--------------------------------------------------------+
; mmio:my_mem|collis1[4] ; Stuck at GND              ; mmio:my_mem|physics_coprocessor:physP1|vel_y[0],       ;
;                        ; due to stuck port data_in ; mmio:my_mem|physics_coprocessor:physP1|vel_y[1],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_y[2],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_y[3],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_y[4],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_y[5],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_y[6],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_y[7],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_y[12],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_y[13],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_y[14],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_y[15],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[0],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[1],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[2],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[3],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[4],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[5],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[6],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[7],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[12],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[13],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[14],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[15],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[16],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[17],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[18],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[19],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[20],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[21],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[22],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[23],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[24],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[25],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[26],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[27],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[28],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[29],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[30],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[31],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[32],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[33],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[34],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[35],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[36],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[37],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[38],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[39],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[40],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[41],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[42],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[43],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[44],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[45],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[46],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vel_x[47],      ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_y[7],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_y[6],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_y[5],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_y[4],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_y[3],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_y[2],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_y[1],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_y[0],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_x[0],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_x[1],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_x[2],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_x[3],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_x[4],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_x[5],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_x[6],       ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|pos_x[7]        ;
; mmio:my_mem|attack1[0] ; Stuck at GND              ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[47], ;
;                        ; due to stuck port data_in ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[46], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[45], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[44], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[43], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[42], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[41], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[40], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[39], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[38], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[37], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[36], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[35], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[34], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[33], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[32], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[31], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[30], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[29], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[28], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[27], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[26], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[25], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[24], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[23], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[22], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[21], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[20], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[19], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[18], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[17], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[16], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[15], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[14], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[13], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[12], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[11], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[10], ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[9],  ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[8],  ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[7],  ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[6],  ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[5],  ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[4],  ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[3],  ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[2],  ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[1],  ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|vibr_pos_y[0],  ;
;                        ;                           ; mmio:my_mem|physics_coprocessor:physP1|attack_prev     ;
+------------------------+---------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 227   ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 80    ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 69    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|bgr_data[8]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|mmio:my_mem|physics_coprocessor:physP1|vel_y[8]  ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |skeleton|mmio:my_mem|physics_coprocessor:physP1|pos_y[47] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; imem.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_bs91      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_m4i1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; img_index.mif        ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_k5c1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; img_data.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_96c1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                               ;
; Entity Instance                           ; imem:my_imem|altsyncram:altsyncram_component                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 307200                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile|tristate_32:readoutB" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile|tristate_32:readoutA" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile|decoder_32:decode"                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile"                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data_readRegA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_readRegB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmio:my_mem|tristate_32:outmux"                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in3  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in6  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in7  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in8  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in9  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in10 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in11 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in12 ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in12[31..4]" will be connected to GND.                                     ;
; in13 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in14 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in15 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in16 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in17 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in18 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in19 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in20 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in21 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in22 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in23 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in24 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in25 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in26 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in27 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in28 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in29 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in30 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in31 ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmio:my_mem|decoder_32:coprocessor_inspec"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmio:my_mem|decoder_32:coprocessor_select"                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "mmio:my_mem|physics_coprocessor:physP2" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; freeze_in ; Input ; Info     ; Stuck at GND                        ;
+-----------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "mmio:my_mem|physics_coprocessor:physP1" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; freeze_in ; Input ; Info     ; Stuck at GND                        ;
+-----------+-------+----------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmio:my_mem"                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pos1[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pos1[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imem:my_imem"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 89                          ;
; cycloneiii_ff         ; 227                         ;
;     CLR               ; 11                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 19                          ;
;     ENA CLR           ; 10                          ;
;     ENA SLD           ; 40                          ;
;     SLD               ; 40                          ;
;     plain             ; 88                          ;
; cycloneiii_lcell_comb ; 1112                        ;
;     arith             ; 305                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 136                         ;
;         3 data inputs ; 164                         ;
;     normal            ; 807                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 290                         ;
;         3 data inputs ; 63                          ;
;         4 data inputs ; 424                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 328                         ;
;                       ;                             ;
; Max LUT depth         ; 29.20                       ;
; Average LUT depth     ; 12.48                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Sun Apr 08 01:13:23 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Smash_Bros -c Smash_Bros
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mmio.v
    Info (12023): Found entity 1: mmio File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mmio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_coprocessor.v
    Info (12023): Found entity 1: vga_coprocessor File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_coprocessor.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file isinsidespritetestbench.v
    Info (12023): Found entity 1: isInsideSpriteTestbench File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSpriteTestbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file isinsidesprite.v
    Info (12023): Found entity 1: isInsideSprite File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSprite.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file insidetester.v
    Info (12023): Found entity 1: insideTester File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/insideTester.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file gamecontrollermanager.v
    Info (12023): Found entity 1: gameControllerManager File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/gameControllerManager.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file writeback.v
    Info (12023): Found entity 1: writeback File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/writeback.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tristate_8_1bit.v
    Info (12023): Found entity 1: tristate_8_1bit File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/tristate_8_1bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tristate_8.v
    Info (12023): Found entity 1: tristate_8 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/tristate_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tristate_32.v
    Info (12023): Found entity 1: tristate_32 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/tristate_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub_comp.v
    Info (12023): Found entity 1: sub_comp File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/sub_comp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stall.v
    Info (12023): Found entity 1: stall File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/stall.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sra.v
    Info (12023): Found entity 1: sra File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/sra.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sll.v
    Info (12023): Found entity 1: sll File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/sll.v Line: 1
Warning (10090): Verilog HDL syntax warning at skeleton.v(122): extra block comment delimiter characters /* within block comment File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 122
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file sign_inverter.v
    Info (12023): Found entity 1: sign_inverter File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/sign_inverter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_5bit.v
    Info (12023): Found entity 1: register_5bit File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/register_5bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file physics_coprocessor.v
    Info (12023): Found entity 1: physics_coprocessor File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4.v
    Info (12023): Found entity 1: mux_4 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mux_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_5bit.v
    Info (12023): Found entity 1: mux_2_5bit File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mux_2_5bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.v
    Info (12023): Found entity 1: mux_2 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mux_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_wrap.v
    Info (12023): Found entity 1: multiplier_wrap File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/multiplier_wrap.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multdiv.v
    Info (12023): Found entity 1: multdiv File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/multdiv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_tb.v
    Info (12023): Found entity 1: main_tb File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/main_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file half_add.v
    Info (12023): Found entity 1: half_add File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/half_add.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_add_cla.v
    Info (12023): Found entity 1: full_add_cla File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/full_add_cla.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_add.v
    Info (12023): Found entity 1: full_add File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/full_add.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch.v
    Info (12023): Found entity 1: fetch File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/fetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.v
    Info (12023): Found entity 1: execute File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/execute.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider_wrap.v
    Info (12023): Found entity 1: divider_wrap File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/divider_wrap.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dff_c.v
    Info (12023): Found entity 1: dff_c File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/dff_c.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_8.v
    Info (12023): Found entity 1: decoder_8 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/decoder_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_32.v
    Info (12023): Found entity 1: decoder_32 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/decoder_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode.v
    Info (12023): Found entity 1: decode File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_2bit_sat.v
    Info (12023): Found entity 1: counter_2bit_sat File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/counter_2bit_sat.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator_5.v
    Info (12023): Found entity 1: comparator_5 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/comparator_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla_8bit.v
    Info (12023): Found entity 1: cla_8bit File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/cla_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch_table.v
    Info (12023): Found entity 1: branch_table File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/branch_table.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch_predictor.v
    Info (12023): Found entity 1: branch_predictor File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/branch_predictor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bitwise_or.v
    Info (12023): Found entity 1: bitwise_or File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/bitwise_or.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bitwise_and.v
    Info (12023): Found entity 1: bitwise_and File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/bitwise_and.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_64.v
    Info (12023): Found entity 1: adder_64 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/adder_64.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_32.v
    Info (12023): Found entity 1: adder_32 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/adder_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file collision.v
    Info (12023): Found entity 1: collision File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/collision.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(123): created implicit net for "DLY_RST" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 123
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(124): created implicit net for "VGA_CTRL_CLK" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 124
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(124): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 124
Warning (10227): Verilog HDL Port Declaration warning at mmio.v(21): data type declaration for "pos1" declares packed dimensions but the port declaration declaration does not File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mmio.v Line: 21
Info (10499): HDL info at mmio.v(7): see declaration for object "pos1" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mmio.v Line: 7
Critical Warning (10846): Verilog HDL Instantiation warning at isInsideSpriteTestbench.v(29): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSpriteTestbench.v Line: 29
Critical Warning (10846): Verilog HDL Instantiation warning at isInsideSpriteTestbench.v(30): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSpriteTestbench.v Line: 30
Critical Warning (10846): Verilog HDL Instantiation warning at isInsideSpriteTestbench.v(31): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSpriteTestbench.v Line: 31
Critical Warning (10846): Verilog HDL Instantiation warning at isInsideSpriteTestbench.v(32): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSpriteTestbench.v Line: 32
Critical Warning (10846): Verilog HDL Instantiation warning at isInsideSpriteTestbench.v(33): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSpriteTestbench.v Line: 33
Critical Warning (10846): Verilog HDL Instantiation warning at isInsideSpriteTestbench.v(34): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSpriteTestbench.v Line: 34
Critical Warning (10846): Verilog HDL Instantiation warning at isInsideSpriteTestbench.v(35): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSpriteTestbench.v Line: 35
Critical Warning (10846): Verilog HDL Instantiation warning at isInsideSpriteTestbench.v(36): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSpriteTestbench.v Line: 36
Critical Warning (10846): Verilog HDL Instantiation warning at isInsideSpriteTestbench.v(37): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/isInsideSpriteTestbench.v Line: 37
Critical Warning (10846): Verilog HDL Instantiation warning at insideTester.v(29): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/insideTester.v Line: 29
Critical Warning (10846): Verilog HDL Instantiation warning at insideTester.v(30): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/insideTester.v Line: 30
Critical Warning (10846): Verilog HDL Instantiation warning at insideTester.v(31): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/insideTester.v Line: 31
Critical Warning (10846): Verilog HDL Instantiation warning at insideTester.v(32): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/insideTester.v Line: 32
Critical Warning (10846): Verilog HDL Instantiation warning at insideTester.v(33): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/insideTester.v Line: 33
Critical Warning (10846): Verilog HDL Instantiation warning at insideTester.v(34): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/insideTester.v Line: 34
Critical Warning (10846): Verilog HDL Instantiation warning at insideTester.v(35): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/insideTester.v Line: 35
Critical Warning (10846): Verilog HDL Instantiation warning at insideTester.v(36): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/insideTester.v Line: 36
Critical Warning (10846): Verilog HDL Instantiation warning at insideTester.v(37): instance has no name File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/insideTester.v Line: 37
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at skeleton.v(48): truncated value with size 16 to match size of target (12) File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 48
Warning (10034): Output port "LEDs[5..4]" at skeleton.v(46) has no driver File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 46
Warning (10034): Output port "VGA_SYNC" at skeleton.v(31) has no driver File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 31
Info (12128): Elaborating entity "imem" for hierarchy "imem:my_imem" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/imem.v Line: 81
Info (12130): Elaborated megafunction instantiation "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/imem.v Line: 81
Info (12133): Instantiated megafunction "imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/imem.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf
    Info (12023): Found entity 1: altsyncram_bs91 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bs91" for hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mmio" for hierarchy "mmio:my_mem" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 77
Info (12128): Elaborating entity "physics_coprocessor" for hierarchy "mmio:my_mem|physics_coprocessor:physP1" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mmio.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at physics_coprocessor.v(38): object "platform_Thru" assigned a value but never read File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at physics_coprocessor.v(43): object "wall_Left" assigned a value but never read File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at physics_coprocessor.v(43): object "wall_Right" assigned a value but never read File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at physics_coprocessor.v(43): object "wall_Up" assigned a value but never read File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at physics_coprocessor.v(51): object "wind" assigned a value but never read File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at physics_coprocessor.v(81): object "accel_x" assigned a value but never read File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at physics_coprocessor.v(81): object "accel_y" assigned a value but never read File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v Line: 81
Info (12128): Elaborating entity "collision" for hierarchy "mmio:my_mem|collision:collision1" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mmio.v Line: 73
Info (12128): Elaborating entity "gameControllerManager" for hierarchy "mmio:my_mem|gameControllerManager:controllerP1" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mmio.v Line: 80
Info (12128): Elaborating entity "vga_coprocessor" for hierarchy "mmio:my_mem|vga_coprocessor:vgaP1" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mmio.v Line: 91
Info (12128): Elaborating entity "dmem" for hierarchy "mmio:my_mem|dmem:my_dmem" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mmio.v Line: 112
Info (12128): Elaborating entity "altsyncram" for hierarchy "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/dmem.v Line: 85
Info (12133): Instantiated megafunction "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4i1.tdf
    Info (12023): Found entity 1: altsyncram_m4i1 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m4i1" for hierarchy "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "decoder_32" for hierarchy "mmio:my_mem|decoder_32:coprocessor_select" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mmio.v Line: 119
Info (12128): Elaborating entity "tristate_32" for hierarchy "mmio:my_mem|tristate_32:outmux" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/mmio.v Line: 242
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:my_regfile" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 94
Info (12128): Elaborating entity "register" for hierarchy "regfile:my_regfile|register:reg1" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/regfile.v Line: 32
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 123
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 124
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 136
Warning (10230): Verilog HDL assignment warning at vga_controller.v(48): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 48
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 38
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "img_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5c1.tdf
    Info (12023): Found entity 1: altsyncram_k5c1 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_k5c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k5c1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "isInsideSprite" for hierarchy "vga_controller:vga_ins|isInsideSprite:insideP1" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 71
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "img_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_96c1.tdf
    Info (12023): Found entity 1: altsyncram_96c1 File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_96c1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_96c1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|decode_aaa:rden_decode" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_96c1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|mux_1pb:mux2" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_96c1.tdf Line: 41
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[0]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 37
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[1]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 61
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[2]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 85
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[3]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 109
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[4]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 133
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[5]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 157
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[6]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 181
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[7]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 205
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[8]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 229
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[9]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 253
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[10]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 277
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[11]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 301
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[12]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 325
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[13]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 349
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[14]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 373
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[15]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 397
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[16]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 421
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[17]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 445
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[18]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 469
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[19]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 493
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[20]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 517
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[21]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 541
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[22]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 565
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[23]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 589
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[24]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 613
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[25]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 637
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[26]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 661
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[27]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 685
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[28]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 709
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[29]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 733
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[30]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 757
        Warning (14320): Synthesized away node "mmio:my_mem|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|q_a[31]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_m4i1.tdf Line: 781
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[0]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 35
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[1]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 56
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[2]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 77
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[3]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 98
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[4]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 119
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[5]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 140
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[6]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 161
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[7]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 182
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[8]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 203
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[9]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 224
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[10]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 245
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[11]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 266
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[12]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 287
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[13]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 308
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[14]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 329
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[15]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 350
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[16]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 371
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[17]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 392
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[18]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 413
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[19]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 434
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[20]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 455
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[21]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 476
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[22]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 497
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[23]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 518
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[24]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 539
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[25]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 560
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[26]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 581
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[27]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 602
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[28]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 623
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[29]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 644
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[30]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 665
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|q_a[31]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf Line: 686
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod0" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 62
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div0" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 63
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod0" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 62
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod0" with the following parameter: File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 62
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/lpm_divide_lcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/alt_u_div_8af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div0" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 63
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div0" with the following parameter: File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/vga_controller.v Line: 63
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/db/lpm_divide_ikm.tdf Line: 25
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 31
    Warning (13410): Pin "LEDs[4]" is stuck at GND File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 46
    Warning (13410): Pin "LEDs[5]" is stuck at GND File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 46
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/output_files/Smash_Bros.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "gpio[0]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[1]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[2]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[3]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[8]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[9]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[10]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[11]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[16]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[17]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[18]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[19]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[20]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[21]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[22]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[23]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[24]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[25]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[26]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[27]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[28]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[29]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[30]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[31]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[32]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[33]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[34]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[35]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[36]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[37]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[38]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
    Warning (15610): No output dependent on input pin "gpio[39]" File: C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/skeleton.v Line: 42
Info (21057): Implemented 1580 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 42 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 1162 logic cells
    Info (21064): Implemented 328 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings
    Info: Peak virtual memory: 976 megabytes
    Info: Processing ended: Sun Apr 08 01:13:43 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Student/Desktop/Smash Bros/final-project-s18-matthew-nathaniel-jesse/output_files/Smash_Bros.map.smsg.


