
18. Executing CHECK pass (checking for obvious problems).
Checking module tiny_tonegen...
Checking module pwm8...
Warning: found logic loop in module pwm8:
    cell $add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$35 ($add) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $procdff$189 ($aldff) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8
      AD[0] --> Q[0]
    wire \clk_cnt [0] source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21
Warning: found logic loop in module pwm8:
    cell $add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$35 ($add) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $procdff$189 ($aldff) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8
      AD[1] --> Q[1]
    wire \clk_cnt [1] source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21
Warning: found logic loop in module pwm8:
    cell $add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$35 ($add) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $procdff$189 ($aldff) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8
      AD[2] --> Q[2]
    wire \clk_cnt [2] source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21
Warning: found logic loop in module pwm8:
    cell $add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$35 ($add) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $procdff$189 ($aldff) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8
      AD[3] --> Q[3]
    wire \clk_cnt [3] source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21
Warning: found logic loop in module pwm8:
    cell $add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$35 ($add) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $procdff$189 ($aldff) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8
      AD[4] --> Q[4]
    wire \clk_cnt [4] source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21
Warning: found logic loop in module pwm8:
    cell $add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$35 ($add) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $procdff$189 ($aldff) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8
      AD[5] --> Q[5]
    wire \clk_cnt [5] source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21
Warning: found logic loop in module pwm8:
    cell $add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$35 ($add) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $procdff$189 ($aldff) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8
      AD[6] --> Q[6]
    wire \clk_cnt [6] source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21
Warning: found logic loop in module pwm8:
    cell $add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$35 ($add) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $procdff$189 ($aldff) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8
      AD[7] --> Q[7]
    wire \clk_cnt [7] source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21
Checking module lfsr...
Checking module mixer...
Checking module clock_scale...
Checking module signal_generator...
Checking module adsr...
Found and reported 8 problems.
Consider re-running with '-force-detailed-loop-check' to rule out false positives.
