\t (00:00:03) allegro 16.6 S034 (v16-6-112CQ) Windows 32
\t (00:00:03)     Journal start - Wed Jul 17 10:44:06 2019
\t (00:00:03)         Host=USER-PC User=user Pid=6820 CPUs=4
\t (00:00:03) CmdLine= allegro.exe -p .
\t (00:00:03) 
   (00:00:03) ilinit Start.
   (00:00:03) "C:/Users/user/Desktop/vscode_orcad/home/pcbenv"
\t (00:00:04) Opening existing design...
\d (00:00:04) Design opened: c:/Users/user/Desktop/exam/pbga_lib/pbga_lib.dra
\i (00:00:04) trapsize 74
\i (00:00:04) trapsize 73
\i (00:00:04) trapsize 75
\i (00:00:04) trapsize 76
\i (00:00:04) trapsize 193
\i (00:00:05) generaledit 
\i (00:00:07) zoom in 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom in -2.072 0.441
\i (00:00:07) trapsize 97
\i (00:00:09) zoom out 1 
\i (00:00:09) setwindow pcb
\i (00:00:09) zoom out -1.164 -0.023
\i (00:00:09) trapsize 193
\i (00:00:13) zoom in 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom in -3.851 -0.061
\i (00:00:13) trapsize 97
\i (00:00:14) zoom in 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in -3.851 -0.061
\i (00:00:14) trapsize 48
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out -3.851 -0.060
\i (00:00:14) trapsize 97
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out -3.850 -0.061
\i (00:00:14) trapsize 193
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out -3.850 -0.060
\i (00:00:14) trapsize 319
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out 12.883 2.873
\i (00:00:14) trapsize 319
\i (00:00:15) zoom in 1 
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom in -0.395 2.681
\i (00:00:15) trapsize 160
\i (00:00:16) zoom in 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom in -2.848 2.618
\i (00:00:16) trapsize 80
\i (00:00:16) zoom in 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom in -2.848 2.618
\i (00:00:16) trapsize 40
\i (00:00:16) zoom out 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom out -4.052 3.121
\i (00:00:16) trapsize 80
\i (00:00:23) open 
\e (00:00:23) Do you want to save the changes you made to pbga_lib.dra?
\i (00:00:25) fillin no 
\i (00:00:28) fillin "pbga256-17.dra"
\t (00:00:28) Opening existing design...
\t (00:00:28) Grids are drawn 1.270, 1.270 apart for enhanced viewability.
\i (00:00:28) trapsize 160
\t (00:00:28)     Journal end - Wed Jul 17 10:44:31 2019
