;redcode
;assert 1
	SPL 0, #-22
	SPL -9, @-12
	JMN -200, @-10
	SLT #0, 0
	SPL 900, <-742
	MOV #117, <-420
	MOV -11, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -9, <-20
	JMP -7, -20
	JMZ -9, @-18
	SUB 12, @-5
	MOV -17, <-30
	MOV -17, <-30
	SUB <127, @106
	SUB 32, @10
	SUB 12, @-5
	SPL 0, #-20
	MOV -1, <-20
	SUB @621, 106
	CMP 290, 91
	MOV -1, <-20
	SPL 0, <-742
	MOV -1, <-20
	JMP 172, #200
	JMP 172, #200
	ADD #129, 109
	SUB #120, 108
	MOV -17, <-30
	MOV -1, <20
	SUB @127, @-16
	SPL -9, @-12
	SUB @0, @2
	ADD 210, 60
	SUB @0, @2
	ADD 210, 60
	MOV -1, <20
	SLT #0, 0
	SUB <127, @106
	MOV -17, <-20
	MOV -11, <-20
	JMN -200, @-10
	SUB <127, @106
	ADD 290, 60
	ADD 3, 426
	JMN -200, @-10
	SLT #0, 0
	SPL 900, <-742
	MOV #117, <-420
	MOV -11, <-20
	SPL 0, <-742
	SPL 0, <-742
	JMN -200, @-10
	DJN -1, @-20
	MOV -9, <-20
	JMZ -9, @-18
	JMZ -9, @-18
	MOV -17, <-30
	MOV -17, <-30
	SUB <127, @106
	SUB <127, @106
	SUB 32, @10
	SUB 12, @-5
	ADD <127, @106
