{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1757985547718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1757985547720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 15 22:19:07 2025 " "Processing started: Mon Sep 15 22:19:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1757985547720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1757985547720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1757985547720 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1757985548511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.sv 1 1 " "Found 1 design units, including 1 entities, in source file relogio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/relogio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757985548601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1757985548601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file maq_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maq_s " "Found entity 1: maq_s" {  } { { "maq_s.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/maq_s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757985548605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1757985548605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_m.sv 1 1 " "Found 1 design units, including 1 entities, in source file maq_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maq_m " "Found entity 1: maq_m" {  } { { "maq_m.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/maq_m.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757985548609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1757985548609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_h.sv 1 1 " "Found 1 design units, including 1 entities, in source file maq_h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maq_h " "Found entity 1: maq_h" {  } { { "maq_h.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/maq_h.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757985548613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1757985548613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757985548617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1757985548617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757985548621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1757985548621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1757985548662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:u_divisor " "Elaborating entity \"divisor\" for hierarchy \"divisor:u_divisor\"" {  } { { "relogio.sv" "u_divisor" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/relogio.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1757985548666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_s maq_s:segundos " "Elaborating entity \"maq_s\" for hierarchy \"maq_s:segundos\"" {  } { { "relogio.sv" "segundos" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/relogio.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1757985548669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maq_s.sv(26) " "Verilog HDL assignment warning at maq_s.sv(26): truncated value with size 32 to match size of target (3)" {  } { { "maq_s.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/maq_s.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1757985548670 "|relogio|maq_s:segundos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maq_s.sv(29) " "Verilog HDL assignment warning at maq_s.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "maq_s.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/maq_s.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1757985548670 "|relogio|maq_s:segundos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_m maq_m:minutos " "Elaborating entity \"maq_m\" for hierarchy \"maq_m:minutos\"" {  } { { "relogio.sv" "minutos" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/relogio.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1757985548672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maq_m.sv(28) " "Verilog HDL assignment warning at maq_m.sv(28): truncated value with size 32 to match size of target (3)" {  } { { "maq_m.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/maq_m.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1757985548673 "|relogio|maq_m:minutos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maq_m.sv(31) " "Verilog HDL assignment warning at maq_m.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "maq_m.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/maq_m.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1757985548673 "|relogio|maq_m:minutos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_h maq_h:horas " "Elaborating entity \"maq_h\" for hierarchy \"maq_h:horas\"" {  } { { "relogio.sv" "horas" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/relogio.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1757985548686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 maq_h.sv(16) " "Verilog HDL assignment warning at maq_h.sv(16): truncated value with size 32 to match size of target (2)" {  } { { "maq_h.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/maq_h.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1757985548687 "|relogio|maq_h:horas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maq_h.sv(20) " "Verilog HDL assignment warning at maq_h.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "maq_h.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/maq_h.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1757985548687 "|relogio|maq_h:horas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:disp0 " "Elaborating entity \"bcd\" for hierarchy \"bcd:disp0\"" {  } { { "relogio.sv" "disp0" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/relogio.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1757985548706 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1757985549170 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "maq_s.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/maq_s.sv" 17 -1 0 } } { "maq_m.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/maq_m.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1757985549186 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1757985549186 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bcd_h_dez\[5\] GND " "Pin \"bcd_h_dez\[5\]\" is stuck at GND" {  } { { "relogio.sv" "" { Text "C:/Users/gatao/Documents/lucas/Code/Teste_sv/relogio.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757985549214 "|relogio|bcd_h_dez[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1757985549214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1757985549492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757985549492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1757985549545 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1757985549545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1757985549545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1757985549545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1757985549587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 15 22:19:09 2025 " "Processing ended: Mon Sep 15 22:19:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1757985549587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1757985549587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1757985549587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1757985549587 ""}
