INST:    1100 0001 0000 0000 LBI r1, 0
ARCH:    REG: 1 VALUE: 0x0000  
VERILOG: REG: 1 VALUE: 0x0000
INST:    0111 1001 0000 0110 BGEZ r1, .shouldGoHere
ARCH:    REG: 1 VALUE: 0x000a  
VERILOG: REG: 1 VALUE: 0x000a
INST:    0100 0001 0010 1010 ADDI r1, r1, 10
ARCH:      
VERILOG: 
INST:    0000 0000 0000 0000 HALT
ARCH:      
VERILOG: 
SUCCESS: No differences
