0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/User/Desktop/FPGA/chia_clk.v,1711001844,verilog,,C:/Users/User/Desktop/FPGA/rom.v,,Clock_divider,,,,,,,,
C:/Users/User/Desktop/FPGA/hinhsin_rom/hinhsin_rom.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/FPGA/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/sim/ila_0.v,1711003380,verilog,,C:/Users/User/Desktop/FPGA/chia_clk.v,,ila_0,,,,,,,,
C:/Users/User/Desktop/FPGA/hinhsin_rom/hinhsin_rom.srcs/sources_1/new/123.v,1711003508,verilog,,,,sine_wave,,,,,,,,
C:/Users/User/Desktop/FPGA/rom.v,1711000137,verilog,,C:/Users/User/Desktop/FPGA/hinhsin_rom/hinhsin_rom.srcs/sources_1/new/123.v,,sine_rom,,,,,,,,
