--------------- Build Started: 07/16/2018 16:39:18 Project: bank-protocol, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
The code generation step is up to date.
arm-none-eabi-gcc.exe -mcpu=cortex-m0 -mthumb -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0\ARM_GCC_541\Debug/main.lst -g -D DEBUG -Wall -ffunction-sections -ffat-lto-objects -Og -c main.c -o .\CortexM0\ARM_GCC_541\Debug\main.o
main.c: In function 'main':
main.c:27:29: warning: passing argument 2 of 'CySysFlashWriteRow' from incompatible pointer type [-Wincompatible-pointer-types]
     CySysFlashWriteRow(row, &buffer);
                             ^
In file included from Generated_Source\PSoC4/cy_em_eeprom.h:226:0,
                 from Generated_Source\PSoC4/project.h:124,
                 from main.c:12:
Generated_Source\PSoC4/CyFlash.h:78:8: note: expected 'const uint8 * {aka const unsigned char *}' but argument is of type 'char (*)[128]'
 uint32 CySysFlashWriteRow       (uint32 rowNum, const uint8 rowData[]);
        ^
Generated_Source\PSoC4/CyFlash.h:93:33: warning: passing argument 2 of 'memcpy' makes pointer from integer without a cast [-Wint-conversion]
 #define CY_FLASH_BASE           (CYDEV_FLASH_BASE)              /**< The base pointer of the Flash memory.*/
                                 ^
main.c:30:21: note: in expansion of macro 'CY_FLASH_BASE'
     memcpy(buffer2, CY_FLASH_BASE + row*128, 128);
                     ^
In file included from c:\program files (x86)\cypress\psoc creator\4.2\psoc creator\import\gnu\arm\5.4.1\arm-none-eabi\include\string.h:10:0,
                 from Generated_Source\PSoC4/CyLib.h:25,
                 from Generated_Source\PSoC4/CapSense.h:24,
                 from Generated_Source\PSoC4/project.h:25,
                 from main.c:12:
c:\program files (x86)\cypress\psoc creator\4.2\psoc creator\import\gnu\arm\5.4.1\arm-none-eabi\include\string.h:23:8: note: expected 'const void * restrict' but argument is of type 'unsigned int'
 _PTR   _EXFUN(memcpy,(_PTR __restrict, const _PTR __restrict, size_t));
        ^
arm-none-eabi-ar.exe -rs .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a .\CortexM0\ARM_GCC_541\Debug\ADC_1P.o .\CortexM0\ARM_GCC_541\Debug\ADC_1P_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_0.o .\CortexM0\ARM_GCC_541\Debug\ADC_0_PM.o .\CortexM0\ARM_GCC_541\Debug\CapSense.o .\CortexM0\ARM_GCC_541\Debug\CapSense_PM.o .\CortexM0\ARM_GCC_541\Debug\CapSense_CSHL.o .\CortexM0\ARM_GCC_541\Debug\CapSense_INT.o .\CortexM0\ARM_GCC_541\Debug\CapSense_TunerHelper.o .\CortexM0\ARM_GCC_541\Debug\CapSense_SMS.o .\CortexM0\ARM_GCC_541\Debug\ADC_EOC_Int.o .\CortexM0\ARM_GCC_541\Debug\DieTemp.o .\CortexM0\ARM_GCC_541\Debug\ADC_2_Buffer.o .\CortexM0\ARM_GCC_541\Debug\ADC_2_Buffer_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_3_Buffer.o .\CortexM0\ARM_GCC_541\Debug\ADC_3_Buffer_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_1M.o .\CortexM0\ARM_GCC_541\Debug\ADC_1M_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_2.o .\CortexM0\ARM_GCC_541\Debug\ADC_2_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_3.o .\CortexM0\ARM_GCC_541\Debug\ADC_3_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC.o .\CortexM0\ARM_GCC_541\Debug\ADC_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_INT.o .\CortexM0\ARM_GCC_541\Debug\Comp_0.o .\CortexM0\ARM_GCC_541\Debug\Comp_0_PM.o .\CortexM0\ARM_GCC_541\Debug\CompP_0.o .\CortexM0\ARM_GCC_541\Debug\CompP_0_PM.o .\CortexM0\ARM_GCC_541\Debug\CompM_0.o .\CortexM0\ARM_GCC_541\Debug\CompM_0_PM.o .\CortexM0\ARM_GCC_541\Debug\Comp_1.o .\CortexM0\ARM_GCC_541\Debug\Comp_1_PM.o .\CortexM0\ARM_GCC_541\Debug\CompP_1.o .\CortexM0\ARM_GCC_541\Debug\CompP_1_PM.o .\CortexM0\ARM_GCC_541\Debug\CompM_1.o .\CortexM0\ARM_GCC_541\Debug\CompM_1_PM.o .\CortexM0\ARM_GCC_541\Debug\LPComp_Int.o .\CortexM0\ARM_GCC_541\Debug\Wakeup_Pin.o .\CortexM0\ARM_GCC_541\Debug\Wakeup_Pin_PM.o .\CortexM0\ARM_GCC_541\Debug\Wakeup_Pin_Int.o .\CortexM0\ARM_GCC_541\Debug\SPI.o .\CortexM0\ARM_GCC_541\Debug\SPI_SPI_UART.o .\CortexM0\ARM_GCC_541\Debug\SPI_PM.o .\CortexM0\ARM_GCC_541\Debug\SPI_SPI.o .\CortexM0\ARM_GCC_541\Debug\SPI_BOOT.o .\CortexM0\ARM_GCC_541\Debug\SPI_SPI_BOOT.o .\CortexM0\ARM_GCC_541\Debug\Output_Pin_0.o .\CortexM0\ARM_GCC_541\Debug\Output_Pin_0_PM.o .\CortexM0\ARM_GCC_541\Debug\Output_Pin_1.o .\CortexM0\ARM_GCC_541\Debug\Output_Pin_1_PM.o .\CortexM0\ARM_GCC_541\Debug\Input_Pin_0.o .\CortexM0\ARM_GCC_541\Debug\Input_Pin_0_PM.o .\CortexM0\ARM_GCC_541\Debug\Input_Pin_1.o .\CortexM0\ARM_GCC_541\Debug\Input_Pin_1_PM.o .\CortexM0\ARM_GCC_541\Debug\Input_0_Int.o .\CortexM0\ARM_GCC_541\Debug\Input_1_Int.o .\CortexM0\ARM_GCC_541\Debug\Timer_Pin.o .\CortexM0\ARM_GCC_541\Debug\Timer_Pin_PM.o .\CortexM0\ARM_GCC_541\Debug\Timer_Int.o .\CortexM0\ARM_GCC_541\Debug\Clock_1MHz.o .\CortexM0\ARM_GCC_541\Debug\PWM_0_Int.o .\CortexM0\ARM_GCC_541\Debug\PWM_0_Out.o .\CortexM0\ARM_GCC_541\Debug\PWM_0_Out_PM.o .\CortexM0\ARM_GCC_541\Debug\PWM_1_Out.o .\CortexM0\ARM_GCC_541\Debug\PWM_1_Out_PM.o .\CortexM0\ARM_GCC_541\Debug\PWM_2_Out.o .\CortexM0\ARM_GCC_541\Debug\PWM_2_Out_PM.o .\CortexM0\ARM_GCC_541\Debug\Timer.o .\CortexM0\ARM_GCC_541\Debug\Timer_PM.o .\CortexM0\ARM_GCC_541\Debug\PWM_2.o .\CortexM0\ARM_GCC_541\Debug\PWM_2_PM.o .\CortexM0\ARM_GCC_541\Debug\PWM_1.o .\CortexM0\ARM_GCC_541\Debug\PWM_1_PM.o .\CortexM0\ARM_GCC_541\Debug\PWM_0.o .\CortexM0\ARM_GCC_541\Debug\PWM_0_PM.o .\CortexM0\ARM_GCC_541\Debug\I2C.o .\CortexM0\ARM_GCC_541\Debug\I2C_I2C_INT.o .\CortexM0\ARM_GCC_541\Debug\I2C_I2C.o .\CortexM0\ARM_GCC_541\Debug\I2C_I2C_BOOT.o .\CortexM0\ARM_GCC_541\Debug\I2C_I2C_SLAVE.o .\CortexM0\ARM_GCC_541\Debug\I2C_PM.o .\CortexM0\ARM_GCC_541\Debug\I2C_BOOT.o .\CortexM0\ARM_GCC_541\Debug\CapSense_SampleClk.o .\CortexM0\ARM_GCC_541\Debug\CapSense_SenseClk.o .\CortexM0\ARM_GCC_541\Debug\ADC_IRQ.o .\CortexM0\ARM_GCC_541\Debug\ADC_intClock.o .\CortexM0\ARM_GCC_541\Debug\SPI_SCBCLK.o .\CortexM0\ARM_GCC_541\Debug\SPI_ss_s.o .\CortexM0\ARM_GCC_541\Debug\SPI_ss_s_PM.o .\CortexM0\ARM_GCC_541\Debug\SPI_miso_s.o .\CortexM0\ARM_GCC_541\Debug\SPI_miso_s_PM.o .\CortexM0\ARM_GCC_541\Debug\SPI_sclk_s.o .\CortexM0\ARM_GCC_541\Debug\SPI_sclk_s_PM.o .\CortexM0\ARM_GCC_541\Debug\SPI_mosi_s.o .\CortexM0\ARM_GCC_541\Debug\SPI_mosi_s_PM.o .\CortexM0\ARM_GCC_541\Debug\I2C_SCBCLK.o .\CortexM0\ARM_GCC_541\Debug\I2C_sda.o .\CortexM0\ARM_GCC_541\Debug\I2C_sda_PM.o .\CortexM0\ARM_GCC_541\Debug\I2C_scl.o .\CortexM0\ARM_GCC_541\Debug\I2C_scl_PM.o .\CortexM0\ARM_GCC_541\Debug\I2C_SCB_IRQ.o .\CortexM0\ARM_GCC_541\Debug\CyFlash.o .\CortexM0\ARM_GCC_541\Debug\CyLib.o .\CortexM0\ARM_GCC_541\Debug\cyPm.o .\CortexM0\ARM_GCC_541\Debug\cyutils.o .\CortexM0\ARM_GCC_541\Debug\CyDMA.o .\CortexM0\ARM_GCC_541\Debug\CyLFClk.o .\CortexM0\ARM_GCC_541\Debug\cy_em_eeprom.o .\CortexM0\ARM_GCC_541\Debug\UART_1.o .\CortexM0\ARM_GCC_541\Debug\UART_1_SPI_UART.o .\CortexM0\ARM_GCC_541\Debug\UART_1_SPI_UART_INT.o .\CortexM0\ARM_GCC_541\Debug\UART_1_PM.o .\CortexM0\ARM_GCC_541\Debug\UART_1_UART.o .\CortexM0\ARM_GCC_541\Debug\UART_1_BOOT.o .\CortexM0\ARM_GCC_541\Debug\UART_1_UART_BOOT.o .\CortexM0\ARM_GCC_541\Debug\UART_1_SCBCLK.o .\CortexM0\ARM_GCC_541\Debug\UART_1_tx.o .\CortexM0\ARM_GCC_541\Debug\UART_1_tx_PM.o .\CortexM0\ARM_GCC_541\Debug\UART_1_rx.o .\CortexM0\ARM_GCC_541\Debug\UART_1_rx_PM.o .\CortexM0\ARM_GCC_541\Debug\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a
arm-none-eabi-gcc.exe -Wl,--start-group -o "C:\Users\Larry\Documents\PSoC Creator\bwsi\bank-protocol\bank-protocol.cydsn\CortexM0\ARM_GCC_541\Debug\bank-protocol.elf" .\CortexM0\ARM_GCC_541\Debug\main.o .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o .\CortexM0\ARM_GCC_541\Debug\cymetadata.o .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_P4_v2_60\PSoC4\Library\CapsenseP4Library_GCC.a" -mcpu=cortex-m0 -mthumb -L Generated_Source\PSoC4 -Wl,-Map,.\CortexM0\ARM_GCC_541\Debug/bank-protocol.map -T Generated_Source\PSoC4\cm0gcc.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -Og -ffat-lto-objects -Wl,--end-group
cyelftool.exe -C "C:\Users\Larry\Documents\PSoC Creator\bwsi\bank-protocol\bank-protocol.cydsn\CortexM0\ARM_GCC_541\Debug\bank-protocol.elf" --flash_row_size 128 --flash_size 131072 --flash_offset 0x00000000
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
cyelftool.exe -S "C:\Users\Larry\Documents\PSoC Creator\bwsi\bank-protocol\bank-protocol.cydsn\CortexM0\ARM_GCC_541\Debug\bank-protocol.elf"
Flash used: 3590 of 131072 bytes (2.7%).
SRAM used: 2576 of 16384 bytes (15.7%). Stack: 2048 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 07/16/2018 16:39:20 ---------------
