/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jul 20 11:24:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AIF_WB_SAT_CORE_INTR2_0_0_H__
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_H__

/***************************************************************************
 *AIF_WB_SAT_CORE_INTR2_0_0 - Wfe Interrupt In 0 Register Set 0
 ***************************************************************************/
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS 0x000b0800 /* CPU interrupt Status Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET   0x000b0804 /* CPU interrupt Set Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR 0x000b0808 /* CPU interrupt Clear Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS 0x000b080c /* CPU interrupt Mask Status Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET 0x000b0810 /* CPU interrupt Mask Set Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR 0x000b0814 /* CPU interrupt Mask Clear Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS 0x000b0818 /* PCI interrupt Status Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET   0x000b081c /* PCI interrupt Set Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR 0x000b0820 /* PCI interrupt Clear Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS 0x000b0824 /* PCI interrupt Mask Status Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET 0x000b0828 /* PCI interrupt Mask Set Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR 0x000b082c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_reserved0_MASK   0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_reserved0_SHIFT  11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_TIMER1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_STATUS_TIMER0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_reserved0_MASK      0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_reserved0_SHIFT     11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_TIMER1_INTR_MASK    0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_TIMER1_INTR_SHIFT   1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_TIMER1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_SET :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_TIMER0_INTR_MASK    0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_TIMER0_INTR_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_SET_TIMER0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_reserved0_MASK    0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_reserved0_SHIFT   11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_TIMER1_INTR_MASK  0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_TIMER1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_TIMER0_INTR_MASK  0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_CLEAR_TIMER0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_reserved0_MASK 0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_reserved0_SHIFT 11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_STATUS_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_reserved0_MASK 0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_reserved0_SHIFT 11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_SET :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_SET_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_reserved0_MASK 0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_reserved0_SHIFT 11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: CPU_MASK_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_CPU_MASK_CLEAR_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_reserved0_MASK   0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_reserved0_SHIFT  11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_TIMER1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_STATUS_TIMER0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_reserved0_MASK      0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_reserved0_SHIFT     11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_TIMER1_INTR_MASK    0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_TIMER1_INTR_SHIFT   1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_TIMER1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_SET :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_TIMER0_INTR_MASK    0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_TIMER0_INTR_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_SET_TIMER0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_reserved0_MASK    0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_reserved0_SHIFT   11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_TIMER1_INTR_MASK  0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_TIMER1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_TIMER0_INTR_MASK  0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_CLEAR_TIMER0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_reserved0_MASK 0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_reserved0_SHIFT 11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_STATUS_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_reserved0_MASK 0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_reserved0_SHIFT 11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_SET :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_SET_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_reserved0_MASK 0xfffff800
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_reserved0_SHIFT 11

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: CLPDTR_PING_SLC0_INTR [10:10] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: CLPDTR_PING_SLC1_INTR [09:09] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: CLPDTR_PING_SLC2_INTR [08:08] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC2_INTR_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC2_INTR_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: CLPDTR_PING_SLC3_INTR [07:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC3_INTR_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC3_INTR_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: CLPDTR_PONG_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: CLPDTR_PONG_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: CLPDTR_PONG_SLC2_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC2_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC2_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC2_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: CLPDTR_PONG_SLC3_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC3_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC3_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC3_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0_0 :: PCI_MASK_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_0_PCI_MASK_CLEAR_TIMER0_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_AIF_WB_SAT_CORE_INTR2_0_0_H__ */

/* End of File */
