{"vcs1":{"timestamp_begin":1677554637.785029302, "rt":0.38, "ut":0.15, "st":0.11}}
{"vcselab":{"timestamp_begin":1677554638.225306653, "rt":0.41, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1677554638.681386303, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677554637.493696519}
{"VCS_COMP_START_TIME": 1677554637.493696519}
{"VCS_COMP_END_TIME": 1677554638.946730184}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 338048}}
{"stitch_vcselab": {"peak_mem": 239036}}
