////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.49d
//  \   \         Application: netgen
//  /   /         Filename: mb_mcs.v
// /___/   /\     Timestamp: Wed Apr 23 00:27:48 2014
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog /home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_dir/tmp/_cg/mb_mcs.ngc /home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_dir/tmp/_cg/mb_mcs.v 
// Device	: 6slx45csg324-3
// Input file	: /home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_dir/tmp/_cg/mb_mcs.ngc
// Output file	: /home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_dir/tmp/_cg/mb_mcs.v
// # of Modules	: 1
// Design Name	: mb_mcs
// Xilinx        : /opt/Xilinx/14.4/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module mb_mcs (
  Clk, Reset, IO_Ready, UART_Rx, IO_Addr_Strobe, IO_Read_Strobe, IO_Write_Strobe, UART_Tx, FIT1_Interrupt, FIT1_Toggle, PIT1_Interrupt, PIT1_Toggle, 
GPI1_Interrupt, INTC_IRQ, IO_Read_Data, GPI1, INTC_Interrupt, IO_Address, IO_Byte_Enable, IO_Write_Data, GPO1
)/* synthesis syn_black_box syn_noprune=1 */;
  input Clk;
  input Reset;
  input IO_Ready;
  input UART_Rx;
  output IO_Addr_Strobe;
  output IO_Read_Strobe;
  output IO_Write_Strobe;
  output UART_Tx;
  output FIT1_Interrupt;
  output FIT1_Toggle;
  output PIT1_Interrupt;
  output PIT1_Toggle;
  output GPI1_Interrupt;
  output INTC_IRQ;
  input [31 : 0] IO_Read_Data;
  input [31 : 0] GPI1;
  input [0 : 0] INTC_Interrupt;
  output [31 : 0] IO_Address;
  output [3 : 0] IO_Byte_Enable;
  output [31 : 0] IO_Write_Data;
  output [31 : 0] GPO1;
  
  // synthesis translate_off
  
  wire \U0/iomodule_0/IO_Addr_Strobe_168 ;
  wire \U0/iomodule_0/IO_Read_Strobe_169 ;
  wire \U0/iomodule_0/IO_Write_Strobe_170 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX_171 ;
  wire \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/Clk_En_Out_i ;
  wire \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i ;
  wire \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_interrupt_i ;
  wire \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i ;
  wire \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Interrupt ;
  wire \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_IRQ ;
  wire N1;
  wire \U0/ilmb_cntlr/lmb_as_179 ;
  wire \U0/ilmb_cntlr/Sl_Rdy_180 ;
  wire \U0/Debug.mdm_0/tdo ;
  wire \U0/Debug.mdm_0/capture ;
  wire \U0/Debug.mdm_0/drck_i ;
  wire \U0/Debug.mdm_0/sel ;
  wire \U0/Debug.mdm_0/shift ;
  wire \U0/Debug.mdm_0/tdi ;
  wire \U0/Debug.mdm_0/update ;
  wire \U0/Debug.mdm_0/drck ;
  wire \U0/filter_reset.reset_vec[2]_filter_reset.reset_vec[1]_OR_2_o ;
  wire \U0/microblaze_0_mdm_bus_Dbg_Shift ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_191 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i_192 ;
  wire \U0/Debug_SYS_Rst_Reset_OR_1_o ;
  wire \U0/LMB_Rst_197 ;
  wire \U0/dlmb_LMB_Ready ;
  wire \U0/dlmb_M_AddrStrobe ;
  wire \U0/dlmb_M_WriteStrobe ;
  wire \U0/dlmb_M_ReadStrobe ;
  wire \U0/dlmb_LMB_Rst ;
  wire \U0/ilmb_M_AddrStrobe ;
  wire \U0/ilmb_LMB_Rst ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Wakeup_387 ;
  wire \U0/iomodule_0/GND_4424_o_lmb_reg_write_AND_411_o1 ;
  wire \U0/iomodule_0/GND_4424_o_lmb_reg_write_AND_399_o1 ;
  wire \U0/iomodule_0/PWR_119_o_lmb_reg_write_AND_416_o1 ;
  wire \U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ;
  wire \U0/iomodule_0/pit1_write_ctrl ;
  wire \U0/iomodule_0/pit1_write_preload ;
  wire \U0/iomodule_0/intc_write_cier ;
  wire \U0/iomodule_0/intc_write_ciar ;
  wire \U0/iomodule_0/gpo1_write ;
  wire \U0/iomodule_0/intc_write_cimr ;
  wire \U0/iomodule_0/uart_tx_write ;
  wire \U0/iomodule_0/intc_write_civar ;
  wire \U0/iomodule_0/uart_status_read ;
  wire \U0/iomodule_0/uart_rx_read ;
  wire \U0/iomodule_0/GND_4424_o_LMB_WriteStrobe_MUX_4801_o ;
  wire \U0/iomodule_0/GND_4424_o_LMB_ReadStrobe_MUX_4799_o ;
  wire \U0/iomodule_0/LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o ;
  wire \U0/iomodule_0/LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o ;
  wire \U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ;
  wire \U0/iomodule_0/lmb_io_select_keep_423 ;
  wire \U0/iomodule_0/Using_IO_Bus.io_read_keep_424 ;
  wire \U0/iomodule_0/io_ready_Q_431 ;
  wire \U0/iomodule_0/lmb_reg_write_432 ;
  wire \U0/iomodule_0/lmb_reg_read_433 ;
  wire \U0/iomodule_0/lmb_reg_read_Q_434 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/loop_Bit ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/not_First.Out1_500 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/loop_Bit ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/not_First.Out1_502 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/loop_Bit ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/not_First.Out1_504 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/loop_Bit ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/not_First.Out1_506 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/loop_Bit ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/not_First.Out1_508 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/loop_Bit ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/not_First.Out1_510 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/loop_Bit ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/not_First.Out1_512 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/loop_Bit ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/not_First.Out1_514 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/loop_Bit ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1_516 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_518 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i_519 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i_520 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i_521 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i_522 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/Clk_En_Out_i_523 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/Clk_En_Out_i_524 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/Clk_En_Out_i_525 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/loop_Bit ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1_527 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[0] ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[3] ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[5] ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[6] ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Frame_Error ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i_535 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i_545 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent_546 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[3] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[7] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[11] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[16] ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<10>_647 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<9>_648 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<9>_649 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<8>_650 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<8>_651 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<7>_652 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<7>_653 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<6>_654 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<6>_655 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<5>_656 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<5>_657 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<4>_658 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<4>_659 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<3>_660 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<3>_661 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<2>_662 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<2>_663 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<1>_664 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<1>_665 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<0>_666 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<0>_667 ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2-In4 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o12_703 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_WRITE_CIAR_fast_ack[11]_OR_338_o1 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_7 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_81 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_3_709 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_82 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_91 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_92 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_10 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_4_714 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_71 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_83 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_84 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_93 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_31_719 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_85 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_94 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_95 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_101 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_41_724 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_72 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_86 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_87 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_96 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_32_729 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_88 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_97 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_98 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_102 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_42_734 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_73 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_89 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_810 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_99 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_33_739 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_811 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_910 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_911 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_103 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_43_744 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_74 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_812 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_813 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_912 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_34_749 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_814 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_913 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_914 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_104 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_44_754 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_75 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_815 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_816 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_915 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_35_759 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_817 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_916 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_917 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_105 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_45_764 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_76 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_818 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_819 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_918 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_36_769 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_820 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_919 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_920 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_106 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_46_774 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_77 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_821 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_822 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_921 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_37_779 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_823 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_922 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_923 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_107 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_47_784 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_78 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_824 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_825 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_924 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_38_789 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_826 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_925 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_926 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_108 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_48_794 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_79 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_827 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_828 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_927 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_39_799 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_829 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_928 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_929 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_109 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_49_804 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_710 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_830 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_831 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_930 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_310_809 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_832 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_931 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_932 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1010 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_410_814 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_711 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_833 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_834 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_933 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_311_819 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_835 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_934 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_935 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1011 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_411_824 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_712 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_836 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_837 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_936 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_312_829 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_838 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_937 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_938 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1012 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_412_834 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1-In ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2-In_836 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_READ_CISR_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[0] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[2] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[3] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[4] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0401 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[3] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[7] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[11] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[16] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<0> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<1> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<2> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<3> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<4> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<5> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<6> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<7> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<8> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<9> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<10> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<11> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<12> ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_878 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_879 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_880 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16_881 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_3_886 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_3_887 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_7_888 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_7_889 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_11_890 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_11_891 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_16_892 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_16_893 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2_1102 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1_1103 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/interrupt_16_1104 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.do_fast_ack_1105 ;
  wire \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_wrap_Using_PIT.count_load_n_AND_448_o1 ;
  wire \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ;
  wire \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ;
  wire \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.reload_1270 ;
  wire \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_written_1271 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_Out ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_4567 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_0123 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Run_tx_Start_AND_433_o ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_45 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_23 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_01 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_67 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start_1324 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/serial_Data_1325 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_1326 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/div16 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/_n0073_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/recycle ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_GND_4488_o_MUX_4862_o ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_GND_4488_o_MUX_4845_o ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX_GND_4488_o_MUX_4843_o ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_PWR_129_o_MUX_4840_o ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_1360 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_1361 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX_1362 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1_1364 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_Read_inv ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/TX_Buffer_Empty_INV_312_o ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error_1377 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error_1378 ;
  wire \U0/microblaze_I/LOCKSTEP_Master_Out[9] ;
  wire \U0/microblaze_I/LOCKSTEP_Master_Out[5] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[3] ;
  wire \U0/microblaze_I/LOCKSTEP_Master_Out[2] ;
  wire \U0/microblaze_I/local_sig[2] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_1385 ;
  wire \U0/microblaze_I/local_sig[3676] ;
  wire \U0/microblaze_I/local_sig[3675] ;
  wire \U0/microblaze_I/local_sig[3674] ;
  wire \U0/microblaze_I/local_sig[3673] ;
  wire \U0/microblaze_I/local_sig[3672] ;
  wire \U0/microblaze_I/local_sig[3671] ;
  wire \U0/microblaze_I/local_sig[3670] ;
  wire \U0/microblaze_I/local_sig[3669] ;
  wire \U0/microblaze_I/local_sig[3668] ;
  wire \U0/microblaze_I/local_sig[3667] ;
  wire \U0/microblaze_I/local_sig[3666] ;
  wire \U0/microblaze_I/local_sig[3665] ;
  wire \U0/microblaze_I/local_sig[3664] ;
  wire \U0/microblaze_I/local_sig[3663] ;
  wire \U0/microblaze_I/local_sig[3662] ;
  wire \U0/microblaze_I/local_sig[3661] ;
  wire \U0/microblaze_I/local_sig[3660] ;
  wire \U0/microblaze_I/local_sig[3659] ;
  wire \U0/microblaze_I/local_sig[3658] ;
  wire \U0/microblaze_I/local_sig[3657] ;
  wire \U0/microblaze_I/local_sig[3656] ;
  wire \U0/microblaze_I/local_sig[3655] ;
  wire \U0/microblaze_I/local_sig[3654] ;
  wire \U0/microblaze_I/local_sig[3653] ;
  wire \U0/microblaze_I/local_sig[3652] ;
  wire \U0/microblaze_I/local_sig[3651] ;
  wire \U0/microblaze_I/local_sig[3650] ;
  wire \U0/microblaze_I/local_sig[3649] ;
  wire \U0/microblaze_I/local_sig[3648] ;
  wire \U0/microblaze_I/local_sig[3647] ;
  wire \U0/microblaze_I/local_sig[3646] ;
  wire \U0/microblaze_I/local_sig[3645] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.combined_iready ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Reset_Debug_Rst_OR_4_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF.reset_temp_1454 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr_1503 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.branch_with_delay ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop_1505 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/of_brki_0x18 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.ok_To_Stop ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.jump ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal_N ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.LWX_SWX_Write_Carry ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.set_BIP ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.MTSMSR_Write ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.write_Carry ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.new_Carry ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In_1519 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16_1521 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8_1522 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op_1523 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr_1524 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.carry_In ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Write_dbg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i_1535 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i_1536 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_1537 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_1538 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.mem_Strobe ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep_1542 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.carry ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.bip_Active ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.reg_neg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.reg_zero ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Carry ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_SPR ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_SPR ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_SPR ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_SPR ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_SPR ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_SPR ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_SPR ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op2_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_SPR ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.EX_CarryIn_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.control_carry ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.maintain_sign_n ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.invert_result ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/op2_is_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/alu_AddSub ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.alu_AddSub_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/logic_Res_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[29] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[0] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/msb ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/mul_ALU_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/data_Shift_Res ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/xor_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_Sum ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_FSL_Atomic_AND_167_o1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o111 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o15 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x182_2285 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4333_o11 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1013_inv ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable3 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1042_inv_2292 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0917 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sub_Carry ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val2_n_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_DI_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val1_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Test_Equal_N_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Test_Equal_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_S_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force1_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Valid_Reg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4177_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force2_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4185_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4397_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4150_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_II ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_inHibit_EX_MUX_4288_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_IExt_Exception_AND_20_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4396_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_92_o_2315 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4231_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4186_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_Select ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[3]_take_Intr_Now_AND_107_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4329_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_PWR_12_o_MUX_4237_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[0]_GND_12_o_MUX_4178_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel[0]_instr_OF[0]_mux_46_OUT<0> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel[0]_instr_OF[0]_mux_46_OUT<1> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_II ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_INV_128_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cycle_take_intr_MUX_4341_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<0> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<1> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<2> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<3> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<4> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle_take_Break_MUX_4344_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_inHibit_EX_MUX_4104_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry2 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_OF[10]_MUX_4402_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_2 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_ALU_Carry ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_OF[3]_MUX_4188_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_2 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_2 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_22_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_Carry2 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ext_BRK_OR_88_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_n ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0912_2355 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_without_dbg ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_n ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupts_I_2358 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4242_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4241_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[30]_GND_12_o_MUX_4234_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select_I ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/dready_Valid ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_3 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_3 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clr_NM_BRK ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0933 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_2372 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ext_BRK_ext_nm_brk_i_OR_87_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_carry3_sel ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/MSR_Carry ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_DI2 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_jump2 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_GND_12_o_MUX_4276_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_without_dready ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_Select ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_DI1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_jump1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_Carry1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_I_S ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I_2388 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_2391 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_2392 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_2393 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_2394 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_2395 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_2396 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I_2397 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I_2398 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle_2399 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cycle_2400 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_2401 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I_2402 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_2403 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I_2404 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing_2405 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry_2406 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_dynamic_instr_Address.old_IE_value_2408 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready_2409 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2410 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_NM_Break_2411 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2412 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i_2413 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I_2414 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_2415 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle_2416 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first_2417 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_DI ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_S ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val2_N ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force2 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/buffer_Full ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/of_Valid_early ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO111118 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2456 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_6_2457 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_7_2458 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_71_2459 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_8_2460 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0345_inv ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count6 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count5 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count4 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count3 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count2 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_222_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_220_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/GND_164_o_PWR_65_o_MUX_4604_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/which_pc ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.point_hit ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit_dbg_brki_hit_OR_228_o ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_CPU ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_2 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.pc_brk_insert_2497 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<0> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<1> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<2> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<3> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<4> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<5> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<6> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<7> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<8> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<9> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<10> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<11> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<12> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<13> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<14> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<15> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<16> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<17> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<18> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<19> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<20> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<21> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<22> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<23> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<24> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<25> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<26> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<27> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<28> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<29> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<30> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<31> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<32> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_2538 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_2540 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_2541 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_2542 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_2545 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i_2579 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_2580 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit_2581 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_2582 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_2583 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec_2584 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1_2586 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_shifting_CLK_2588 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[6] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[5] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[4] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[3] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[2] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_11_2601 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[0] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_2603 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_2604 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_2605 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd_2606 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_2607 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_2608 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk_2611 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_TClk_2612 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk_2613 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk_2614 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[5] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[4] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[0] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[8] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_2619 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[0] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[16] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[17] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[18] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[19] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[20] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[22] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[23] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[24] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[25] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[27] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr2_TCK_2664 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En_1_2665 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_brki_hit_1_2667 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.sleep_1_2668 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.running_clock_1_2669 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.stop_CPU_1_2670 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[15] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[14] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[11] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[10] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[9] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[8] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[7] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[6] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[5] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[4] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[3] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[2] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[1] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[0] ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_i ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<2> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<3> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<4> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<5> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<6> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<7> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<8> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<1> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<0> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<1> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<1> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<2> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<2> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<3> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<3> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<4> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<4> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<5> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<5> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<6> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<6> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<7> ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<7> ;
  wire \U0/dlmb_cntlr/Sl_Rdy_2750 ;
  wire \U0/dlmb_cntlr/lmb_as_2751 ;
  wire \U0/dlmb_cntlr/lmb_select ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Old_MDM_SEL ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[2] ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[3] ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[4] ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[10] ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[11] ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[26] ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[27] ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[31] ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[1] ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL_SHIFT_AND_363_o ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_2787 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Dbg_Reg_En[7] ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Dbg_Reg_En[5] ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_376_o1 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_command[0]_equal_17_o ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_379_o ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync_detected_2811 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/ID_TDO_2 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/ID_TDO_1 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_2 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_1 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<0> ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<1> ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<2> ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<3> ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<4> ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<5> ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<6> ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<7> ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK_2852 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ;
  wire N2;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o11 ;
  wire N4;
  wire N6;
  wire N8;
  wire N10;
  wire N12;
  wire N14;
  wire N16;
  wire N18;
  wire N20;
  wire N22;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire N24;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire N28;
  wire N30;
  wire N32;
  wire N34;
  wire N36;
  wire N38;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op2_I1 ;
  wire N40;
  wire N42;
  wire N44;
  wire N46;
  wire N48;
  wire N50;
  wire N52;
  wire N54;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o1 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o11_2941 ;
  wire N56;
  wire N58;
  wire N60;
  wire N62;
  wire N64;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x18 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x183_2948 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x184_2949 ;
  wire N66;
  wire N68;
  wire N72;
  wire N74;
  wire N76;
  wire N78;
  wire N80;
  wire N82;
  wire N84;
  wire N86;
  wire N88;
  wire N90;
  wire N92;
  wire N94;
  wire N96;
  wire N98;
  wire N100;
  wire N102;
  wire N104;
  wire N106;
  wire N108;
  wire N110;
  wire N112;
  wire N114;
  wire N116;
  wire N118;
  wire N120;
  wire N122;
  wire N124;
  wire N126;
  wire N128;
  wire N130;
  wire N132;
  wire N134;
  wire N136;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i1 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i12 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i14 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i15_2988 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i16_2989 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i110 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i112 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i113_2992 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i114_2993 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i115_2994 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i116_2995 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i117_2996 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i118_2997 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i119_2998 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i120_2999 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i121_3000 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i122_3001 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i123_3002 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i124_3003 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i125_3004 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i126_3005 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i127_3006 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128_3007 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i131 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132_3009 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i133_3010 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i134_3011 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i135_3012 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i136_3013 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i137_3014 ;
  wire N138;
  wire N140;
  wire N142;
  wire N144;
  wire \U0/iomodule_0/lmb_io_select_keep_glue_set_3019 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16_glue_set_3020 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_glue_ce_3021 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_glue_set_3022 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_glue_ce_3023 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_glue_set_3024 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_glue_ce_3025 ;
  wire \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_glue_set_3026 ;
  wire \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_glue_rst_3027 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i_glue_rst_3028 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I_glue_set_3029 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error_glue_set_3030 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error_glue_set_3031 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set_3032 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_ce_3033 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set_3034 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set_3035 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_ce ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_set_3037 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE_glue_set_3038 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_glue_set_3039 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_0_glue_set_3040 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_1_glue_set_3041 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_glue_set_3042 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_glue_ce_3043 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_glue_set_3044 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_glue_set_3045 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_glue_set_3046 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_glue_set_3047 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_ce_3048 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_rst_3049 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_glue_set_3050 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_glue_set_3051 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_glue_set_3052 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_glue_set_3053 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_ce ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set_3055 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Part_Of_Zero_Carry_Start_rt_3056 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_Carry_MUXCY_rt_3057 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean_iReady_MuxCY_rt_3058 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.The_First_BreakPoints.MUXCY_Post_rt_3059 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt_3060 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt_3061 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt_3062 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt_3063 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt_3064 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt_3065 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I_rt_3066 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].XORCY_I_rt_3067 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_rstpot_3068 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_rstpot_3069 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i_rstpot_3070 ;
  wire \U0/iomodule_0/Using_IO_Bus.io_read_keep_rstpot_3071 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i_rstpot_3072 ;
  wire \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i_rstpot_3073 ;
  wire \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_rstpot_3074 ;
  wire \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.reload_rstpot_3075 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_rstpot_3076 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_rstpot_3077 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_rstpot_3078 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0_rstpot_3079 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_rstpot_3080 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_rstpot_3081 ;
  wire \U0/iomodule_0/io_ready_Q_rstpot_3082 ;
  wire \U0/iomodule_0/IO_Addr_Strobe_rstpot_3083 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i_rstpot_3084 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i_rstpot_3085 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i_rstpot_3086 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i_rstpot_3087 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/Clk_En_Out_i_rstpot_3088 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/Clk_En_Out_i_rstpot_3089 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/Clk_En_Out_i_rstpot_3090 ;
  wire \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/Clk_En_Out_i_rstpot_3091 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent_rstpot_3092 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start_rstpot_3093 ;
  wire \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_rstpot_3094 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready_rstpot_3095 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr_rstpot_3096 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_rstpot_3097 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_rstpot_3098 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_rstpot_3099 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_rstpot_3100 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_rstpot_3101 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_rstpot_3102 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd_rstpot_3103 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_rstpot_3104 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_rstpot_3105 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_rstpot_3106 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_rstpot_3107 ;
  wire \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_rstpot1_3108 ;
  wire N146;
  wire N148;
  wire N150;
  wire N152;
  wire N156;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_4_3114 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_27_3115 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_11_3116 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift1_3117 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift2_3118 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift3_3119 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift4_3120 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift5_3121 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift6_3122 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift7_3123 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift8_3124 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift9_3125 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift10_3126 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift11_3127 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12_3128 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift13_3129 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14_3130 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_271_3131 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_41_3132 ;
  wire \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_111_3133 ;
  wire \NLW_U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I_RUNTEST_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I_TCK_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I_RESET_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I_TMS_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/BUFG_DRCK1_O_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X_LO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L_LO_UNCONNECTED ;
  wire \NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_Q15_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE_Q_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv46_rdBus_FDRE_Q_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv46_rdBus_FDRE_Q_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv46_rdBus_FDRE_Q_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv46_rdBus_FDRE_Q_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv46_rdBus_FDRE_Q_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv46_rdBus_FDRE_Q_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv46_rdBus_FDRE_Q_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE_Q_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_REGCEA_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_REGCEB_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPA<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPA<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPA<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPB<1>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPB<0>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<2>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<31>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<30>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<29>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<28>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<27>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<26>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<25>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<24>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<23>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<22>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<21>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<20>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<19>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<18>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<17>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<16>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<15>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<14>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<13>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<12>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<11>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<10>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<9>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<8>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<7>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<6>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<5>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<4>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<3>_UNCONNECTED ;
  wire \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<2>_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_4_Q15_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_27_Q15_UNCONNECTED ;
  wire \NLW_U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_11_Q15_UNCONNECTED ;
  wire [31 : 31] \NlwRenamedSignal_U0/iomodule_0/IO_Address ;
  wire [29 : 0] \U0/iomodule_0/IO_Address ;
  wire [3 : 0] \U0/iomodule_0/IO_Byte_Enable ;
  wire [31 : 0] \U0/iomodule_0/IO_Write_Data ;
  wire [31 : 0] \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i ;
  wire [2 : 0] \U0/filter_reset.reset_vec ;
  wire [1 : 0] \U0/dlmb_Sl_Ready ;
  wire [31 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write ;
  wire [3 : 0] \U0/dlmb_port_BRAM_WEN ;
  wire [31 : 0] \U0/dlmb_port_BRAM_Din ;
  wire [3 : 0] \U0/dlmb_M_BE ;
  wire [23 : 0] \U0/dlmb_M_DBus ;
  wire [31 : 0] \U0/dlmb_LMB_ReadDBus ;
  wire [31 : 0] \U0/dlmb_M_ABus ;
  wire [31 : 0] \U0/ilmb_port_BRAM_Din ;
  wire [29 : 17] \U0/ilmb_M_ABus ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i ;
  wire [5 : 0] \U0/iomodule_0/lmb_abus_Q ;
  wire [31 : 0] \U0/iomodule_0/write_data ;
  wire [31 : 0] \U0/iomodule_0/io_bus_read_data ;
  wire [1 : 1] \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.Clk_En_I ;
  wire [1 : 1] \U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.Clk_En_I ;
  wire [7 : 0] \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data ;
  wire [31 : 0] \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data ;
  wire [31 : 0] \U0/iomodule_0/IOModule_Core_I1/intc_cipr ;
  wire [31 : 0] \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In ;
  wire [31 : 0] \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 ;
  wire [12 : 0] \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 ;
  wire [31 : 0] \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt ;
  wire [32 : 1] \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry ;
  wire [31 : 0] \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di ;
  wire [31 : 0] \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt ;
  wire [31 : 0] \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count ;
  wire [31 : 0] \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value ;
  wire [2 : 0] \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt ;
  wire [2 : 0] \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt ;
  wire [3 : 1] \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy ;
  wire [2 : 0] \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel ;
  wire [7 : 0] \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut ;
  wire [8 : 2] \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel ;
  wire [7 : 0] \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i ;
  wire [8 : 0] \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data ;
  wire [31 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK ;
  wire [31 : 16] \U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read ;
  wire [31 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper ;
  wire [3 : 1] \U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op ;
  wire [15 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value ;
  wire [4 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr ;
  wire [4 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I ;
  wire [29 : 17] \U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i ;
  wire [29 : 17] \U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low ;
  wire [31 : 30] \U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Addr ;
  wire [31 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result ;
  wire [31 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i ;
  wire [28 : 1] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i ;
  wire [31 : 1] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 ;
  wire [31 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data ;
  wire [31 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data ;
  wire [15 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg ;
  wire [32 : 1] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry ;
  wire [0 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext ;
  wire [31 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic ;
  wire [0 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend ;
  wire [16 : 16] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask ;
  wire [29 : 18] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry ;
  wire [30 : 28] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II ;
  wire [5 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero ;
  wire [5 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_I ;
  wire [10 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF ;
  wire [3 : 1] \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum ;
  wire [3 : 1] \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I ;
  wire [3 : 2] \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Carry ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byte_selects ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB ;
  wire [7 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut ;
  wire [6 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy ;
  wire [0 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count ;
  wire [32 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg ;
  wire [6 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 ;
  wire [1 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg ;
  wire [32 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg ;
  wire [7 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count ;
  wire [31 : 1] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain ;
  wire [0 : 0] \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_hit_1 ;
  wire [7 : 0] \U0/Debug.mdm_0/MDM_Core_I1/rx_Data ;
  wire [3 : 0] \U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter ;
  wire [3 : 0] \U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_4 ;
  wire [3 : 0] \U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector ;
  wire [4 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count ;
  wire [4 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result ;
  wire [7 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter ;
  wire [7 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din ;
  wire [7 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg ;
  wire [7 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 ;
  wire [7 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command ;
  wire [7 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut ;
  wire [3 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A ;
  wire [3 : 1] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy ;
  wire [3 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr ;
  wire [3 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A ;
  wire [3 : 1] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy ;
  wire [3 : 0] \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr ;
  assign
    IO_Address[31] = \NlwRenamedSignal_U0/iomodule_0/IO_Address [31],
    IO_Address[30] = \NlwRenamedSignal_U0/iomodule_0/IO_Address [31],
    IO_Address[29] = \U0/iomodule_0/IO_Address [29],
    IO_Address[28] = \U0/iomodule_0/IO_Address [28],
    IO_Address[27] = \U0/iomodule_0/IO_Address [27],
    IO_Address[26] = \U0/iomodule_0/IO_Address [26],
    IO_Address[25] = \U0/iomodule_0/IO_Address [25],
    IO_Address[24] = \U0/iomodule_0/IO_Address [24],
    IO_Address[23] = \U0/iomodule_0/IO_Address [23],
    IO_Address[22] = \U0/iomodule_0/IO_Address [22],
    IO_Address[21] = \U0/iomodule_0/IO_Address [21],
    IO_Address[20] = \U0/iomodule_0/IO_Address [20],
    IO_Address[19] = \U0/iomodule_0/IO_Address [19],
    IO_Address[18] = \U0/iomodule_0/IO_Address [18],
    IO_Address[17] = \U0/iomodule_0/IO_Address [17],
    IO_Address[16] = \U0/iomodule_0/IO_Address [16],
    IO_Address[15] = \U0/iomodule_0/IO_Address [15],
    IO_Address[14] = \U0/iomodule_0/IO_Address [14],
    IO_Address[13] = \U0/iomodule_0/IO_Address [13],
    IO_Address[12] = \U0/iomodule_0/IO_Address [12],
    IO_Address[11] = \U0/iomodule_0/IO_Address [11],
    IO_Address[10] = \U0/iomodule_0/IO_Address [10],
    IO_Address[9] = \U0/iomodule_0/IO_Address [9],
    IO_Address[8] = \U0/iomodule_0/IO_Address [8],
    IO_Address[7] = \U0/iomodule_0/IO_Address [7],
    IO_Address[6] = \U0/iomodule_0/IO_Address [6],
    IO_Address[5] = \U0/iomodule_0/IO_Address [5],
    IO_Address[4] = \U0/iomodule_0/IO_Address [4],
    IO_Address[3] = \U0/iomodule_0/IO_Address [3],
    IO_Address[2] = \U0/iomodule_0/IO_Address [2],
    IO_Address[1] = \U0/iomodule_0/IO_Address [1],
    IO_Address[0] = \U0/iomodule_0/IO_Address [0],
    IO_Byte_Enable[3] = \U0/iomodule_0/IO_Byte_Enable [3],
    IO_Byte_Enable[2] = \U0/iomodule_0/IO_Byte_Enable [2],
    IO_Byte_Enable[1] = \U0/iomodule_0/IO_Byte_Enable [1],
    IO_Byte_Enable[0] = \U0/iomodule_0/IO_Byte_Enable [0],
    IO_Write_Data[31] = \U0/iomodule_0/IO_Write_Data [31],
    IO_Write_Data[30] = \U0/iomodule_0/IO_Write_Data [30],
    IO_Write_Data[29] = \U0/iomodule_0/IO_Write_Data [29],
    IO_Write_Data[28] = \U0/iomodule_0/IO_Write_Data [28],
    IO_Write_Data[27] = \U0/iomodule_0/IO_Write_Data [27],
    IO_Write_Data[26] = \U0/iomodule_0/IO_Write_Data [26],
    IO_Write_Data[25] = \U0/iomodule_0/IO_Write_Data [25],
    IO_Write_Data[24] = \U0/iomodule_0/IO_Write_Data [24],
    IO_Write_Data[23] = \U0/iomodule_0/IO_Write_Data [23],
    IO_Write_Data[22] = \U0/iomodule_0/IO_Write_Data [22],
    IO_Write_Data[21] = \U0/iomodule_0/IO_Write_Data [21],
    IO_Write_Data[20] = \U0/iomodule_0/IO_Write_Data [20],
    IO_Write_Data[19] = \U0/iomodule_0/IO_Write_Data [19],
    IO_Write_Data[18] = \U0/iomodule_0/IO_Write_Data [18],
    IO_Write_Data[17] = \U0/iomodule_0/IO_Write_Data [17],
    IO_Write_Data[16] = \U0/iomodule_0/IO_Write_Data [16],
    IO_Write_Data[15] = \U0/iomodule_0/IO_Write_Data [15],
    IO_Write_Data[14] = \U0/iomodule_0/IO_Write_Data [14],
    IO_Write_Data[13] = \U0/iomodule_0/IO_Write_Data [13],
    IO_Write_Data[12] = \U0/iomodule_0/IO_Write_Data [12],
    IO_Write_Data[11] = \U0/iomodule_0/IO_Write_Data [11],
    IO_Write_Data[10] = \U0/iomodule_0/IO_Write_Data [10],
    IO_Write_Data[9] = \U0/iomodule_0/IO_Write_Data [9],
    IO_Write_Data[8] = \U0/iomodule_0/IO_Write_Data [8],
    IO_Write_Data[7] = \U0/iomodule_0/IO_Write_Data [7],
    IO_Write_Data[6] = \U0/iomodule_0/IO_Write_Data [6],
    IO_Write_Data[5] = \U0/iomodule_0/IO_Write_Data [5],
    IO_Write_Data[4] = \U0/iomodule_0/IO_Write_Data [4],
    IO_Write_Data[3] = \U0/iomodule_0/IO_Write_Data [3],
    IO_Write_Data[2] = \U0/iomodule_0/IO_Write_Data [2],
    IO_Write_Data[1] = \U0/iomodule_0/IO_Write_Data [1],
    IO_Write_Data[0] = \U0/iomodule_0/IO_Write_Data [0],
    GPO1[31] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [31],
    GPO1[30] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [30],
    GPO1[29] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [29],
    GPO1[28] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [28],
    GPO1[27] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [27],
    GPO1[26] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [26],
    GPO1[25] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [25],
    GPO1[24] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [24],
    GPO1[23] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [23],
    GPO1[22] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [22],
    GPO1[21] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [21],
    GPO1[20] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [20],
    GPO1[19] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [19],
    GPO1[18] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [18],
    GPO1[17] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [17],
    GPO1[16] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [16],
    GPO1[15] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [15],
    GPO1[14] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [14],
    GPO1[13] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [13],
    GPO1[12] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [12],
    GPO1[11] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [11],
    GPO1[10] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [10],
    GPO1[9] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [9],
    GPO1[8] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [8],
    GPO1[7] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [7],
    GPO1[6] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [6],
    GPO1[5] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [5],
    GPO1[4] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [4],
    GPO1[3] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [3],
    GPO1[2] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [2],
    GPO1[1] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [1],
    GPO1[0] = \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [0],
    IO_Addr_Strobe = \U0/iomodule_0/IO_Addr_Strobe_168 ,
    IO_Read_Strobe = \U0/iomodule_0/IO_Read_Strobe_169 ,
    IO_Write_Strobe = \U0/iomodule_0/IO_Write_Strobe_170 ,
    UART_Tx = \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX_171 ,
    FIT1_Interrupt = \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/Clk_En_Out_i ,
    FIT1_Toggle = \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i ,
    PIT1_Interrupt = \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_interrupt_i ,
    PIT1_Toggle = \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i ,
    GPI1_Interrupt = \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Interrupt ,
    INTC_IRQ = \NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_IRQ ;
  VCC   XST_VCC (
    .P(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty )
  );
  GND   XST_GND (
    .G(N1)
  );
  FDR   \U0/ilmb_cntlr/Sl_Rdy  (
    .C(Clk),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .R(\U0/ilmb_LMB_Rst ),
    .Q(\U0/ilmb_cntlr/Sl_Rdy_180 )
  );
  FDR   \U0/ilmb_cntlr/lmb_as  (
    .C(Clk),
    .D(\U0/ilmb_M_AddrStrobe ),
    .R(\U0/ilmb_LMB_Rst ),
    .Q(\U0/ilmb_cntlr/lmb_as_179 )
  );
  BSCAN_SPARTAN6 #(
    .JTAG_CHAIN ( 2 ))
  \U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I  (
    .SHIFT(\U0/Debug.mdm_0/shift ),
    .TDI(\U0/Debug.mdm_0/tdi ),
    .RUNTEST(\NLW_U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I_RUNTEST_UNCONNECTED ),
    .TCK(\NLW_U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I_TCK_UNCONNECTED ),
    .UPDATE(\U0/Debug.mdm_0/update ),
    .RESET(\NLW_U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I_RESET_UNCONNECTED ),
    .SEL(\U0/Debug.mdm_0/sel ),
    .TDO(\U0/Debug.mdm_0/tdo ),
    .CAPTURE(\U0/Debug.mdm_0/capture ),
    .TMS(\NLW_U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I_TMS_UNCONNECTED ),
    .DRCK(\U0/Debug.mdm_0/drck_i )
  );
  BUFG   \U0/Debug.mdm_0/BUFG_DRCK  (
    .O(\U0/Debug.mdm_0/drck ),
    .I(\U0/Debug.mdm_0/drck_i )
  );
  BUFG   \U0/Debug.mdm_0/BUFG_DRCK1  (
    .O(\NLW_U0/Debug.mdm_0/BUFG_DRCK1_O_UNCONNECTED ),
    .I(N1)
  );
  FDS   \U0/ilmb/POR_FF_I  (
    .C(Clk),
    .D(N1),
    .S(\U0/LMB_Rst_197 ),
    .Q(\U0/ilmb_LMB_Rst )
  );
  FD   \U0/LMB_Rst  (
    .C(Clk),
    .D(\U0/filter_reset.reset_vec[2]_filter_reset.reset_vec[1]_OR_2_o ),
    .Q(\U0/LMB_Rst_197 )
  );
  FD   \U0/filter_reset.reset_vec_0  (
    .C(Clk),
    .D(\U0/Debug_SYS_Rst_Reset_OR_1_o ),
    .Q(\U0/filter_reset.reset_vec [0])
  );
  FD   \U0/filter_reset.reset_vec_1  (
    .C(Clk),
    .D(\U0/filter_reset.reset_vec [0]),
    .Q(\U0/filter_reset.reset_vec [1])
  );
  FD   \U0/filter_reset.reset_vec_2  (
    .C(Clk),
    .D(\U0/filter_reset.reset_vec [1]),
    .Q(\U0/filter_reset.reset_vec [2])
  );
  FDR   \U0/iomodule_0/IO_Write_Strobe  (
    .C(Clk),
    .D(\U0/iomodule_0/GND_4424_o_LMB_WriteStrobe_MUX_4801_o ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Strobe_170 )
  );
  FDR   \U0/iomodule_0/IO_Read_Strobe  (
    .C(Clk),
    .D(\U0/iomodule_0/GND_4424_o_LMB_ReadStrobe_MUX_4799_o ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Read_Strobe_169 )
  );
  FD   \U0/iomodule_0/lmb_reg_read_Q  (
    .C(Clk),
    .D(\U0/iomodule_0/lmb_reg_read_433 ),
    .Q(\U0/iomodule_0/lmb_reg_read_Q_434 )
  );
  FD   \U0/iomodule_0/lmb_abus_Q_0  (
    .C(Clk),
    .D(\U0/dlmb_M_ABus [24]),
    .Q(\U0/iomodule_0/lmb_abus_Q [0])
  );
  FD   \U0/iomodule_0/lmb_abus_Q_1  (
    .C(Clk),
    .D(\U0/dlmb_M_ABus [25]),
    .Q(\U0/iomodule_0/lmb_abus_Q [1])
  );
  FD   \U0/iomodule_0/lmb_abus_Q_2  (
    .C(Clk),
    .D(\U0/dlmb_M_ABus [26]),
    .Q(\U0/iomodule_0/lmb_abus_Q [2])
  );
  FD   \U0/iomodule_0/lmb_abus_Q_3  (
    .C(Clk),
    .D(\U0/dlmb_M_ABus [27]),
    .Q(\U0/iomodule_0/lmb_abus_Q [3])
  );
  FD   \U0/iomodule_0/lmb_abus_Q_4  (
    .C(Clk),
    .D(\U0/dlmb_M_ABus [28]),
    .Q(\U0/iomodule_0/lmb_abus_Q [4])
  );
  FD   \U0/iomodule_0/lmb_abus_Q_5  (
    .C(Clk),
    .D(\U0/dlmb_M_ABus [29]),
    .Q(\U0/iomodule_0/lmb_abus_Q [5])
  );
  FD   \U0/iomodule_0/lmb_reg_write  (
    .C(Clk),
    .D(\U0/iomodule_0/LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o ),
    .Q(\U0/iomodule_0/lmb_reg_write_432 )
  );
  FD   \U0/iomodule_0/lmb_reg_read  (
    .C(Clk),
    .D(\U0/iomodule_0/LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o ),
    .Q(\U0/iomodule_0/lmb_reg_read_433 )
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_31  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [0]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [31])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_30  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [1]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [30])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_29  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [2]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [29])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_28  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [3]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [28])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_27  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [4]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [27])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_26  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [5]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [26])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_25  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [6]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [25])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_24  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [7]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [24])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_23  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [8]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [23])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_22  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [9]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [22])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_21  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [10]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [21])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_20  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [11]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [20])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_19  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [12]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [19])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_18  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [13]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [18])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_17  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [14]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [17])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_16  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [15]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [16])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_15  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [16]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [15])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_14  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [17]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [14])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_13  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [18]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [13])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [19]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [12])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [20]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [11])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [21]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [10])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [22]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [9])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_DBus [23]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [8])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [24]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [7])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [25]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [6])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [26]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [5])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [27]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [4])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [28]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [3])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [29]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [2])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [30]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [1])
  );
  FDRE   \U0/iomodule_0/IO_Write_Data_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [31]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Write_Data [0])
  );
  FD   \U0/iomodule_0/write_data_31  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [0]),
    .Q(\U0/iomodule_0/write_data [31])
  );
  FD   \U0/iomodule_0/write_data_30  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [1]),
    .Q(\U0/iomodule_0/write_data [30])
  );
  FD   \U0/iomodule_0/write_data_29  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [2]),
    .Q(\U0/iomodule_0/write_data [29])
  );
  FD   \U0/iomodule_0/write_data_28  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [3]),
    .Q(\U0/iomodule_0/write_data [28])
  );
  FD   \U0/iomodule_0/write_data_27  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [4]),
    .Q(\U0/iomodule_0/write_data [27])
  );
  FD   \U0/iomodule_0/write_data_26  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [5]),
    .Q(\U0/iomodule_0/write_data [26])
  );
  FD   \U0/iomodule_0/write_data_25  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [6]),
    .Q(\U0/iomodule_0/write_data [25])
  );
  FD   \U0/iomodule_0/write_data_24  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [7]),
    .Q(\U0/iomodule_0/write_data [24])
  );
  FD   \U0/iomodule_0/write_data_23  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [8]),
    .Q(\U0/iomodule_0/write_data [23])
  );
  FD   \U0/iomodule_0/write_data_22  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [9]),
    .Q(\U0/iomodule_0/write_data [22])
  );
  FD   \U0/iomodule_0/write_data_21  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [10]),
    .Q(\U0/iomodule_0/write_data [21])
  );
  FD   \U0/iomodule_0/write_data_20  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [11]),
    .Q(\U0/iomodule_0/write_data [20])
  );
  FD   \U0/iomodule_0/write_data_19  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [12]),
    .Q(\U0/iomodule_0/write_data [19])
  );
  FD   \U0/iomodule_0/write_data_18  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [13]),
    .Q(\U0/iomodule_0/write_data [18])
  );
  FD   \U0/iomodule_0/write_data_17  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [14]),
    .Q(\U0/iomodule_0/write_data [17])
  );
  FD   \U0/iomodule_0/write_data_16  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [15]),
    .Q(\U0/iomodule_0/write_data [16])
  );
  FD   \U0/iomodule_0/write_data_15  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [16]),
    .Q(\U0/iomodule_0/write_data [15])
  );
  FD   \U0/iomodule_0/write_data_14  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [17]),
    .Q(\U0/iomodule_0/write_data [14])
  );
  FD   \U0/iomodule_0/write_data_13  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [18]),
    .Q(\U0/iomodule_0/write_data [13])
  );
  FD   \U0/iomodule_0/write_data_12  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [19]),
    .Q(\U0/iomodule_0/write_data [12])
  );
  FD   \U0/iomodule_0/write_data_11  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [20]),
    .Q(\U0/iomodule_0/write_data [11])
  );
  FD   \U0/iomodule_0/write_data_10  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [21]),
    .Q(\U0/iomodule_0/write_data [10])
  );
  FD   \U0/iomodule_0/write_data_9  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [22]),
    .Q(\U0/iomodule_0/write_data [9])
  );
  FD   \U0/iomodule_0/write_data_8  (
    .C(Clk),
    .D(\U0/dlmb_M_DBus [23]),
    .Q(\U0/iomodule_0/write_data [8])
  );
  FD   \U0/iomodule_0/write_data_7  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [24]),
    .Q(\U0/iomodule_0/write_data [7])
  );
  FD   \U0/iomodule_0/write_data_6  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [25]),
    .Q(\U0/iomodule_0/write_data [6])
  );
  FD   \U0/iomodule_0/write_data_5  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [26]),
    .Q(\U0/iomodule_0/write_data [5])
  );
  FD   \U0/iomodule_0/write_data_4  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [27]),
    .Q(\U0/iomodule_0/write_data [4])
  );
  FD   \U0/iomodule_0/write_data_3  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [28]),
    .Q(\U0/iomodule_0/write_data [3])
  );
  FD   \U0/iomodule_0/write_data_2  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [29]),
    .Q(\U0/iomodule_0/write_data [2])
  );
  FD   \U0/iomodule_0/write_data_1  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [30]),
    .Q(\U0/iomodule_0/write_data [1])
  );
  FD   \U0/iomodule_0/write_data_0  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [31]),
    .Q(\U0/iomodule_0/write_data [0])
  );
  FDRE   \U0/iomodule_0/IO_Byte_Enable_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_BE [0]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Byte_Enable [3])
  );
  FDRE   \U0/iomodule_0/IO_Byte_Enable_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_BE [1]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Byte_Enable [2])
  );
  FDRE   \U0/iomodule_0/IO_Byte_Enable_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_BE [2]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Byte_Enable [1])
  );
  FDRE   \U0/iomodule_0/IO_Byte_Enable_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_BE [3]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Byte_Enable [0])
  );
  FDRE   \U0/iomodule_0/IO_Address_31  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [0]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\NlwRenamedSignal_U0/iomodule_0/IO_Address [31])
  );
  FDRE   \U0/iomodule_0/IO_Address_29  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [2]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [29])
  );
  FDRE   \U0/iomodule_0/IO_Address_28  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [3]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [28])
  );
  FDRE   \U0/iomodule_0/IO_Address_27  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [4]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [27])
  );
  FDRE   \U0/iomodule_0/IO_Address_26  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [5]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [26])
  );
  FDRE   \U0/iomodule_0/IO_Address_25  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [6]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [25])
  );
  FDRE   \U0/iomodule_0/IO_Address_24  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [7]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [24])
  );
  FDRE   \U0/iomodule_0/IO_Address_23  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [8]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [23])
  );
  FDRE   \U0/iomodule_0/IO_Address_22  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [9]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [22])
  );
  FDRE   \U0/iomodule_0/IO_Address_21  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [10]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [21])
  );
  FDRE   \U0/iomodule_0/IO_Address_20  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [11]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [20])
  );
  FDRE   \U0/iomodule_0/IO_Address_19  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [12]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [19])
  );
  FDRE   \U0/iomodule_0/IO_Address_18  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [13]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [18])
  );
  FDRE   \U0/iomodule_0/IO_Address_17  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [14]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [17])
  );
  FDRE   \U0/iomodule_0/IO_Address_16  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [15]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [16])
  );
  FDRE   \U0/iomodule_0/IO_Address_15  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [16]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [15])
  );
  FDRE   \U0/iomodule_0/IO_Address_14  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [17]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [14])
  );
  FDRE   \U0/iomodule_0/IO_Address_13  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [18]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [13])
  );
  FDRE   \U0/iomodule_0/IO_Address_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [19]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [12])
  );
  FDRE   \U0/iomodule_0/IO_Address_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [20]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [11])
  );
  FDRE   \U0/iomodule_0/IO_Address_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [21]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [10])
  );
  FDRE   \U0/iomodule_0/IO_Address_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [22]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [9])
  );
  FDRE   \U0/iomodule_0/IO_Address_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [23]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [8])
  );
  FDRE   \U0/iomodule_0/IO_Address_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [24]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [7])
  );
  FDRE   \U0/iomodule_0/IO_Address_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [25]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [6])
  );
  FDRE   \U0/iomodule_0/IO_Address_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [26]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [5])
  );
  FDRE   \U0/iomodule_0/IO_Address_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [27]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [4])
  );
  FDRE   \U0/iomodule_0/IO_Address_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [28]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [3])
  );
  FDRE   \U0/iomodule_0/IO_Address_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [29]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [2])
  );
  FDRE   \U0/iomodule_0/IO_Address_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [30]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [1])
  );
  FDRE   \U0/iomodule_0/IO_Address_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .D(\U0/dlmb_M_ABus [31]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IO_Address [0])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_31  (
    .C(Clk),
    .D(IO_Read_Data[31]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [31])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_30  (
    .C(Clk),
    .D(IO_Read_Data[30]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [30])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_29  (
    .C(Clk),
    .D(IO_Read_Data[29]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [29])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_28  (
    .C(Clk),
    .D(IO_Read_Data[28]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [28])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_27  (
    .C(Clk),
    .D(IO_Read_Data[27]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [27])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_26  (
    .C(Clk),
    .D(IO_Read_Data[26]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [26])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_25  (
    .C(Clk),
    .D(IO_Read_Data[25]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [25])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_24  (
    .C(Clk),
    .D(IO_Read_Data[24]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [24])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_23  (
    .C(Clk),
    .D(IO_Read_Data[23]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [23])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_22  (
    .C(Clk),
    .D(IO_Read_Data[22]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [22])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_21  (
    .C(Clk),
    .D(IO_Read_Data[21]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [21])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_20  (
    .C(Clk),
    .D(IO_Read_Data[20]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [20])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_19  (
    .C(Clk),
    .D(IO_Read_Data[19]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [19])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_18  (
    .C(Clk),
    .D(IO_Read_Data[18]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [18])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_17  (
    .C(Clk),
    .D(IO_Read_Data[17]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [17])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_16  (
    .C(Clk),
    .D(IO_Read_Data[16]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [16])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_15  (
    .C(Clk),
    .D(IO_Read_Data[15]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [15])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_14  (
    .C(Clk),
    .D(IO_Read_Data[14]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [14])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_13  (
    .C(Clk),
    .D(IO_Read_Data[13]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [13])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_12  (
    .C(Clk),
    .D(IO_Read_Data[12]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [12])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_11  (
    .C(Clk),
    .D(IO_Read_Data[11]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [11])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_10  (
    .C(Clk),
    .D(IO_Read_Data[10]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [10])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_9  (
    .C(Clk),
    .D(IO_Read_Data[9]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [9])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_8  (
    .C(Clk),
    .D(IO_Read_Data[8]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [8])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_7  (
    .C(Clk),
    .D(IO_Read_Data[7]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [7])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_6  (
    .C(Clk),
    .D(IO_Read_Data[6]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [6])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_5  (
    .C(Clk),
    .D(IO_Read_Data[5]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [5])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_4  (
    .C(Clk),
    .D(IO_Read_Data[4]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [4])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_3  (
    .C(Clk),
    .D(IO_Read_Data[3]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [3])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_2  (
    .C(Clk),
    .D(IO_Read_Data[2]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [2])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_1  (
    .C(Clk),
    .D(IO_Read_Data[1]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [1])
  );
  FDR   \U0/iomodule_0/io_bus_read_data_0  (
    .C(Clk),
    .D(IO_Read_Data[0]),
    .R(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv ),
    .Q(\U0/iomodule_0/io_bus_read_data [0])
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(N1),
    .A1(N1),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(N1),
    .CE(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_518 ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/loop_Bit )
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(N1),
    .A1(N1),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(N1),
    .CE(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i_519 ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/loop_Bit )
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(N1),
    .A1(N1),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(N1),
    .CE(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i_520 ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/loop_Bit )
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(N1),
    .A1(N1),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(N1),
    .CE(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i_521 ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/loop_Bit )
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(N1),
    .A1(N1),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(N1),
    .CE(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i_522 ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/loop_Bit )
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(N1),
    .A1(N1),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(N1),
    .CE(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/Clk_En_Out_i_523 ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/loop_Bit )
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(N1),
    .A1(N1),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(N1),
    .CE(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/Clk_En_Out_i_524 ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/loop_Bit )
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(N1),
    .A1(N1),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(N1),
    .CE(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/Clk_En_Out_i_525 ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/loop_Bit )
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CE(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.Clk_En_I [1]),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/loop_Bit )
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.Clk_En_I [1]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.Clk_En_I [1])
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A1(N1),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(N1),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.Clk_En_I [1]),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/loop_Bit )
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.Clk_En_I [1]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.Clk_En_I [1])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/not_First.Out1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/not_First.Out1_500 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/not_First.Out1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/not_First.Out1_502 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/not_First.Out1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/not_First.Out1_504 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/not_First.Out1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/not_First.Out1_506 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/not_First.Out1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/not_First.Out1_508 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/not_First.Out1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/not_First.Out1_510 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/not_First.Out1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/not_First.Out1_512 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/not_First.Out1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/not_First.Out1_514 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1_516 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1_516 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.Clk_En_I [1]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_518 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/loop_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1_527 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1_527 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.Clk_En_I [1]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 )
  );
  MUXCY   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<10>  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<9>_648 ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<10>_647 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<10>  (
    .I0(GPI1[30]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [30]),
    .I2(GPI1[31]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [31]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<10>_647 )
  );
  MUXCY   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<9>  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<8>_650 ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<9>_649 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<9>_648 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<9>  (
    .I0(GPI1[27]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [27]),
    .I2(GPI1[28]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [28]),
    .I4(GPI1[29]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [29]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<9>_649 )
  );
  MUXCY   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<8>  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<7>_652 ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<8>_651 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<8>_650 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<8>  (
    .I0(GPI1[24]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [24]),
    .I2(GPI1[25]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [25]),
    .I4(GPI1[26]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [26]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<8>_651 )
  );
  MUXCY   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<7>  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<6>_654 ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<7>_653 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<7>_652 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<7>  (
    .I0(GPI1[21]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [21]),
    .I2(GPI1[22]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [22]),
    .I4(GPI1[23]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [23]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<7>_653 )
  );
  MUXCY   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<6>  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<5>_656 ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<6>_655 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<6>_654 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<6>  (
    .I0(GPI1[18]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [18]),
    .I2(GPI1[19]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [19]),
    .I4(GPI1[20]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [20]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<6>_655 )
  );
  MUXCY   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<5>  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<4>_658 ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<5>_657 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<5>_656 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<5>  (
    .I0(GPI1[15]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [15]),
    .I2(GPI1[16]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [16]),
    .I4(GPI1[17]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [17]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<5>_657 )
  );
  MUXCY   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<4>  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<3>_660 ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<4>_659 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<4>_658 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<4>  (
    .I0(GPI1[12]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [12]),
    .I2(GPI1[13]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [13]),
    .I4(GPI1[14]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [14]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<4>_659 )
  );
  MUXCY   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<3>  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<2>_662 ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<3>_661 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<3>_660 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<3>  (
    .I0(GPI1[9]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [9]),
    .I2(GPI1[10]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [10]),
    .I4(GPI1[11]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [11]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<3>_661 )
  );
  MUXCY   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<2>  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<1>_664 ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<2>_663 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<2>_662 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<2>  (
    .I0(GPI1[6]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [6]),
    .I2(GPI1[7]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [7]),
    .I4(GPI1[8]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<2>_663 )
  );
  MUXCY   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<1>  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<0>_666 ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<1>_665 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<1>_664 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<1>  (
    .I0(GPI1[3]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [3]),
    .I2(GPI1[4]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [4]),
    .I4(GPI1[5]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<1>_665 )
  );
  MUXCY   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<0>  (
    .CI(N1),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<0>_667 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<0>_666 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<0>  (
    .I0(GPI1[0]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [0]),
    .I2(GPI1[1]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [1]),
    .I4(GPI1[2]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<0>_667 )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Interrupt  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Interrupt )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_31  (
    .C(Clk),
    .D(GPI1[31]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [31])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_30  (
    .C(Clk),
    .D(GPI1[30]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [30])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_29  (
    .C(Clk),
    .D(GPI1[29]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [29])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_28  (
    .C(Clk),
    .D(GPI1[28]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [28])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_27  (
    .C(Clk),
    .D(GPI1[27]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [27])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_26  (
    .C(Clk),
    .D(GPI1[26]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [26])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_25  (
    .C(Clk),
    .D(GPI1[25]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [25])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_24  (
    .C(Clk),
    .D(GPI1[24]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [24])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_23  (
    .C(Clk),
    .D(GPI1[23]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [23])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_22  (
    .C(Clk),
    .D(GPI1[22]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [22])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_21  (
    .C(Clk),
    .D(GPI1[21]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [21])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_20  (
    .C(Clk),
    .D(GPI1[20]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [20])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_19  (
    .C(Clk),
    .D(GPI1[19]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [19])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_18  (
    .C(Clk),
    .D(GPI1[18]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [18])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_17  (
    .C(Clk),
    .D(GPI1[17]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [17])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_16  (
    .C(Clk),
    .D(GPI1[16]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [16])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_15  (
    .C(Clk),
    .D(GPI1[15]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [15])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_14  (
    .C(Clk),
    .D(GPI1[14]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [14])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_13  (
    .C(Clk),
    .D(GPI1[13]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [13])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_12  (
    .C(Clk),
    .D(GPI1[12]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [12])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_11  (
    .C(Clk),
    .D(GPI1[11]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [11])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_10  (
    .C(Clk),
    .D(GPI1[10]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [10])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_9  (
    .C(Clk),
    .D(GPI1[9]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [9])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_8  (
    .C(Clk),
    .D(GPI1[8]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [8])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_7  (
    .C(Clk),
    .D(GPI1[7]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [7])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_6  (
    .C(Clk),
    .D(GPI1[6]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [6])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_5  (
    .C(Clk),
    .D(GPI1[5]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [5])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_4  (
    .C(Clk),
    .D(GPI1[4]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [4])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_3  (
    .C(Clk),
    .D(GPI1[3]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [3])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2  (
    .C(Clk),
    .D(GPI1[2]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [2])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1  (
    .C(Clk),
    .D(GPI1[1]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [1])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_0  (
    .C(Clk),
    .D(GPI1[0]),
    .R(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [0])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_31  (
    .C(Clk),
    .D(GPI1[31]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [31])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_30  (
    .C(Clk),
    .D(GPI1[30]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [30])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_29  (
    .C(Clk),
    .D(GPI1[29]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [29])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_28  (
    .C(Clk),
    .D(GPI1[28]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [28])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_27  (
    .C(Clk),
    .D(GPI1[27]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [27])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_26  (
    .C(Clk),
    .D(GPI1[26]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [26])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_25  (
    .C(Clk),
    .D(GPI1[25]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [25])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_24  (
    .C(Clk),
    .D(GPI1[24]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [24])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_23  (
    .C(Clk),
    .D(GPI1[23]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [23])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_22  (
    .C(Clk),
    .D(GPI1[22]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [22])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_21  (
    .C(Clk),
    .D(GPI1[21]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [21])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_20  (
    .C(Clk),
    .D(GPI1[20]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [20])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_19  (
    .C(Clk),
    .D(GPI1[19]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [19])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_18  (
    .C(Clk),
    .D(GPI1[18]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [18])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_17  (
    .C(Clk),
    .D(GPI1[17]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [17])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_16  (
    .C(Clk),
    .D(GPI1[16]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [16])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_15  (
    .C(Clk),
    .D(GPI1[15]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [15])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_14  (
    .C(Clk),
    .D(GPI1[14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [14])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_13  (
    .C(Clk),
    .D(GPI1[13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [13])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_12  (
    .C(Clk),
    .D(GPI1[12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [12])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_11  (
    .C(Clk),
    .D(GPI1[11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [11])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_10  (
    .C(Clk),
    .D(GPI1[10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [10])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_9  (
    .C(Clk),
    .D(GPI1[9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [9])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_8  (
    .C(Clk),
    .D(GPI1[8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [8])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_7  (
    .C(Clk),
    .D(GPI1[7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [7])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_6  (
    .C(Clk),
    .D(GPI1[6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [6])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_5  (
    .C(Clk),
    .D(GPI1[5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [5])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_4  (
    .C(Clk),
    .D(GPI1[4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [4])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_3  (
    .C(Clk),
    .D(GPI1[3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [3])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_2  (
    .C(Clk),
    .D(GPI1[2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [2])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_1  (
    .C(Clk),
    .D(GPI1[1]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [1])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled_0  (
    .C(Clk),
    .D(GPI1[0]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_Sampled [0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_3  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_81 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_7 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_3_709 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_4  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_92 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_10 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_91 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_82 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_4_714 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_4_714 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_3_709 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_31  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_84 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_93 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_83 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_71 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_31_719 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_41  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_95 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_101 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_94 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_85 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_41_724 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_41_724 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_31_719 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_32  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_87 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_96 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_86 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_72 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_32_729 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_42  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_98 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_102 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_97 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_88 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_42_734 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_42_734 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_32_729 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_33  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_810 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_99 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_89 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_73 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_33_739 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_43  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_911 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_103 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_910 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_811 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_43_744 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_2  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_43_744 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_33_739 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_34  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_813 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_912 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_812 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_74 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_34_749 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_44  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_914 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_104 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_913 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_814 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_44_754 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_3  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_44_754 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_34_749 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_35  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_816 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_915 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_815 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_75 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_35_759 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_45  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_917 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_105 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_916 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_817 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_45_764 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_4  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_45_764 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_35_759 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_36  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_819 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_918 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_818 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_76 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_36_769 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_46  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_920 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_106 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_919 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_820 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_46_774 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_5  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_46_774 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_36_769 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_37  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_822 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_921 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_821 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_77 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_37_779 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_47  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_923 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_107 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_922 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_823 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_47_784 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_6  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_47_784 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_37_779 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_38  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_825 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_924 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_824 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_78 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_38_789 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_48  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_926 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_108 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_925 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_826 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_48_794 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_7  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_48_794 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_38_789 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_39  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_828 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_927 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_827 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_79 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_39_799 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_49  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_929 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_109 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_928 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_829 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_49_804 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_8  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_49_804 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_39_799 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_310  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_831 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_930 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_830 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_710 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_310_809 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_410  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_932 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1010 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_931 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_832 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_410_814 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_9  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_410_814 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_310_809 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_311  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_834 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_933 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_833 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_711 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_311_819 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_411  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_935 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1011 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_934 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_835 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_411_824 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_10  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_411_824 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_311_819 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_312  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_837 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_936 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_836 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_712 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_312_829 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_412  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_938 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1012 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_937 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_838 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_412_834 )
  );
  MUXF7   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_2_f7_11  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_412_834 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_312_829 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<9> )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1-In ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1_1103 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2-In_836 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2_1102 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[16] ),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[11] ),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[7] ),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[3] ),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i  (
    .C(Clk),
    .D(N1),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [0])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_12  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<12> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [12])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_11  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<11> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [11])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_10  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<10> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [10])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_9  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<9> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [9])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_8  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<8> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [8])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_7  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<7> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [7])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_6  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<6> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [6])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_5  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<5> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [5])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_4  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<4> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [4])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_3  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<3> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [3])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_2  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<2> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [2])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<1> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [1])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_0  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT<0> ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [0])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0401 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[4] ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0401 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[3] ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0401 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[2] ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0401 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[0] ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_16  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16_881 ),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_READ_CISR_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[16] )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_11  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_880 ),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_READ_CISR_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[11] )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_7  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_879 ),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_READ_CISR_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[7] )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_3  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_878 ),
    .R(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_READ_CISR_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[3] )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.do_fast_ack  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.do_fast_ack_1105 )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_IRQ  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2-In4 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_IRQ )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/intc_write_cimr ),
    .D(\U0/iomodule_0/write_data [3]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_3_886 )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/intc_write_cier ),
    .D(\U0/iomodule_0/write_data [3]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_3_887 )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/intc_write_cier ),
    .D(\U0/iomodule_0/write_data [7]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_7_889 )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/intc_write_cimr ),
    .D(\U0/iomodule_0/write_data [11]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_11_890 )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/intc_write_cimr ),
    .D(\U0/iomodule_0/write_data [7]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_7_888 )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_16  (
    .C(Clk),
    .CE(\U0/iomodule_0/intc_write_cimr ),
    .D(\U0/iomodule_0/write_data [16]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_16_892 )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_16  (
    .C(Clk),
    .CE(\U0/iomodule_0/intc_write_cier ),
    .D(\U0/iomodule_0/write_data [16]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_16_893 )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/intc_write_cier ),
    .D(\U0/iomodule_0/write_data [11]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_11_891 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [0])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/interrupt_16  (
    .C(Clk),
    .D(INTC_Interrupt[0]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/interrupt_16_1104 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [14]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [13]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [12]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [11]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [10]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [9]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [8]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [7]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [6]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [5]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [4]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [3]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv ),
    .D(\U0/iomodule_0/write_data [2]),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [0])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[31].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [31]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [31]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [31])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[31].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [31]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [31]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [31]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [32])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[30].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [30]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [30]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [30])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[30].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [30]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [30]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [30]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [31])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[29].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [29]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [29]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [29])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[29].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [29]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [29]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [29]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [30])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[28].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [28]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [28]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [28])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[28].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [28]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [28]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [28]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [29])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[27].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [27]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [27]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [27])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[27].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [27]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [27]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [27]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [28])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[26].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [26]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [26]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [26])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[26].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [26]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [26]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [26]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [27])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[25].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [25]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [25]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [25])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[25].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [25]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [25]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [25]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [26])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[24].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [24]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [24]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [24])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[24].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [24]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [24]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [24]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [25])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[23].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [23]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [23]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [23])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[23].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [23]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [23]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [23]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [24])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[22].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [22]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [22]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [22])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[22].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [22]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [22]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [22]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [23])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[21].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [21]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [21]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [21])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[21].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [21]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [21]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [21]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [22])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[20].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [20]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [20]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [20])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[20].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [20]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [20]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [20]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [21])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[19].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [19]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [19]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [19])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[19].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [19]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [19]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [19]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [20])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[18].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [18]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [18]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [18])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[18].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [18]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [18]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [18]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [19])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[17].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [17]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [17]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [17])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[17].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [17]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [17]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [17]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [18])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[16].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [16]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [16]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [16])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[16].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [16]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [16]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [16]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [17])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[15].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [15]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [15]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [15])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[15].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [15]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [15]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [15]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [16])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[14].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [14]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [14]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [14])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[14].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [14]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [14]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [14]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [15])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[13].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [13]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [13]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [13])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[13].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [13]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [13]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [13]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [14])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[12].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [12]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [12]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [12])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[12].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [12]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [12]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [12]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [13])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[11].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [11]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [11]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [11])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[11].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [11]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [11]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [11]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [12])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[10].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [10]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [10]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [10])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[10].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [10]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [10]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [10]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [11])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[9].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [9]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [9]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [9])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[9].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [9]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [9]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [9]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [10])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[8].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [8]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [8])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[8].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [8]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [8]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [8]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [9])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[7].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [7]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [7])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[7].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [7]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [7]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [7]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [8])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[6].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [6]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [6]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [6])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[6].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [6]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [6]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [6]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [7])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[5].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [5]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [5])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[5].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [5]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [5]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [5]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [6])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[4].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [4]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [4])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[4].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [4]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [4]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [4]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [5])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[3].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [3]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [3])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[3].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [3]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [3]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [3]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [4])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[2].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [2]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [2])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[2].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [2]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [2]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [2]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [3])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[1].XORCY_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [1]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [1])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[1].MUXCY_L_I1  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [1]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [1]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [1]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [2])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[0].XORCY_I1  (
    .CI(N1),
    .LI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [0])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[0].MUXCY_L_I1  (
    .CI(N1),
    .DI(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [0]),
    .S(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [0]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [1])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[31].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [31]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [31])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[31].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [31]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [31]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [31])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[30].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [30]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [30])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[30].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [30]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [30]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [30])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[29].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [29]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [29])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[29].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [29]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [29]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [29])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[28].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [28]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [28])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[28].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [28]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [28]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [28])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[27].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [27]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [27])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[27].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [27]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [27]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [27])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[26].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [26]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [26])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[26].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [26]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [26]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [26])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[25].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [25]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [25])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[25].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [25]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [25]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [25])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[24].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [24]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [24])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[24].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [24]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [24]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [24])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[23].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [23]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [23])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[23].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [23]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [23]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [23])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[22].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [22]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [22])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[22].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [22]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [22]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [22])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[21].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [21]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [21])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[21].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [21]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [21]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [21])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[20].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [20]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [20])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[20].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [20]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [20]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [20])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[19].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [19]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [19])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[19].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [19]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [19]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [19])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[18].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [18]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [18])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[18].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [18]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [18]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [18])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[17].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [17]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [17])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[17].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [17]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [17]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [17])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[16].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [16]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [16])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[16].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [16]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [16]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [16])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[15].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [15]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [15])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[15].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [15]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [15]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [15])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[14].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [14]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [14])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[14].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [14]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [14]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [14])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[13].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [13]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [13])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[13].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [13]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [13]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [13])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[12].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [12]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [12])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[12].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [12]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [12]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [12])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[11].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [11]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [11])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[11].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [11]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [11]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [11])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[10].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [10]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [10])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[10].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [10]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [10]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [10])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[9].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [9]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [9])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[9].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [9]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [9]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [9])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[8].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [8]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [8])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[8].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [8]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [8])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[7].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [7]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [7])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[7].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [7]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [7])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[6].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [6]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [6])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[6].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [6]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [6])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[5].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [5]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [5])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[5].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [5]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [5])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[4].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [4]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [4])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[4].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [4])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[3].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [3]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [3])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[3].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [3]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [3])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[2].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [2]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [2])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[2].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [2])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[1].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [1]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [1])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[1].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [1]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [1])
  );
  MULT_AND   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[0].MULT_AND_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [0]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt_di [0])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.All_Bits[0].Count_LUT  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.new_cnt [0])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_31  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [31]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [31])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_30  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [30]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [30])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_29  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [29]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [29])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_28  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [28]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [28])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_27  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [27]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [27])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_26  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [26]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [26])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_25  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [25]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [25])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_24  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [24]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [24])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_23  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [23]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [23])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_22  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [22]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [22])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_21  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [21]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [21])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_20  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [20]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [20])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_19  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [19]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [19])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_18  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [18]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [18])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_17  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [17]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [17])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_16  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [16]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [16])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_15  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [15]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [15])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_14  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [14]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [14])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_13  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [13]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [13])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_12  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [12]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [12])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_11  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [11]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [11])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_10  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [10]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [10])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_9  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [9]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [9])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_8  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [8]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [8])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_7  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [7]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [7])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_6  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [6]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [6])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_5  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [5]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [5])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_4  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [4]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [4])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_3  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [3]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [3])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_2  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [2]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [2])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [1]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [1])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data_0  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [0]),
    .R(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [0])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_31  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [31]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [31])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_30  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [30]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [30])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_29  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [29]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [29])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_28  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [28]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [28])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_27  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [27]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [27])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_26  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [26]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [26])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_25  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [25]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [25])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_24  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [24]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [24])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_23  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [23]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [23])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_22  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [22]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [22])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_21  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [21]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [21])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_20  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [20]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [20])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_19  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [19]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [19])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_18  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [18]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [18])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_17  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [17]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [17])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_16  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [16]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [16])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_15  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [15]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [15])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_14  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [14]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [14])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_13  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [13]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [13])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [12]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [12])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [11]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [11])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [10]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [10])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [9]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [9])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [8]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [8])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [7]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [7])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [6]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [6])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [5]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [5])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [4]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [4])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [3]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [3])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [2]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [2])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [1]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [1])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.cnt [0]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count [0])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_written  (
    .C(Clk),
    .D(\U0/iomodule_0/pit1_write_preload ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_written_1271 )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_31  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [31]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [31])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_30  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [30]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [30])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_29  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [29]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [29])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_28  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [28]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [28])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_27  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [27]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [27])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_26  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [26]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [26])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_25  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [25]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [25])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_24  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [24]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [24])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_23  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [23]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [23])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_22  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [22]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [22])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_21  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [21]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [21])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_20  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [20]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [20])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_19  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [19]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [19])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_18  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [18]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [18])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_17  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [17]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [17])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_16  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [16]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [16])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_15  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [15]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [15])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_14  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [14]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [14])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_13  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [13]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [13])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [12]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [12])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [11]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [11])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [10]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [10])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [9]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [9])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [8]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [8])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [7]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [7])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [6]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [6])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [5]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [5])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [4]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [4])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [3]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [3])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [2]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [2])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [1]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [1])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/pit1_write_preload ),
    .D(\U0/iomodule_0/write_data [0]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_value [0])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_interrupt_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_wrap_Using_PIT.count_load_n_AND_448_o1 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_interrupt_i )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_31  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [31]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [31])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_30  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [30]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [30])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_29  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [29]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [29])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_28  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [28]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [28])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_27  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [27]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [27])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_26  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [26]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [26])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_25  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [25]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [25])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_24  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [24]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [24])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_23  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [23]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [23])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_22  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [22]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [22])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_21  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [21]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [21])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_20  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [20]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [20])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_19  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [19]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [19])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_18  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [18]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [18])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_17  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [17]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [17])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_16  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [16]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [16])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_15  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [15]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [15])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_14  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [14]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [14])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_13  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [13]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [13])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_12  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [12]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [12])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_11  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [11]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [11])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_10  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [10]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [10])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_9  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [9]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [9])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_8  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [8]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [8])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [7]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [7])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [6]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [6])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [5]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [5])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [4]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [4])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [3]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [3])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [2]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [2])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [1]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [1])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/gpo1_write ),
    .D(\U0/iomodule_0/write_data [0]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i [0])
  );
  SRL16E #(
    .INIT ( 16'h0001 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/DIV16_SRL16E/Use_unisim.XIL_SRL16E_I1  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/div16 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/div16 )
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[0].XORCY_I  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy [1]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt [0])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[1].XORCY_I  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy [2]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt [1])
  );
  MUXF6   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/MUXF6_I  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_0123 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_4567 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_Out )
  );
  MUXF5   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/MUX_F5_2  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_45 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_67 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_4567 )
  );
  MUXF5   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/MUX_F5_1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_01 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_23 ),
    .S(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_0123 )
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[1].Used_MuxCY.MUXCY_L_I  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy [2]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [1]),
    .S(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt [1]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy [1])
  );
  XORCY   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[2].XORCY_I  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy [3]),
    .LI(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt [2])
  );
  MUXCY_L   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[2].Used_MuxCY.MUXCY_L_I  (
    .CI(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy [3]),
    .DI(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [2]),
    .S(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt [2]),
    .LO(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/div16 ),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/serial_Data  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_Out ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/serial_Data_1325 )
  );
  FDSE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt [0]),
    .S(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [0])
  );
  FDSE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt [1]),
    .S(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [1])
  );
  FDSE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt [2]),
    .S(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [2])
  );
  FDS   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Run_tx_Start_AND_433_o ),
    .S(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX_171 )
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/uart_tx_write ),
    .D(\U0/iomodule_0/write_data [7]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [0])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/uart_tx_write ),
    .D(\U0/iomodule_0/write_data [6]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [1])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/uart_tx_write ),
    .D(\U0/iomodule_0/write_data [5]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [2])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/uart_tx_write ),
    .D(\U0/iomodule_0/write_data [4]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [3])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/uart_tx_write ),
    .D(\U0/iomodule_0/write_data [3]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [4])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/uart_tx_write ),
    .D(\U0/iomodule_0/write_data [2]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [5])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/uart_tx_write ),
    .D(\U0/iomodule_0/write_data [1]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [6])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/uart_tx_write ),
    .D(\U0/iomodule_0/write_data [0]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [7])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1  (
    .A0(N1),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(N1),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_1361 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Delay_16/Use_unisim.XIL_SRL16E_I1  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .CLK(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/recycle ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[8].Rest_Bits.Others_I  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [8]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[7].Rest_Bits.Others_I  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [7]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[6].Rest_Bits.Others_I  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [6]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[5].Rest_Bits.Others_I  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [5]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[4].Rest_Bits.Others_I  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [4]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[3].Rest_Bits.Others_I  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [3]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[2].Rest_Bits.Others_I  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [2]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [2])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_7  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [7]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [7])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_6  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [6]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [6])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_5  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [5]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [5])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_4  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [4]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [4])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_3  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [3]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [3])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_2  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [2]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [2])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [1]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [1])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_0  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [0]),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [0])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_7  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [1]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [7])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_6  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [2]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [6])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_5  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [3]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [5])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_4  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [4]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [4])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_3  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [5]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [3])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_2  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [6]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [2])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_1  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [7]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [1])
  );
  FDRE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_0  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [8]),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i [0])
  );
  FDS   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_2  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1_1364 ),
    .S(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [0])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_6  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error_1378 ),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[6] )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_5  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error_1377 ),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[5] )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_3  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/TX_Buffer_Empty_INV_312_o ),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[3] )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_0  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i_535 ),
    .R(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_Read_inv ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[0] )
  );
  FD #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/sync_reset  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF.reset_temp_1454 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF.reset_temp  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Reset_Debug_Rst_OR_4_o ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF.reset_temp_1454 )
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [31]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [31]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [31]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [30]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [30]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [30]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [29]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [29]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [29]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [28]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [28]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [28]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [27]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [27]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [27]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [26]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [26]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [26]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [25]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [25]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [25]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [24]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [24]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [24]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [23]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [23]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [23]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [22]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [22]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [22]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [21]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [21]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [21]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [20]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [20]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [20]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [19]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [19]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [19]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [18]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [18]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [18]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [17]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [17]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [17]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [16]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [16]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [16]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [15]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [15]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [15]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [14]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [14]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [14]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [13]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [13]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [13]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [12]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [12]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [12]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [11]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [11]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [11]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [10]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [10]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [10]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [9]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [9]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [9]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [8]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [8]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [8]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [7]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [7]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [7]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [6]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [6]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [6]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [5]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [5]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [5]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [4]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [4]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [4]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [3]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [3]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [3]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [2]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [2]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [2]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [1]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [1]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [1])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [1]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [1])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [0]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [0]),
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .A4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [0]),
    .DPRA0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .DPRA1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .DPRA2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .DPRA3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .DPRA4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .WCLK(Clk),
    .WE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I ),
    .SPO
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2_SPO_UNCONNECTED )
,
    .DPO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [15])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [15]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [15]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [14])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [14]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [14]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [13])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [13]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [13]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [12])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [12]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [12]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [11])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [11]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [11]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [10])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [10]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [10]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [9])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [9]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [9]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [8])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [8]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [8]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [7])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [7]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [7]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [6])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [6]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [6]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [5])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [5]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [4])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [3])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [2])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [2]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [1])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [23])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [23]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [23]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [23]),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [22])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [22]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [22]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [22]),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [21])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [21]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [21]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [21]),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [20])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [20]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [20]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [20]),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [19])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [19]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [19]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [19]),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [18])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [18]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [18]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [18]),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [17])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [17]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [17]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [17]),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [16])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [16]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [16]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op1_Reg )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_0  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [0])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_1  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [1])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_2  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [2])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_3  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [3])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_4  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [4])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_5  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [5]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [5])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_6  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [6]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [6])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_7  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [7]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [7])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_8  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [8]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [8])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_9  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [9]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [9])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_10  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [10]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [10])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_11  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [11]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [11])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_12  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [12]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [12])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_13  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [13]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [13])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_14  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [14]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [14])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_15  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [15]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [15])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [24]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [24]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_SPR ),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [24])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [25]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [25]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_SPR ),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [25])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [25])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [25])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [29]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [29]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_SPR ),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [29])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [29])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[29] )
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [30]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [30]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_SPR ),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [30])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [30])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [0])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [31]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [31]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(N1),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [31])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [31])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [1])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [28]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [28]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_SPR ),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [28])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [28])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [28])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [27]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [27]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_SPR ),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [27])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [27])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [27])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [26]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [26]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_SPR ),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [26])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [26])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [26])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00FF00CACACACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_SPR ),
    .I4(N1),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_I ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_Reg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op2_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_Reg ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_neg )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[0] )
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [31]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [32]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [31])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [32]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Addr [31])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [30]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [31]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [30])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [31]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Addr [30])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [29]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[29] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [30]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [29])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [30]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [29])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [28]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [28]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [29]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [28])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [29]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [28])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [27]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [27]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [28]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [27])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [28]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [27])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [26]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [26]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [27]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [26])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [27]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [26])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [25]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [25]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [26]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [25])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [26]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [25])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [24]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [24]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [25]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [24])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [25]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [24])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [23]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [23]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [24]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [23])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [24]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [23])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [22]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [22]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [23]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [22])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [23]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [22])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [21]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [21]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [22]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [21])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [22]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [21])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [20]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [20]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [21]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [20])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [21]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [20])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [19]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [19]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [20]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [19])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [20]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [19])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [18]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [18]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [19]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [18])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [19]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [18])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [17]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [17]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [18]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [17])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [18]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [17])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [16]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [17]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [16])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [17]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [16])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [15]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [15]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [16]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [15])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [16]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [15])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [14]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [14]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [15]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [14])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [15]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [14])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [13]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [13]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [14]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [13])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [14]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [13])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [12]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [12]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [13]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [12])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [13]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [12])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [11]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [11]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [12]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [11])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [12]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [11])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [10]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [10]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [11]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [10])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [11]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [10])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [9]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [9]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [10]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [9])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [10]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [9])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [8]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [8]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [9]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [8])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [9]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [8])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [7]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [7]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [8]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [7])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [8]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [7])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [6]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [6]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [7]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [6])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [7]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [6])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [5]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [6]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [5])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [6]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [5])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [4]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [5]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [4])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [5]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [4])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [3]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [4]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [3])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [4]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [3])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [2]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [3]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [2])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [3]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [2])
  );
  LUT6_2 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/alu_AddSub ),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/op2_is_1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [2]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [1])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [2]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [1])
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.CarryIn_MUXCY  (
    .CI(N1),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.EX_CarryIn_I ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.control_carry ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [32])
  );
  MULT_AND   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.MULT_AND_I  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry_In ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry_In ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.EX_CarryIn_I )
  );
  LUT3 #(
    .INIT ( 8'h00 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.alu_carry_select_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry_In ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry_In ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.control_carry )
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.XOR_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.invert_result ),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/alu_AddSub ),
    .O(\U0/dlmb_M_ABus [0])
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.invert_result ),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/op2_is_1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/alu_AddSub ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Carry )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry [1]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op_1523 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.maintain_sign_n ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.invert_result )
  );
  MULT_AND   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MULT_AND_I  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/op2_is_1 )
  );
  LUT4 #(
    .INIT ( 16'hFA0A ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_2  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.maintain_sign_n ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.alu_AddSub_1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/alu_AddSub )
  );
  LUT6 #(
    .INIT ( 64'h607AA67800008888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_V5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[0] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.alu_AddSub_1 )
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [31]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [1]),
    .I2(N1),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [31])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [30]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[29] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [0]),
    .I2(N1),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [30])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [29]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[29] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [28]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[29] ),
    .I2(N1),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [29])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [28]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [28]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [27]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [28]),
    .I2(N1),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [28])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [27]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [27]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [26]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [27]),
    .I2(N1),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [27])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [26]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [26]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [25]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [26]),
    .I2(N1),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [26])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [25]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [25]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [24]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [25]),
    .I2(N1),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [25])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [24]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [24]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [23]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [24]),
    .I2(N1),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [24])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [23]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [23]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [22]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [23]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [23])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [22]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [22]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [21]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [22]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [22])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [21]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [21]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [20]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [21]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [21])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [20]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [20]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [19]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [20]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [20])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [19]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [19]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [18]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [19]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [19])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [18]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [18]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [17]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [18]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [18])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [17]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [17]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [16]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [17]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [17])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [16]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [16]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [15]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [16]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [16])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [15]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [15]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [14]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [15]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [15])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [14]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [14]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [13]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [14]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [14])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [13]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [13]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [12]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [13]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [13])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [12]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [12]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [11]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [12]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [12])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [11]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [11]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [10]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [11]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [11])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [10]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [10]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [9]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [10]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [10])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [9]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [9]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [8]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [9]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [9])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [8]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [8]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [7]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [8]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [8])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [7]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [7]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [6]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [7]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [7])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [6]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [6]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [6]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [6])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [5]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [5]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [5])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [4])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [3])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [2]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [2]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [2])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[0] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [1])
  );
  LUT4 #(
    .INIT ( 16'h468E ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/Logic_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[0] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/logic_Res_i )
  );
  LUT4 #(
    .INIT ( 16'hFCAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/Shift_LUT  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/msb ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[0] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/Shift_Logic_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/shift_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/logic_Res_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [0])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Addr [31]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [31]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [31]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [31])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Addr [30]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [30]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [30]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [30])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [29]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [29]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [29]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [29])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [28]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [28]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [28]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [28])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [27]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [27]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [27]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [27])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [26]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [26]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [26]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [26])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [25]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [25]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [25]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [25])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [24]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [24]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [24]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [24])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [23]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [23]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [23]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [23])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [22]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [22]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [22]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [22])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [21]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [21]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [21]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [21])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [20]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [20]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [20]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [20])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [19]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [19]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [19]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [19])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [18]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [18]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [18]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [18])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [17]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [17]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [17]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [17])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [16]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [16]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [16]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [16])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [15]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [15]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [15]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [15])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [14]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [14]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [14]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [14])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [13]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [13]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [13]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [13])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [12]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [12]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [12]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [12])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [11]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [11]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [11]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [11])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [10]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [10]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [10]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [10])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [9]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [9]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [9]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [9])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [8]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [8]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [8]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [8])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [7]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [7]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [7]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [7])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [6]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [6]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [6]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [6])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [5]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [5])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [4])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [3])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [2]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [2]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [2]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [2])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [1])
  );
  LUT4 #(
    .INIT ( 16'hEFE0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Mul_ALU_Mux  (
    .I0(N1),
    .I1(N1),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I3(\U0/dlmb_M_ABus [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/mul_ALU_Res )
  );
  LUT4 #(
    .INIT ( 16'hE040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Data_Shift_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0]),
    .I3(\U0/dlmb_LMB_ReadDBus [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/data_Shift_Res )
  );
  MUXF5   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Result_MUXF5  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/mul_ALU_Res ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/data_Shift_Res ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [0])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [31]),
    .Q(\U0/microblaze_I/local_sig[3676] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [30]),
    .Q(\U0/microblaze_I/local_sig[3675] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [29]),
    .Q(\U0/microblaze_I/local_sig[3674] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [28]),
    .Q(\U0/microblaze_I/local_sig[3673] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [27]),
    .Q(\U0/microblaze_I/local_sig[3672] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [26]),
    .Q(\U0/microblaze_I/local_sig[3671] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [25]),
    .Q(\U0/microblaze_I/local_sig[3670] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [24]),
    .Q(\U0/microblaze_I/local_sig[3669] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [23]),
    .Q(\U0/microblaze_I/local_sig[3668] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [22]),
    .Q(\U0/microblaze_I/local_sig[3667] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [21]),
    .Q(\U0/microblaze_I/local_sig[3666] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [20]),
    .Q(\U0/microblaze_I/local_sig[3665] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [19]),
    .Q(\U0/microblaze_I/local_sig[3664] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [18]),
    .Q(\U0/microblaze_I/local_sig[3663] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [17]),
    .Q(\U0/microblaze_I/local_sig[3662] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [16]),
    .Q(\U0/microblaze_I/local_sig[3661] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [15]),
    .Q(\U0/microblaze_I/local_sig[3660] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [14]),
    .Q(\U0/microblaze_I/local_sig[3659] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [13]),
    .Q(\U0/microblaze_I/local_sig[3658] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [12]),
    .Q(\U0/microblaze_I/local_sig[3657] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [11]),
    .Q(\U0/microblaze_I/local_sig[3656] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [10]),
    .Q(\U0/microblaze_I/local_sig[3655] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [9]),
    .Q(\U0/microblaze_I/local_sig[3654] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [8]),
    .Q(\U0/microblaze_I/local_sig[3653] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [7]),
    .Q(\U0/microblaze_I/local_sig[3652] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [6]),
    .Q(\U0/microblaze_I/local_sig[3651] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [5]),
    .Q(\U0/microblaze_I/local_sig[3650] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [4]),
    .Q(\U0/microblaze_I/local_sig[3649] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [3]),
    .Q(\U0/microblaze_I/local_sig[3648] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [2]),
    .Q(\U0/microblaze_I/local_sig[3647] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [1]),
    .Q(\U0/microblaze_I/local_sig[3646] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [0]),
    .Q(\U0/microblaze_I/local_sig[3645] )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [17])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [18])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [19])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [20])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [21])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [22])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [23])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [24])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [25])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [26])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [27])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [28])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [29])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/MUXCY_X  (
    .CI(N1),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [29])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/XOR_X  (
    .CI(N1),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [29]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [29])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [29]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [28])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [29]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [28]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [28])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [28]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [27])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [28]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [27]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [27])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [27]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [26])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [27]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [26]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [26])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [26]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [25])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [26]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [25]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [25])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [25]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [24])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [25]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [24]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [24])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [24]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [23])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [24]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [23]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [23])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [23]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [22])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [23]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [22]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [22])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [22]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [21])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [22]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [21]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [21])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [21]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [20])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [21]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [20]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [20])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [20]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [19])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [20]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [19]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [19])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [19]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/xor_Sum ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [18])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [19]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [18]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [18])
  );
  LUT4 #(
    .INIT ( 16'hF066 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/SUM_I  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I ),
    .I2(N1),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/xor_Sum )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [18]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/xor_Sum ),
    .LO(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X_LO_UNCONNECTED )
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/XOR_X  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry [18]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/xor_Sum ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_Sum )
  );
  LUT4 #(
    .INIT ( 16'hAACA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/NewPC_Mux  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_Sum ),
    .I1(\U0/dlmb_M_ABus [17]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(N1),
    .O(\U0/ilmb_M_ABus [17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [29]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [29]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [29])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [28]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [28]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [28])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [27]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [27]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [27])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [26]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [26]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [26])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [25]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [25]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [25])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [24]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [24]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [24])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [23]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [23]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [23])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [22]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [22]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [22])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [21]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [21]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [21])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [20]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [20]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [20])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [19]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [19]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [18]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [18]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I ),
    .D(\U0/ilmb_M_ABus [17]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [17]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [17])
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[5].I_Part_Of_Zero_Detect  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [5]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal_N ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [5]),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_zero )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[4].I_Part_Of_Zero_Detect  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [4]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal_N ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [4]),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [5])
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [3]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal_N ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [3]),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [4])
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [2]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal_N ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [2]),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [3])
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[1].I_Part_Of_Zero_Detect  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [1]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal_N ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [1]),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [2])
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[0].I_Part_Of_Zero_Detect  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [0]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal_N ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [0]),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [1])
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Part_Of_Zero_Carry_Start  (
    .CI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Part_Of_Zero_Carry_Start_rt_3056 ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI [0])
  );
  MULT_AND   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MULT_AND_I  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II [0]),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sub_Carry )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Intr_Carry_MUXCY  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_I ),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0917 ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_II )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_II ),
    .DI(N1),
    .S(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III )
  );
  LUT4 #(
    .INIT ( 16'h00F0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.I_correct_Carry_Select  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_ALU_Carry ),
    .I3(N1),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_Select )
  );
  LUT3 #(
    .INIT ( 8'h15 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_1 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_1 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_2 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_Carry_MUXCY  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry ),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sub_Carry ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_Select ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_I )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_3  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry2 ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_n ),
    .LO(\U0/microblaze_I/local_sig[2] )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_I ),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select_I ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_II )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry1 ),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_n ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry2 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_Carry2 ),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_carry3_sel ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump )
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT2  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_2 )
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_1 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_2  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_1 )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_1 )
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_1 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_2 )
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT2  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_2 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_Carry1 ),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_DI2 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_jump2 ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_Carry2 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Correct_Carry_MUXCY  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.new_Carry ),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/MSR_Carry ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.write_Carry ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_I )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_1 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_2 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_3 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_I_S ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT4  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_1 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_2 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_3 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_I_S ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1 )
  );
  LUT3 #(
    .INIT ( 8'h90 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_3 )
  );
  LUT3 #(
    .INIT ( 8'h90 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT3  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_3 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_1  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/buffer_Full ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry1 )
  );
  LUT4 #(
    .INIT ( 16'hAABA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force_di2_LUT4  (
    .I0(N1),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val2_N ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_DI2 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force_jump2_LUT4  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(N1),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force2 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_jump2 )
  );
  LUT4 #(
    .INIT ( 16'h0004 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_without_dready_LUT4  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first_2417 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_without_dbg ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[9] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_without_dready )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_Select_LUT4  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first_2417 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_without_dbg ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[9] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_Select )
  );
  LUT3 #(
    .INIT ( 8'hB4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force_di1_LUT3  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_neg ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_DI ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_DI1 )
  );
  LUT3 #(
    .INIT ( 8'hB4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force_jump1_LUT3  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_neg ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_S ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_jump1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_zero ),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_DI1 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_jump1 ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_Carry1 )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_Carry_MUXCY  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Carry ),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [1]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_Carry_MUXCY_rt_3057 ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.new_Carry )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1  (
    .CI(\U0/dlmb_LMB_Ready ),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_without_dready ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_Select ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun )
  );
  LUT4 #(
    .INIT ( 16'hF800 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_I_LUT  (
    .I0(\U0/dlmb_LMB_Ready ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/dready_Valid ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_2372 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Valid_Reg ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_I_S )
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean_iReady_MuxCY  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.combined_iready ),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean_iReady_MuxCY_rt_3058 ),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_N_FDRE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Test_Equal_N_i ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal_N )
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_FDSE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Test_Equal_i ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_DI_FDRE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_DI_i ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_DI )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_S_FDRE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_S_i ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_S )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val1_FDRE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val1_i ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val1 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force2_FDRE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force2_i ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force2 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force1_FDRE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force1_i ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force1 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_Carry_FDE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_II ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry_In )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_I [1]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP0_FDE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_I [0]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op [0])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4396_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I_2398 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4231_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr_1524 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_0  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel[0]_instr_OF[0]_mux_46_OUT<1> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [0])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_1  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel[0]_instr_OF[0]_mux_46_OUT<0> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel [1])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<4> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<3> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<2> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<1> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<0> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupts_I  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_OF[10]_MUX_4402_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupts_I_2358 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In_1519 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[30]_GND_12_o_MUX_4234_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op_1523 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_OF[3]_MUX_4188_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing_2405 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_0  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [0])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_1  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper [1])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [6]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep_1542 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_0  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [9]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond [0])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_1  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [10]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1013_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle_take_Break_MUX_4344_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle_2399 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cycle  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1013_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cycle_take_intr_MUX_4341_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cycle_2400 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[0]_GND_12_o_MUX_4178_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry_2406 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4242_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16_1521 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4241_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8_1522 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I1 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_22_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable3 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I1 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_IExt_Exception_AND_20_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable3 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I1 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable3 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I_2388 )
  );
  FDSE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_INV_128_o ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop_1505 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4397_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I_2397 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4329_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_2401 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_92_o_2315 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I_2402 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[3]_take_Intr_Now_AND_107_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic_1518 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o15 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I_2404 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4186_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i_1535 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4185_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i_1536 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_dynamic_instr_Address.old_IE_value  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_dynamic_instr_Address.old_IE_value_2408 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle_2416 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4150_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first_2417 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_NM_Break  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_ce ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_NM_Break_2411 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_inHibit_EX_MUX_4288_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I_2414 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ext_BRK_OR_88_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i_2413 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ext_BRK_ext_nm_brk_i_OR_87_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2412 )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [0]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [1]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [2]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [3]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [4]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [5]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [6]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [6])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [7]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [7])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [8]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [8])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [9]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [9])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [10]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [10])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [11]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [12]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [13]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [14]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [15]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [4])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [16]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [17]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [18]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [19]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [20]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [21]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [5])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [22]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [6])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [23]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [7])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [24]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [8])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [25]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [9])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [26]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [10])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [27]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [11])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [28]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [12])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [29]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [13])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [30]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [14])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .CLK(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [31]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [15])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].buffer_Addr_XORCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Carry [2]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I [1])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].buffer_Addr_XORCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Carry [3]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum [2]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I [2])
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].buffer_Addr_MUXCY_L  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Carry [3]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum [2]),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Carry [2])
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Carry [2]),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum [1]),
    .LO(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L_LO_UNCONNECTED )
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].buffer_Addr_XORCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I [3])
  );
  MUXCY_L   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].buffer_Addr_MUXCY_L  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady ),
    .DI(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum [3]),
    .LO(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Carry [3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/of_Valid_early ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I [3]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3])
  );
  FDS #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I [2]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2])
  );
  FDS #(
    .INIT ( 1'b1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I [1]),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[15].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [15]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [15]),
    .I2(\U0/ilmb_port_BRAM_Din [31]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [31]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [31]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [15])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[14].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [14]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [14]),
    .I2(\U0/ilmb_port_BRAM_Din [30]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [30]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [30]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [14])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[13].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [13]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [13]),
    .I2(\U0/ilmb_port_BRAM_Din [29]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [29]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [29]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [13])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[12].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [12]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [12]),
    .I2(\U0/ilmb_port_BRAM_Din [28]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [28]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [28]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [12])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[11].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [11]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [11]),
    .I2(\U0/ilmb_port_BRAM_Din [27]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [27]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [27]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [11])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[10].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [10]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [10]),
    .I2(\U0/ilmb_port_BRAM_Din [26]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [26]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [26]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [10])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[9].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [9]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [9]),
    .I2(\U0/ilmb_port_BRAM_Din [25]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [25]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [25]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [9])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[8].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [8]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [8]),
    .I2(\U0/ilmb_port_BRAM_Din [24]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [24]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [24]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [8])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[7].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [7]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [7]),
    .I2(\U0/ilmb_port_BRAM_Din [23]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [23]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [23]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [7])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[6].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [6]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [6]),
    .I2(\U0/ilmb_port_BRAM_Din [22]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [22]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [22]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [6])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[5].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [5]),
    .I2(\U0/ilmb_port_BRAM_Din [21]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [21]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [21]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [5])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[4].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [4]),
    .I2(\U0/ilmb_port_BRAM_Din [20]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [20]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [20]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [4])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[3].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [3]),
    .I2(\U0/ilmb_port_BRAM_Din [19]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [19]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [19]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [3])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[2].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [2]),
    .I2(\U0/ilmb_port_BRAM_Din [18]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [18]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [18]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [2])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[1].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [1]),
    .I2(\U0/ilmb_port_BRAM_Din [17]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [17]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [17]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [1])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[0].I_MUX_LUT6  (
    .I0(\U0/ilmb_port_BRAM_Din [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [0]),
    .I2(\U0/ilmb_port_BRAM_Din [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [16]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [16]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read [0])
  );
  LUT6_2 #(
    .INIT ( 64'h7887877899996666 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.FPGA_LUT6_Target.byte_selects_i_INST  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [31]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [30]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [0]),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byte_selects [0]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byte_selects [1])
  );
  LUT6_2 #(
    .INIT ( 64'h8778877866666666 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.FPGA_LUT6_Target.low_addr_i_INST  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [31]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [30]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [0]),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i [0]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i [1])
  );
  LUT6_2 #(
    .INIT ( 64'h0CC00CC000A000A0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.FPGA_LUT6_Target_ADDR.LOW_ADDR_OUT_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i_1536 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i_1535 ),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/dlmb_M_ABus [30]),
    .O5(\U0/dlmb_M_ABus [31])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[3].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [19]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [27]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [23]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [31]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i_1536 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/dlmb_M_DBus [23]),
    .O5(\U0/dlmb_M_DBus [19])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[2].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [18]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [26]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [22]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [30]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i_1536 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/dlmb_M_DBus [22]),
    .O5(\U0/dlmb_M_DBus [18])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[1].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [17]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [25]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [21]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [29]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i_1536 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/dlmb_M_DBus [21]),
    .O5(\U0/dlmb_M_DBus [17])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[0].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [16]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [24]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [20]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [28]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i_1536 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/dlmb_M_DBus [20]),
    .O5(\U0/dlmb_M_DBus [16])
  );
  LUT6_2 #(
    .INIT ( 64'h1111111155555555 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WriteSel.WRITE_MSB_SEL_I  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i_1536 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i_1535 ),
    .I2(N1),
    .I3(N1),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [1]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [0])
  );
  LUT6_2 #(
    .INIT ( 64'h03300330FFAFFFAF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_ReadSel.READ_SEL_I  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byte_selects [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byte_selects [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i_1536 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i_1535 ),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [1]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [0])
  );
  LUT6_2 #(
    .INIT ( 64'h151F151F454F454F ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.FPGA_LUT6_Target_BE.BYTE_2_3_I  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byte_selects [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byte_selects [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i_1536 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i_1535 ),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/dlmb_M_BE [0]),
    .O5(\U0/dlmb_M_BE [1])
  );
  LUT6_2 #(
    .INIT ( 64'h2A2F2A2F8A8F8A8F ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.FPGA_LUT6_Target_BE.BYTE_0_1_I  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byte_selects [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byte_selects [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i_1536 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i_1535 ),
    .I4(N1),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .O6(\U0/dlmb_M_BE [2]),
    .O5(\U0/dlmb_M_BE [3])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[7].BYTESTEER_LUT6  (
    .I0(\U0/dlmb_LMB_ReadDBus [16]),
    .I1(\U0/dlmb_LMB_ReadDBus [0]),
    .I2(\U0/dlmb_LMB_ReadDBus [24]),
    .I3(\U0/dlmb_LMB_ReadDBus [8]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [0]),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [24]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [16])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[6].BYTESTEER_LUT6  (
    .I0(\U0/dlmb_LMB_ReadDBus [17]),
    .I1(\U0/dlmb_LMB_ReadDBus [1]),
    .I2(\U0/dlmb_LMB_ReadDBus [25]),
    .I3(\U0/dlmb_LMB_ReadDBus [9]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [0]),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [25]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [17])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[5].BYTESTEER_LUT6  (
    .I0(\U0/dlmb_LMB_ReadDBus [18]),
    .I1(\U0/dlmb_LMB_ReadDBus [2]),
    .I2(\U0/dlmb_LMB_ReadDBus [26]),
    .I3(\U0/dlmb_LMB_ReadDBus [10]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [0]),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [26]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [18])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[4].BYTESTEER_LUT6  (
    .I0(\U0/dlmb_LMB_ReadDBus [19]),
    .I1(\U0/dlmb_LMB_ReadDBus [3]),
    .I2(\U0/dlmb_LMB_ReadDBus [27]),
    .I3(\U0/dlmb_LMB_ReadDBus [11]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [0]),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [27]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [19])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[3].BYTESTEER_LUT6  (
    .I0(\U0/dlmb_LMB_ReadDBus [20]),
    .I1(\U0/dlmb_LMB_ReadDBus [4]),
    .I2(\U0/dlmb_LMB_ReadDBus [28]),
    .I3(\U0/dlmb_LMB_ReadDBus [12]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [0]),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [28]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [20])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[2].BYTESTEER_LUT6  (
    .I0(\U0/dlmb_LMB_ReadDBus [21]),
    .I1(\U0/dlmb_LMB_ReadDBus [5]),
    .I2(\U0/dlmb_LMB_ReadDBus [29]),
    .I3(\U0/dlmb_LMB_ReadDBus [13]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [0]),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [29]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [21])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[1].BYTESTEER_LUT6  (
    .I0(\U0/dlmb_LMB_ReadDBus [22]),
    .I1(\U0/dlmb_LMB_ReadDBus [6]),
    .I2(\U0/dlmb_LMB_ReadDBus [30]),
    .I3(\U0/dlmb_LMB_ReadDBus [14]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [0]),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [30]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [22])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[0].BYTESTEER_LUT6  (
    .I0(\U0/dlmb_LMB_ReadDBus [23]),
    .I1(\U0/dlmb_LMB_ReadDBus [7]),
    .I2(\U0/dlmb_LMB_ReadDBus [31]),
    .I3(\U0/dlmb_LMB_ReadDBus [15]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB [0]),
    .O6(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [31]),
    .O5(\U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read [23])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[7].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [31]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [15]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [23]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [7]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [0]),
    .O6(\U0/dlmb_M_DBus [7]),
    .O5(\U0/dlmb_M_DBus [15])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[6].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [30]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [14]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [22]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [6]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [0]),
    .O6(\U0/dlmb_M_DBus [6]),
    .O5(\U0/dlmb_M_DBus [14])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[5].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [29]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [13]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [21]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [5]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [0]),
    .O6(\U0/dlmb_M_DBus [5]),
    .O5(\U0/dlmb_M_DBus [13])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[4].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [28]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [12]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [20]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [4]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [0]),
    .O6(\U0/dlmb_M_DBus [4]),
    .O5(\U0/dlmb_M_DBus [12])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[3].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [27]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [11]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [19]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [3]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [0]),
    .O6(\U0/dlmb_M_DBus [3]),
    .O5(\U0/dlmb_M_DBus [11])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[2].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [26]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [10]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [18]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [2]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [0]),
    .O6(\U0/dlmb_M_DBus [2]),
    .O5(\U0/dlmb_M_DBus [10])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[1].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [25]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [9]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [17]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [1]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [0]),
    .O6(\U0/dlmb_M_DBus [1]),
    .O5(\U0/dlmb_M_DBus [9])
  );
  LUT6_2 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[0].BYTESTEER_LUT6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [24]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [8]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [0]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB [0]),
    .O6(\U0/dlmb_M_DBus [0]),
    .O5(\U0/dlmb_M_DBus [8])
  );
  SRL16E #(
    .INIT ( 16'h1900 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_4/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[11] )
  );
  SRL16E #(
    .INIT ( 16'h1820 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_3/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[10] )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[4] )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[5] )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[8] )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[9] )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_7/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[14] )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_8/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[15] )
  );
  SRL16E #(
    .INIT ( 16'h3FFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[3] )
  );
  SRL16E #(
    .INIT ( 16'h3FFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[7] )
  );
  SRL16E #(
    .INIT ( 16'hFFFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[2] )
  );
  SRL16E #(
    .INIT ( 16'hFFFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[6] )
  );
  SRL16E #(
    .INIT ( 16'h0006 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_2/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[1] )
  );
  SRL16E #(
    .INIT ( 16'h001B ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_1/Use_unisim.MB_SRL16E_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[0] )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_6  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[2] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[3] ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[1] ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[0] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_6_2457 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_7  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[6] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[7] ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[5] ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[4] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_7_2458 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_71  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[10] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[11] ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[9] ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[8] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_71_2459 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_8  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[14] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[15] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_8_2460 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_0  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0345_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count1 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count [0])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_1  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0345_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count [1])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<7>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [6]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [7]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7 )
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<6>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [5]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [6]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count6 )
  );
  MUXCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [5]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [6]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [6])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<5>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [4]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count5 )
  );
  MUXCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [4]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [5])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<4>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [3]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count4 )
  );
  MUXCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [3]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [4])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<3>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [2]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count3 )
  );
  MUXCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [2]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [3])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<2>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [1]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [2]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count2 )
  );
  MUXCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [1]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [2]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [2])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<1>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [0]),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count1 )
  );
  MUXCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1>  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [0]),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [1])
  );
  XORCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<0>  (
    .CI(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .LI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count )
  );
  MUXCY   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0>  (
    .CI(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .DI(N1),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy [0])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_0  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<32> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [0])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_1  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<31> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [1])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_2  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<30> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [2])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_3  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<29> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [3])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_4  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<28> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [4])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_5  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<27> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [5])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_6  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<26> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [6])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_7  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<25> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [7])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_8  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<24> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [8])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_9  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<23> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [9])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_10  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<22> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [10])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_11  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<21> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [11])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_12  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<20> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [12])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_13  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<19> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [13])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_14  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<18> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [14])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_15  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<17> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [15])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_16  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<16> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [16])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_17  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<15> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [17])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_18  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<14> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [18])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_19  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<13> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [19])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_20  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<12> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [20])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_21  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<11> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [21])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_22  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<10> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [22])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_23  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<9> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [23])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_24  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<8> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [24])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_25  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<7> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [25])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_26  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<6> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [26])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_27  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<5> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [27])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_28  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<4> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [28])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_29  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<3> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [29])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_30  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<2> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [30])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_31  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<1> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [31])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_32  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<0> ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [32])
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_0  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[0] ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [0])
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_1  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_11_2601 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [1])
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_2  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[2] ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [2])
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_3  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[3] ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [3])
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_4  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[4] ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [4])
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_5  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[5] ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [5])
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_6  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[6] ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [6])
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_0  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_TClk_2612 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[0] )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_11  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk_2611 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_11_2601 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_2  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk_2614 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[2] )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_3  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg [0]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[3] )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_4  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg [1]),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[4] )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_5  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk_2613 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[5] )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_6  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr2_TCK_2664 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[6] )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i_2579 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_2541 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec_2584 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_2605 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_2604 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1_2586 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_shifting_CLK  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En_1_2665 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_shifting_CLK_2588 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_0  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En ),
    .CLR(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_2580 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [30]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg [0])
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_1  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En ),
    .CLR(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_2580 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [31]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg [1])
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En ),
    .CLR(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [29]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk_2611 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_TClk  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En ),
    .CLR(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [28]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_TClk_2612 )
  );
  FDCE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Wakeup  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En ),
    .CLR(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [31]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Wakeup_387 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En ),
    .CLR(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_2603 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [24]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk_2613 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En ),
    .CLR(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_2545 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [23]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk_2614 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.branch_with_delay ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_2540 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_2542 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit_dbg_brki_hit_OR_228_o ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit_2581 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i_2579 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold  (
    .C(Clk),
    .D
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_222_o )
,
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_2582 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold  (
    .C(Clk),
    .D
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_220_o )
,
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_2583 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Write_dbg ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 )
  );
  FDC   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock  (
    .C(Clk),
    .CLR(\U0/Debug.mdm_0/update ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_2619 )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/which_pc ),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/tdi ),
    .Q
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<7> )
,
    .Q15
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<7> )

  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/which_pc ),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<7> )
,
    .Q
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<6> )
,
    .Q15
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<6> )

  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/which_pc ),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<6> )
,
    .Q
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<5> )
,
    .Q15
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<5> )

  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/which_pc ),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<5> )
,
    .Q
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<4> )
,
    .Q15
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<4> )

  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [19]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [18]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [17]),
    .A3(N1),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/which_pc ),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<4> )
,
    .Q
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<3> )
,
    .Q15
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<3> )

  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [23]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [22]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [21]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [20]),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/which_pc ),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<3> )
,
    .Q
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<2> )
,
    .Q15
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<2> )

  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1  (
    .A0(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [27]),
    .A1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [26]),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [25]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [24]),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/which_pc ),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<2> )
,
    .Q
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<1> )
,
    .Q15
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<1> )

  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1  (
    .A0(N1),
    .A1(N1),
    .A2(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [29]),
    .A3(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [28]),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/which_pc ),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15<1> )
,
    .Q
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<0> )
,
    .Q15
(\NLW_U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_Q15_UNCONNECTED )

  );
  MUXCY 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[1].MUXCY_I  (
    .CI
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<1> ),
    .DI(N1),
    .S
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<1> )
,
    .O
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<2> )
  );
  MUXCY 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[2].MUXCY_I  (
    .CI
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<2> ),
    .DI(N1),
    .S
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<2> )
,
    .O
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<3> )
  );
  MUXCY 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[3].MUXCY_I  (
    .CI
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<3> ),
    .DI(N1),
    .S
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<3> )
,
    .O
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<4> )
  );
  MUXCY 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[4].MUXCY_I  (
    .CI
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<4> ),
    .DI(N1),
    .S
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<4> )
,
    .O
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<5> )
  );
  MUXCY 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[5].MUXCY_I  (
    .CI
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<5> ),
    .DI(N1),
    .S
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<5> )
,
    .O
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<6> )
  );
  MUXCY 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[6].MUXCY_I  (
    .CI
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<6> ),
    .DI(N1),
    .S
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<6> )
,
    .O
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<7> )
  );
  MUXCY 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[7].MUXCY_I  (
    .CI
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<7> ),
    .DI(N1),
    .S
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<7> )
,
    .O
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<8> )
  );
  MUXCY 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.The_First_BreakPoints.MUXCY_Post  (
    .CI
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<8> ),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .S
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.The_First_BreakPoints.MUXCY_Post_rt_3059 )
,
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_i )
  );
  MUXCY 
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].MUXCY_I  (
    .CI(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[0] ),
    .DI(N1),
    .S
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel<0> )
,
    .O
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry<1> )
  );
  FDS   \U0/dlmb/POR_FF_I  (
    .C(Clk),
    .D(N1),
    .S(\U0/LMB_Rst_197 ),
    .Q(\U0/dlmb_LMB_Rst )
  );
  FDR   \U0/dlmb_cntlr/lmb_as  (
    .C(Clk),
    .D(\U0/dlmb_M_AddrStrobe ),
    .R(\U0/dlmb_LMB_Rst ),
    .Q(\U0/dlmb_cntlr/lmb_as_2751 )
  );
  FDR   \U0/dlmb_cntlr/Sl_Rdy  (
    .C(Clk),
    .D(\U0/dlmb_cntlr/lmb_select ),
    .R(\U0/dlmb_LMB_Rst ),
    .Q(\U0/dlmb_cntlr/Sl_Rdy_2750 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [7]),
    .R(N1),
    .Q(\NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE_Q_UNCONNECTED )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv46_rdBus_FDRE  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [6]),
    .R(N1),
    .Q(\NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv46_rdBus_FDRE_Q_UNCONNECTED )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv46_rdBus_FDRE  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [5]),
    .R(N1),
    .Q(\NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv46_rdBus_FDRE_Q_UNCONNECTED )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv46_rdBus_FDRE  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [4]),
    .R(N1),
    .Q(\NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv46_rdBus_FDRE_Q_UNCONNECTED )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv46_rdBus_FDRE  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [3]),
    .R(N1),
    .Q(\NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv46_rdBus_FDRE_Q_UNCONNECTED )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv46_rdBus_FDRE  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [2]),
    .R(N1),
    .Q(\NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv46_rdBus_FDRE_Q_UNCONNECTED )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv46_rdBus_FDRE  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [1]),
    .R(N1),
    .Q(\NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv46_rdBus_FDRE_Q_UNCONNECTED )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv46_rdBus_FDRE  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [0]),
    .R(N1),
    .Q(\NLW_U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv46_rdBus_FDRE_Q_UNCONNECTED )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE  (
    .C(N1),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .R(N1),
    .Q(\NLW_U0/Debug.mdm_0/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE_Q_UNCONNECTED )
  );
  FDC_1 #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_3  (
    .C(\U0/Debug.mdm_0/update ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_4 [3]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [3])
  );
  FDC_1 #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_2  (
    .C(\U0/Debug.mdm_0/update ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_4 [2]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [2])
  );
  FDC_1 #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1  (
    .C(\U0/Debug.mdm_0/update ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_4 [1]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [1])
  );
  FDC_1 #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_0  (
    .C(\U0/Debug.mdm_0/update ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_4 [0]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [0])
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_3  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter [3]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_4 [3])
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_2  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter [2]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_4 [2])
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_1  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter [1]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_4 [1])
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_0  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter [0]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_4 [0])
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter_3  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL_SHIFT_AND_363_o ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/tdi ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter [3])
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter_2  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL_SHIFT_AND_363_o ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter [3]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter [2])
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL_SHIFT_AND_363_o ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter [2]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter [1])
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter_0  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL_SHIFT_AND_363_o ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter [1]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter [0])
  );
  FDP #(
    .INIT ( 1'b1 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_31  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .PRE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[31] )
  );
  FDP #(
    .INIT ( 1'b1 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_26  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[27] ),
    .PRE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[26] )
  );
  FDP #(
    .INIT ( 1'b1 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_10  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[11] ),
    .PRE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[10] )
  );
  FDP #(
    .INIT ( 1'b1 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_3  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[4] ),
    .PRE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[3] )
  );
  FDP #(
    .INIT ( 1'b1 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_2  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[3] ),
    .PRE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[2] )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[2] ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[1] )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n ),
    .I1(N1),
    .I2(N1),
    .I3(N1),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n ),
    .I1(N1),
    .I2(N1),
    .I3(N1),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n ),
    .I1(N1),
    .I2(N1),
    .I3(N1),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n ),
    .I1(N1),
    .I2(N1),
    .I3(N1),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128 ),
    .I1(N1),
    .I2(N1),
    .I3(N1),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n )
  );
  SRL16E #(
    .INIT ( 16'h584D ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/ID_TDO_2 )
  );
  SRL16E #(
    .INIT ( 16'h4443 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/ID_TDO_1 )
  );
  SRL16E #(
    .INIT ( 16'h4227 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_2 )
  );
  SRL16E #(
    .INIT ( 16'h0167 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [3]),
    .CE(N1),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_1 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_4  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result [4]),
    .R(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_3  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result [3]),
    .R(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_2  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result [2]),
    .R(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result [1]),
    .R(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_0  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result [0]),
    .R(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [0])
  );
  FDRE_1 #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync_detected_2811 ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .R(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync )
  );
  FDC_1 #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I  (
    .C(\U0/Debug.mdm_0/update ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd )
  );
  FDE_1   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/Old_MDM_SEL ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [0]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [0])
  );
  FDE_1   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/Old_MDM_SEL ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [1]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [1])
  );
  FDE_1   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_2  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/Old_MDM_SEL ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [2]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [2])
  );
  FDE_1   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_3  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/Old_MDM_SEL ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [3]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [3])
  );
  FDE_1   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_4  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/Old_MDM_SEL ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [4]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [4])
  );
  FDE_1   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/Old_MDM_SEL ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [5]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5])
  );
  FDE_1   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_6  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/Old_MDM_SEL ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [6]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6])
  );
  FDE_1   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_7  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/Old_MDM_SEL ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [7]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [7])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_0  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .D(\U0/Debug.mdm_0/tdi ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [0])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [0]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [1])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_2  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [1]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [2])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_3  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [2]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [3])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_4  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [3]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [4])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_5  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [4]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [5])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_6  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [5]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [6])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_7  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [6]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_379_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [3]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i_192 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_379_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [2]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK_2852 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_379_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [1]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_191 )
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [0]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [0])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_1  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [1]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [1])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_2  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [2]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [2])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_3  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [3]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [3])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_4  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [4]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [4])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_5  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [5]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [5])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_6  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [6]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [6])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_7  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [7]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_8 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_379_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [0]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_2787 )
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_0  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o ),
    .D(\U0/Debug.mdm_0/tdi ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [0])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [0]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [1])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_2  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [1]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [2])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_3  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [2]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [3])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_4  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [3]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [4])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_5  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [4]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [5])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_6  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [5]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [6])
  );
  FDE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_7  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [6]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_0  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<7> ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<6> ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_2  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<5> ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_3  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<4> ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_4  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<3> ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_5  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<2> ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_6  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<1> ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_7  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<0> ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [7])
  );
  XORCY   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I  (
    .CI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy [3]),
    .LI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I_rt_3066 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A [3])
  );
  XORCY   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].XORCY_I  (
    .CI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy [2]),
    .LI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt_3060 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A [2])
  );
  XORCY   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].XORCY_I  (
    .CI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy [1]),
    .LI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt_3061 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A [1])
  );
  XORCY   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].XORCY_I  (
    .CI(N1),
    .LI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt_3062 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A [0])
  );
  MUXCY_L   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I  (
    .CI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy [2]),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2]),
    .S(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt_3060 ),
    .LO(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy [3])
  );
  MUXCY_L   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I  (
    .CI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy [1]),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1]),
    .S(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt_3061 ),
    .LO(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy [2])
  );
  MUXCY_L   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I  (
    .CI(N1),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0]),
    .S(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt_3062 ),
    .LO(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy [1])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [7]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [7])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [6]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [6])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [5]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [5])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [4]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [4])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [3]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [3])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [2]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [2])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [1]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [1])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din [0]),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/rx_Data [0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A [3]),
    .R(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A [2]),
    .R(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].FDRE_I  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A [1]),
    .R(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A [0]),
    .R(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0])
  );
  XORCY   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].XORCY_I  (
    .CI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy [3]),
    .LI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].XORCY_I_rt_3067 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A [3])
  );
  XORCY   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].XORCY_I  (
    .CI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy [2]),
    .LI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt_3063 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A [2])
  );
  XORCY   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].XORCY_I  (
    .CI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy [1]),
    .LI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt_3064 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A [1])
  );
  XORCY   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].XORCY_I  (
    .CI(N1),
    .LI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt_3065 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A [0])
  );
  MUXCY_L   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I  (
    .CI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy [2]),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2]),
    .S(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt_3063 ),
    .LO(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy [3])
  );
  MUXCY_L   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I  (
    .CI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy [1]),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1]),
    .S(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt_3064 ),
    .LO(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy [2])
  );
  MUXCY_L   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I  (
    .CI(N1),
    .DI(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0]),
    .S(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt_3065 ),
    .LO(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy [1])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [7])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[6].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [6])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [5])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [4])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [3])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [2])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [1])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].SRL16E_I  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0]),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1]),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2]),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [3]),
    .CE(N1),
    .CLK(N1),
    .D(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A [3]),
    .R(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A [2]),
    .R(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A [1]),
    .R(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I  (
    .C(N1),
    .CE(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A [0]),
    .R(N1),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0])
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \U0/filter_reset.reset_vec[2]_filter_reset.reset_vec[1]_OR_2_o1  (
    .I0(\U0/filter_reset.reset_vec [1]),
    .I1(\U0/filter_reset.reset_vec [0]),
    .I2(\U0/filter_reset.reset_vec [2]),
    .O(\U0/filter_reset.reset_vec[2]_filter_reset.reset_vec[1]_OR_2_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/Debug_SYS_Rst_Reset_OR_1_o1  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_191 ),
    .I1(Reset),
    .O(\U0/Debug_SYS_Rst_Reset_OR_1_o )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \U0/iomodule_0/Mmux_intc_write_cimr11  (
    .I0(\U0/iomodule_0/lmb_abus_Q [0]),
    .I1(\U0/iomodule_0/GND_4424_o_lmb_reg_write_AND_399_o1 ),
    .I2(\U0/iomodule_0/lmb_abus_Q [3]),
    .I3(\U0/iomodule_0/lmb_abus_Q [4]),
    .I4(\U0/iomodule_0/lmb_abus_Q [5]),
    .O(\U0/iomodule_0/intc_write_cimr )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/iomodule_0/uart_status_read1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [4]),
    .I1(\U0/iomodule_0/lmb_abus_Q [3]),
    .I2(\U0/iomodule_0/lmb_abus_Q [2]),
    .I3(\U0/iomodule_0/lmb_abus_Q [5]),
    .I4(\U0/iomodule_0/lmb_abus_Q [1]),
    .I5(\U0/iomodule_0/lmb_reg_read_433 ),
    .O(\U0/iomodule_0/uart_status_read )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \U0/iomodule_0/uart_rx_read1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [4]),
    .I1(\U0/iomodule_0/lmb_abus_Q [3]),
    .I2(\U0/iomodule_0/lmb_abus_Q [2]),
    .I3(\U0/iomodule_0/lmb_abus_Q [5]),
    .I4(\U0/iomodule_0/lmb_abus_Q [1]),
    .I5(\U0/iomodule_0/lmb_reg_read_433 ),
    .O(\U0/iomodule_0/uart_rx_read )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \U0/iomodule_0/LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o1  (
    .I0(\U0/dlmb_M_WriteStrobe ),
    .I1(\U0/dlmb_M_ABus [0]),
    .I2(\U0/dlmb_M_ABus [1]),
    .I3(\U0/dlmb_M_AddrStrobe ),
    .O(\U0/iomodule_0/LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \U0/iomodule_0/LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o1  (
    .I0(\U0/dlmb_M_ReadStrobe ),
    .I1(\U0/dlmb_M_ABus [0]),
    .I2(\U0/dlmb_M_ABus [1]),
    .I3(\U0/dlmb_M_AddrStrobe ),
    .O(\U0/iomodule_0/LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o )
  );
  LUT5 #(
    .INIT ( 32'h00000040 ))
  \U0/iomodule_0/Mmux_gpo1_write11  (
    .I0(\U0/iomodule_0/lmb_abus_Q [0]),
    .I1(\U0/iomodule_0/GND_4424_o_lmb_reg_write_AND_399_o1 ),
    .I2(\U0/iomodule_0/lmb_abus_Q [3]),
    .I3(\U0/iomodule_0/lmb_abus_Q [4]),
    .I4(\U0/iomodule_0/lmb_abus_Q [5]),
    .O(\U0/iomodule_0/gpo1_write )
  );
  LUT5 #(
    .INIT ( 32'h00000040 ))
  \U0/iomodule_0/Mmux_pit1_write_ctrl11  (
    .I0(\U0/iomodule_0/lmb_abus_Q [0]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/PWR_119_o_lmb_reg_write_AND_416_o1 ),
    .I3(\U0/iomodule_0/lmb_abus_Q [2]),
    .I4(\U0/iomodule_0/lmb_abus_Q [3]),
    .O(\U0/iomodule_0/pit1_write_ctrl )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \U0/iomodule_0/Mmux_pit1_write_preload11  (
    .I0(\U0/iomodule_0/lmb_abus_Q [0]),
    .I1(\U0/iomodule_0/lmb_abus_Q [2]),
    .I2(\U0/iomodule_0/lmb_abus_Q [3]),
    .I3(\U0/iomodule_0/lmb_abus_Q [4]),
    .I4(\U0/iomodule_0/PWR_119_o_lmb_reg_write_AND_416_o1 ),
    .O(\U0/iomodule_0/pit1_write_preload )
  );
  LUT5 #(
    .INIT ( 32'h00000040 ))
  \U0/iomodule_0/Mmux_uart_tx_write11  (
    .I0(\U0/iomodule_0/lmb_abus_Q [0]),
    .I1(\U0/iomodule_0/GND_4424_o_lmb_reg_write_AND_399_o1 ),
    .I2(\U0/iomodule_0/lmb_abus_Q [5]),
    .I3(\U0/iomodule_0/lmb_abus_Q [3]),
    .I4(\U0/iomodule_0/lmb_abus_Q [4]),
    .O(\U0/iomodule_0/uart_tx_write )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \U0/iomodule_0/GND_4424_o_lmb_reg_write_AND_411_o11  (
    .I0(\U0/iomodule_0/lmb_abus_Q [3]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/lmb_abus_Q [2]),
    .I3(\U0/iomodule_0/lmb_abus_Q [1]),
    .I4(\U0/iomodule_0/lmb_reg_write_432 ),
    .O(\U0/iomodule_0/GND_4424_o_lmb_reg_write_AND_411_o1 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/iomodule_0/GND_4424_o_lmb_reg_write_AND_399_o11  (
    .I0(\U0/iomodule_0/lmb_abus_Q [1]),
    .I1(\U0/iomodule_0/lmb_abus_Q [2]),
    .I2(\U0/iomodule_0/lmb_reg_write_432 ),
    .O(\U0/iomodule_0/GND_4424_o_lmb_reg_write_AND_399_o1 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/iomodule_0/PWR_119_o_lmb_reg_write_AND_416_o11  (
    .I0(\U0/iomodule_0/lmb_abus_Q [1]),
    .I1(\U0/iomodule_0/lmb_abus_Q [5]),
    .I2(\U0/iomodule_0/lmb_reg_write_432 ),
    .O(\U0/iomodule_0/PWR_119_o_lmb_reg_write_AND_416_o1 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/iomodule_0/Mmux_intc_write_cier11  (
    .I0(\U0/iomodule_0/lmb_abus_Q [0]),
    .I1(\U0/iomodule_0/lmb_abus_Q [5]),
    .I2(\U0/iomodule_0/GND_4424_o_lmb_reg_write_AND_411_o1 ),
    .O(\U0/iomodule_0/intc_write_cier )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/iomodule_0/Mmux_intc_write_ciar11  (
    .I0(\U0/iomodule_0/lmb_abus_Q [5]),
    .I1(\U0/iomodule_0/lmb_abus_Q [0]),
    .I2(\U0/iomodule_0/GND_4424_o_lmb_reg_write_AND_411_o1 ),
    .O(\U0/iomodule_0/intc_write_ciar )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv1  (
    .I0(IO_Ready),
    .I1(\U0/iomodule_0/Using_IO_Bus.io_read_keep_424 ),
    .O(\U0/iomodule_0/IO_Ready_Using_IO_Bus.io_read_keep_AND_397_o_inv )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/iomodule_0/intc_write_civar1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [0]),
    .I1(\U0/iomodule_0/lmb_reg_write_432 ),
    .O(\U0/iomodule_0/intc_write_civar )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/iomodule_0/Sl_Ready1  (
    .I0(\U0/iomodule_0/lmb_reg_read_Q_434 ),
    .I1(\U0/iomodule_0/lmb_reg_write_432 ),
    .I2(\U0/iomodule_0/io_ready_Q_431 ),
    .O(\U0/dlmb_Sl_Ready [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFFFFFF ))
  \U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [1]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/lmb_abus_Q [5]),
    .I3(\U0/iomodule_0/lmb_abus_Q [2]),
    .I4(\U0/iomodule_0/lmb_reg_read_433 ),
    .I5(\U0/iomodule_0/lmb_abus_Q [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [5]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/lmb_abus_Q [3]),
    .I3(\U0/iomodule_0/lmb_abus_Q [1]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0533_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [5]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/lmb_abus_Q [3]),
    .I3(\U0/iomodule_0/lmb_abus_Q [1]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0521_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [3]),
    .I1(\U0/iomodule_0/lmb_abus_Q [5]),
    .I2(\U0/iomodule_0/lmb_abus_Q [4]),
    .I3(\U0/iomodule_0/lmb_abus_Q [1]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0517_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [5]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/lmb_abus_Q [3]),
    .I3(\U0/iomodule_0/lmb_abus_Q [1]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0505_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [2]),
    .I1(\U0/iomodule_0/lmb_abus_Q [5]),
    .I2(\U0/iomodule_0/lmb_abus_Q [4]),
    .I3(\U0/iomodule_0/lmb_abus_Q [3]),
    .I4(\U0/iomodule_0/lmb_abus_Q [1]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0501_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [4]),
    .I1(\U0/iomodule_0/lmb_abus_Q [2]),
    .I2(\U0/iomodule_0/lmb_abus_Q [5]),
    .I3(\U0/iomodule_0/lmb_abus_Q [3]),
    .I4(\U0/iomodule_0/lmb_abus_Q [1]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0489_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [2]),
    .I1(\U0/iomodule_0/lmb_abus_Q [3]),
    .I2(\U0/iomodule_0/lmb_abus_Q [5]),
    .I3(\U0/iomodule_0/lmb_abus_Q [4]),
    .I4(\U0/iomodule_0/lmb_abus_Q [1]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0485_inv )
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [5]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/lmb_abus_Q [3]),
    .I3(\U0/iomodule_0/lmb_abus_Q [1]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [1]),
    .I1(\U0/iomodule_0/lmb_abus_Q [5]),
    .I2(\U0/iomodule_0/lmb_abus_Q [4]),
    .I3(\U0/iomodule_0/lmb_abus_Q [3]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0469_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [1]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/lmb_abus_Q [5]),
    .I3(\U0/iomodule_0/lmb_abus_Q [3]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0457_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [3]),
    .I1(\U0/iomodule_0/lmb_abus_Q [1]),
    .I2(\U0/iomodule_0/lmb_abus_Q [5]),
    .I3(\U0/iomodule_0/lmb_abus_Q [4]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0453_inv )
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [1]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/lmb_abus_Q [3]),
    .I3(\U0/iomodule_0/lmb_abus_Q [2]),
    .I4(\U0/iomodule_0/lmb_abus_Q [5]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0441_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [2]),
    .I1(\U0/iomodule_0/lmb_abus_Q [1]),
    .I2(\U0/iomodule_0/lmb_abus_Q [5]),
    .I3(\U0/iomodule_0/lmb_abus_Q [4]),
    .I4(\U0/iomodule_0/lmb_abus_Q [3]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0437_inv )
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [1]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/lmb_abus_Q [5]),
    .I3(\U0/iomodule_0/lmb_abus_Q [3]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0425_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [1]),
    .I1(\U0/iomodule_0/lmb_abus_Q [2]),
    .I2(\U0/iomodule_0/lmb_abus_Q [3]),
    .I3(\U0/iomodule_0/lmb_abus_Q [5]),
    .I4(\U0/iomodule_0/lmb_abus_Q [4]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0421_inv )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [5]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/lmb_abus_Q [3]),
    .I3(\U0/iomodule_0/lmb_abus_Q [1]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/intc_write_civar ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000088808880888 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.mux_res<0>41  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_11_891 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_880 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_7_889 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_879 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_3_887 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_878 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[3] )
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.mux_res<0>31  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_7_889 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_879 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_3_887 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_878 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[2] )
  );
  LUT4 #(
    .INIT ( 16'h4464 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1-In1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2_1102 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1_1103 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o141  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o12_703 )
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2-In41  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2_1102 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1_1103 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2-In4 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_WRITE_CIAR_fast_ack[11]_OR_338_o11  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.do_fast_ack_1105 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_WRITE_CIAR_fast_ack[11]_OR_338_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0><0>1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_880 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_11_891 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_3_887 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_878 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_7_889 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_879 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[0] )
  );
  LUT6 #(
    .INIT ( 64'hFEFFFFFFFFFFFFFF ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_READ_CISR_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [1]),
    .I1(\U0/iomodule_0/lmb_abus_Q [4]),
    .I2(\U0/iomodule_0/lmb_abus_Q [5]),
    .I3(\U0/iomodule_0/lmb_abus_Q [3]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/lmb_reg_read_433 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_READ_CISR_inv )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0401<1>1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1_1103 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2_1102 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0401 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr<3>1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_878 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_3_887 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[3] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr<7>1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_879 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_7_889 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[7] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr<11>1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_880 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_11_891 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr<16>1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16_881 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_16_893 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[16] )
  );
  LUT6 #(
    .INIT ( 64'hFBFFFFFFFFFFFFFF ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [1]),
    .I1(\U0/iomodule_0/lmb_abus_Q [3]),
    .I2(\U0/iomodule_0/lmb_abus_Q [4]),
    .I3(\U0/iomodule_0/lmb_abus_Q [5]),
    .I4(\U0/iomodule_0/lmb_abus_Q [2]),
    .I5(\U0/iomodule_0/lmb_reg_read_433 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_wrap_Using_PIT.count_load_n_AND_448_o11  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [32]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_wrap_Using_PIT.count_load_n_AND_448_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFFFFFFFFFFFFF ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [4]),
    .I1(\U0/iomodule_0/lmb_abus_Q [3]),
    .I2(\U0/iomodule_0/lmb_abus_Q [2]),
    .I3(\U0/iomodule_0/lmb_abus_Q [1]),
    .I4(\U0/iomodule_0/lmb_abus_Q [5]),
    .I5(\U0/iomodule_0/lmb_reg_read_433 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Read_inv )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Run_tx_Start_AND_433_o1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start_1324 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_1326 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/serial_Data_1325 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Run_tx_Start_AND_433_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux_4511  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [2]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_45 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux_2311  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [2]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_23 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux_0111  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [2]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_01 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux_6711  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [2]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_67 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<8>11  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [8]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [8])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<7>11  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [7]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [6]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [7])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<6>11  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [6]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [6])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<4>11  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [4]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [4])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<3>11  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [3]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [3])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<5>11  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [5]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [5])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<2>11  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [2]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel [2])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Frame_Error1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [0]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Frame_Error )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/recycle1  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/recycle )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_stop_Bit_Position_GND_4488_o_MUX_4862_o11  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [0]),
    .I3(\U0/LMB_Rst_197 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_GND_4488_o_MUX_4862_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_previous_RX_GND_4488_o_MUX_4843_o11  (
    .I0(\U0/LMB_Rst_197 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX_GND_4488_o_MUX_4843_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_RX_PWR_129_o_MUX_4840_o11  (
    .I0(\U0/LMB_Rst_197 ),
    .I1(UART_Rx),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_PWR_129_o_MUX_4840_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_start_Edge_Detected_GND_4488_o_MUX_4845_o11  (
    .I0(\U0/LMB_Rst_197 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_1360 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [0]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX_1362 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_GND_4488_o_MUX_4845_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/_n0073_inv1  (
    .I0(\U0/LMB_Rst_197 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/_n0073_inv )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[3] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt_i ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.combined_iready1  (
    .I0(\U0/ilmb_cntlr/Sl_Rdy_180 ),
    .I1(\U0/ilmb_cntlr/lmb_as_179 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.combined_iready )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Reset_Debug_Rst_OR_4_o1  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_2787 ),
    .I1(\U0/ilmb_LMB_Rst ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Reset_Debug_Rst_OR_4_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op1_SPR11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [24]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_SPR )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op1_SPR11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [25]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_SPR )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op1_SPR11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [29]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_SPR )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [30]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [30]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [14]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op2_I )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Mmux_op1_SPR11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt_i ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_SPR )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [31]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [31]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [15]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op2_I )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op1_SPR11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.bip_Active ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [28]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_SPR )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op1_SPR11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [27]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_SPR )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op1_SPR11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF [26]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_SPR )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Mmux_op1_SPR11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_SPR )
  );
  LUT4 #(
    .INIT ( 16'hFDDF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.maintain_sign_n1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr_1524 ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[0] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.maintain_sign_n )
  );
  LUT4 #(
    .INIT ( 16'hEA40 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>21  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16_1521 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8_1522 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [24]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [16]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext [0])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>111  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8_1522 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16_1521 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [24]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>1 )
  );
  LUT4 #(
    .INIT ( 16'h5140 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Mmux_msb11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In_1519 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[0] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/msb )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun1  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Mmux_rst_Values_II11  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I_2398 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II [28])
  );
  LUT3 #(
    .INIT ( 8'hBA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Mmux_rst_Values_II31  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2412 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II [30])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<5>1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_neg ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [2]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [3]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [4]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [5])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [10]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [11]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [6]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [7]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [8]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [9]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [4])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<3>1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [12]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [13]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [14]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [15]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [16]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [17]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<2>1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [18]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [19]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [20]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [21]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [22]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [23]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [2])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<1>1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [24]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [25]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [26]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [27]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [28]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [29]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [1])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<0>1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [30]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1 [31]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero [0])
  );
  LUT6 #(
    .INIT ( 64'h0000008000800080 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_inHibit_EX_MUX_4288_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_inHibit_EX_MUX_4288_o )
  );
  LUT5 #(
    .INIT ( 32'h00080808 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_IExt_Exception_AND_20_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_IExt_Exception_AND_20_o )
  );
  LUT4 #(
    .INIT ( 16'h0222 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ok_To_Stop1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.ok_To_Stop )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4186_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4186_o )
  );
  LUT5 #(
    .INIT ( 32'h00000040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4185_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4185_o )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_instr_OF[3]_MUX_4188_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_OF[3]_MUX_4188_o )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Mem_Strobe11  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_2395 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.mem_Strobe )
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Write_Strobe1  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing_2405 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_2395 ),
    .O(\U0/dlmb_M_WriteStrobe )
  );
  LUT5 #(
    .INIT ( 32'h40404000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/lwx_swx_Write_Carry_i1  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I_2388 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.LWX_SWX_Write_Carry )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Read_Strobe1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing_2405 ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ),
    .O(\U0/dlmb_M_ReadStrobe )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Valid_Reg1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Valid_Reg )
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/D_AS1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I_2414 ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_2395 ),
    .O(\U0/dlmb_M_AddrStrobe )
  );
  LUT4 #(
    .INIT ( 16'h7545 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT31  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2412 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [8]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h7545 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT41  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2412 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [7]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h7545 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT21  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2412 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [9]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o151  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o15 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Imm_Instr1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr )
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Set_BIP1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I_2397 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2412 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.set_BIP )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n09331  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle_2416 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep_1542 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_2415 ),
    .I4(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I_2404 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0933 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04040400 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable31  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I3(\U0/dlmb_LMB_Ready ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready_2409 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable3 )
  );
  LUT6 #(
    .INIT ( 64'h1410101010101010 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_II21  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II [1])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4177_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4177_o )
  );
  LUT3 #(
    .INIT ( 8'hBA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ext_BRK_ext_nm_brk_i_OR_87_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_ce ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.bip_Active ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_ce ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ext_BRK_ext_nm_brk_i_OR_87_o )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_22_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_22_o )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o2  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [5]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x1821  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x182_2285 )
  );
  LUT5 #(
    .INIT ( 32'h00202000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Reg_Test_Equal_N_i11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [9]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4333_o11 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [10]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [8]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Test_Equal_N_i )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4329_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [15]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4333_o11 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4329_o )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [15]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [9]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [10]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o111 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4241_o )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4242_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [10]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [15]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [9]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o111 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4242_o )
  );
  LUT6 #(
    .INIT ( 64'h0000088808880888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_FSL_Atomic_AND_167_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt ),
    .I1(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_IRQ ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I_2402 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_2401 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_FSL_Atomic_AND_167_o1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFB5 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force_Val2_n_i11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val2_n_i )
  );
  LUT4 #(
    .INIT ( 16'hFF54 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ext_BRK_OR_88_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.bip_Active ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_ce ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_FSL_Atomic_AND_167_o1 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_ce ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ext_BRK_OR_88_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFF2AAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i_2413 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_2401 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2410 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select_I )
  );
  LUT5 #(
    .INIT ( 32'h00088000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_use_Reg_Neg_DI_i11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4333_o11 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [10]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [8]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [9]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_DI_i )
  );
  LUT5 #(
    .INIT ( 32'h00088000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_use_Reg_Neg_S_i11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4333_o11 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [10]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [9]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [8]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_S_i )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT51  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2412 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [6]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4397_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x182_2285 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4397_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o1 )
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x1811  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_I [0])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_take_intr_2nd_cycle_take_intr_MUX_4341_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2410 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cycle_take_intr_MUX_4341_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_take_Break_2nd_cycle_take_Break_MUX_4344_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2412 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle_take_Break_MUX_4344_o )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4231_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [15]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4231_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_use_ALU_Carry11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_ALU_Carry )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_instr_OF[0]_GND_12_o_MUX_4178_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[0]_GND_12_o_MUX_4178_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [10]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Result_Sel[0]_instr_OF[0]_mux_46_OUT11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel[0]_instr_OF[0]_mux_46_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Result_Sel[0]_instr_OF[0]_mux_46_OUT21  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel[0]_instr_OF[0]_mux_46_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_instr_OF[30]_GND_12_o_MUX_4234_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [14]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[30]_GND_12_o_MUX_4234_o )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_jump_carry3_sel11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I_2402 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_carry3_sel )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1013_inv1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1013_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Write1  (
    .I0(\U0/ilmb_M_AddrStrobe ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[3]_take_Intr_Now_AND_107_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[3]_take_Intr_Now_AND_107_o )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_INV_128_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I_2402 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_INV_128_o )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_n1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_n )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_without_dbg1  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_without_dbg )
  );
  LUT4 #(
    .INIT ( 16'hAAAB ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I_2402 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/branch_with_delay_i1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I_2402 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.branch_with_delay )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_ii1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_2401 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.MTSMSR_Write )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_S1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_2394 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.write_Carry )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clr_NM_BRK1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_NM_Break_2411 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clr_NM_BRK )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Mxor_buffer_Addr_Sum<3>_xo<0>1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Mxor_buffer_Addr_Sum<1>_xo<0>1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Mxor_buffer_Addr_Sum<2>_xo<0>1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [2]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum [2])
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/of_Valid_early1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/of_Valid_early )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Full_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/buffer_Full )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/LOCKSTEP_Master_Out[9] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr )
  );
  LUT5 #(
    .INIT ( 32'hF4440444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT331  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [23]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I4(\U0/microblaze_I/local_sig[3668] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hF4440444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT321  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [24]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I4(\U0/microblaze_I/local_sig[3669] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hF4440444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT311  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [25]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I4(\U0/microblaze_I/local_sig[3670] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hF4440444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT301  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [26]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I4(\U0/microblaze_I/local_sig[3671] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hF4440444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT31  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [21]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I4(\U0/microblaze_I/local_sig[3666] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hF4440444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT291  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [27]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I4(\U0/microblaze_I/local_sig[3672] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hF7F780F7F7808080 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT281  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3673] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.bip_Active ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [28]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hF7F780F7F7808080 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT271  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3674] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [29]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT231  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt_i ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I2(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I4(\U0/microblaze_I/local_sig[3675] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hF4440444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT23  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [22]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I4(\U0/microblaze_I/local_sig[3667] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT121  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3676] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hF4440444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT41  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [20]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I4(\U0/microblaze_I/local_sig[3665] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hF4440444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT51  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [19]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I4(\U0/microblaze_I/local_sig[3664] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hF4440444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT61  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [18]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I4(\U0/microblaze_I/local_sig[3663] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hF4440444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT71  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i [17]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I4(\U0/microblaze_I/local_sig[3662] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT81  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3661] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT91  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3660] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT101  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3659] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT111  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3658] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT131  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3657] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT141  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3656] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT151  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3655] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT171  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3653] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT181  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3652] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT161  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3654] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT191  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3651] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT201  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3650] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT211  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3649] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT221  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3648] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT241  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3647] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT251  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3646] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT261  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/local_sig[3645] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<32> )
  );
  LUT5 #(
    .INIT ( 32'hFF545454 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr_1503 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I4(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count_xor<1>11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.ok_To_Stop ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[4] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count1 )
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/GND_164_o_PWR_65_o_MUX_4604_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO1111181  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO111118 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFFFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_2603 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec_2584 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_2545 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[0] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFFFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_21  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_2603 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_shifting_CLK_2588 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_2545 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[0] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_2 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_single_Step_CPU11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_2603 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_2545 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[0] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_CPU )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv1  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write_2587 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1_2586 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_2607 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_2582 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_2608 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_2583 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/dlmb_cntlr/Sl_Ready_i1  (
    .I0(\U0/dlmb_cntlr/Sl_Rdy_2750 ),
    .I1(\U0/dlmb_cntlr/lmb_as_2751 ),
    .O(\U0/dlmb_Sl_Ready [0])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/dlmb_cntlr/lmb_we<3><3>1  (
    .I0(\U0/dlmb_M_WriteStrobe ),
    .I1(\U0/dlmb_M_ABus [0]),
    .I2(\U0/dlmb_M_BE [3]),
    .O(\U0/dlmb_port_BRAM_WEN [3])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/dlmb_cntlr/lmb_we<2><2>1  (
    .I0(\U0/dlmb_M_WriteStrobe ),
    .I1(\U0/dlmb_M_ABus [0]),
    .I2(\U0/dlmb_M_BE [2]),
    .O(\U0/dlmb_port_BRAM_WEN [2])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/dlmb_cntlr/lmb_we<1><1>1  (
    .I0(\U0/dlmb_M_WriteStrobe ),
    .I1(\U0/dlmb_M_ABus [0]),
    .I2(\U0/dlmb_M_BE [1]),
    .O(\U0/dlmb_port_BRAM_WEN [1])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/dlmb_cntlr/lmb_we<0><0>1  (
    .I0(\U0/dlmb_M_WriteStrobe ),
    .I1(\U0/dlmb_M_ABus [0]),
    .I2(\U0/dlmb_M_BE [0]),
    .O(\U0/dlmb_port_BRAM_WEN [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL_SHIFT_AND_363_o1  (
    .I0(\U0/Debug.mdm_0/shift ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [0]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [1]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [3]),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [2]),
    .I5(\U0/Debug.mdm_0/sel ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL_SHIFT_AND_363_o )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_MDM_SEL11  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [0]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [1]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [3]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [2]),
    .I4(\U0/Debug.mdm_0/sel ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL )
  );
  LUT5 #(
    .INIT ( 32'h00000040 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_Old_MDM_SEL11  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [1]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [0]),
    .I2(\U0/Debug.mdm_0/sel ),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [3]),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [2]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Old_MDM_SEL )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<4>11  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [4]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [0]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [1]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [2]),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [3]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result [4])
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<3>11  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [3]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [0]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [1]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [2]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result [3])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<2>11  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [2]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [0]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [1]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result [2])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_command[0]_equal_17_o<0>1  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_376_o1 ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [4]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_command[0]_equal_17_o )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_376_o11  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [7]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [1]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [0]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [2]),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [3]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_376_o1 )
  );
  LUT4 #(
    .INIT ( 16'h7520 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT11  (
    .I0(\U0/Debug.mdm_0/capture ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_command[0]_equal_17_o ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [7]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [6]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT31  (
    .I0(\U0/Debug.mdm_0/capture ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_command[0]_equal_17_o ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [5]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [4]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_379_o1  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [4]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_376_o1 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_379_o )
  );
  LUT4 #(
    .INIT ( 16'h7520 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT51  (
    .I0(\U0/Debug.mdm_0/capture ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_command[0]_equal_17_o ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [3]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [2]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h7520 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT61  (
    .I0(\U0/Debug.mdm_0/capture ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_command[0]_equal_17_o ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [2]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [1]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h7520 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT71  (
    .I0(\U0/Debug.mdm_0/capture ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_command[0]_equal_17_o ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [1]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [0]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<1>11  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [1]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [0]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I61  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Dbg_Reg_En[5] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [7]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Dbg_Reg_En[7] )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv1  (
    .I0(\U0/Debug.mdm_0/capture ),
    .I1(\U0/Debug.mdm_0/shift ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv )
  );
  LUT3 #(
    .INIT ( 8'h8F ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.mux_res<0>5_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_879 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_7_889 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_16_893 ),
    .O(N2)
  );
  LUT6 #(
    .INIT ( 64'h0002020200222222 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.mux_res<0>5  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16_881 ),
    .I1(N2),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_11_891 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_3_887 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_878 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_880 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[4] )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o12  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_3_886 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_11_890 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_7_888 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o11 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2-In_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16_881 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_16_893 ),
    .O(N4)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Mmux_reg_write_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [0]),
    .O(N6)
  );
  LUT6 #(
    .INIT ( 64'h2222222222222220 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Mmux_reg_write_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Write_dbg ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [2]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [3]),
    .I5(N6),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [9]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [9]),
    .I5(N8),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [8]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [8]),
    .I5(N10),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [7]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [7]),
    .I5(N12),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [6]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [6]),
    .I5(N14),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [5]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [5]),
    .I5(N16),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [4]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [4]),
    .I5(N18),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [3]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [3]),
    .I5(N20),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [2]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [2]),
    .I5(N22),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [23]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [23]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [6]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [22]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [22]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [7]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [21]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [21]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [8]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [20]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [20]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [9]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [1]),
    .I5(N24),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [19]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [19]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [10]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [18]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [18]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [11]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [17]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [17]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [12]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [15]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [15]),
    .I5(N28),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [14]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [14]),
    .I5(N30),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [13]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [13]),
    .I5(N32),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [12]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [12]),
    .I5(N34),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [11]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [11]),
    .I5(N36),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [10]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [10]),
    .I5(N38),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op2_I )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [24]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [24]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [8]),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op2_I )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [25]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [25]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [9]),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op2_I )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [29]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [29]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [13]),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op2_I )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [28]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [28]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT5 #(
    .INIT ( 32'hFDB9ECA8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [12]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [1]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op2_I )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [27]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [27]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT5 #(
    .INIT ( 32'hFDB9ECA8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [11]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [2]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op2_I )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op2_I11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [26]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [26]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op2_I1 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [10]),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op2_I )
  );
  LUT3 #(
    .INIT ( 8'h27 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N40)
  );
  LUT6 #(
    .INIT ( 64'h1011100054555444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [0]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [0]),
    .I5(N40),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op2_I )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_85_o_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [6]),
    .O(N42)
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_using_Imm_GND_12_o_MUX_4276_o1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I2(\U0/microblaze_I/LOCKSTEP_Master_Out[9] ),
    .O(N44)
  );
  LUT6 #(
    .INIT ( 64'h0000000100010001 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_using_Imm_GND_12_o_MUX_4276_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I3(N44),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_GND_12_o_MUX_4276_o )
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_92_o_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [0]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [6]),
    .O(N46)
  );
  LUT6 #(
    .INIT ( 64'h1010FF1010101010 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0  (
    .I0(\U0/dlmb_LMB_Ready ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I_2402 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_Carry2 ),
    .O(N48)
  );
  LUT5 #(
    .INIT ( 32'h7F7F7F2A ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_ex_Valid_inHibit_EX_MUX_4104_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first_2417 ),
    .I4(N48),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_inHibit_EX_MUX_4104_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44404040 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1042_inv  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I_2397 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ),
    .I4(N50),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1042_inv_2292 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0912_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I_2397 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I_2388 ),
    .O(N52)
  );
  LUT6 #(
    .INIT ( 64'h0010001000100000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0912  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ),
    .I3(N52),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I5(\U0/dlmb_LMB_Ready ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0912_2355 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_I2_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .O(N54)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF01100010 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_I2  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I4(N54),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_I [1])
  );
  LUT4 #(
    .INIT ( 16'h01AB ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [12]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [13]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o1 )
  );
  LUT6 #(
    .INIT ( 64'h20FF75FF20FF20FF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [2]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o11_2941 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/i_AS_I_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I_2404 ),
    .O(N56)
  );
  LUT6 #(
    .INIT ( 64'h88880888AAAA0AAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/i_AS_I  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry2 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.combined_iready ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first_2417 ),
    .I3(N56),
    .I4(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_2396 ),
    .O(\U0/ilmb_M_AddrStrobe )
  );
  LUT4 #(
    .INIT ( 16'hFB51 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_MSR_Carry1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I_2388 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_2395 ),
    .O(N58)
  );
  LUT5 #(
    .INIT ( 32'hAA2AAAEA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_MSR_Carry1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ),
    .I3(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I4(N58),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/MSR_Carry )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF1101FFFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle_2416 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_2391 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_2396 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first_2417 ),
    .I5(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .O(N60)
  );
  LUT6 #(
    .INIT ( 64'h5FFF555554445555 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o1  (
    .I0(N60),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o15 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4150_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OpSel2_Imm_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle_2399 ),
    .O(N62)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44444544 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OpSel2_Imm  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_II ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I5(N62),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_OpSel1_PC1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [15]),
    .O(N64)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF45444444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_OpSel1_PC1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I4(N64),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [12]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [11]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [15]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [14]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [13]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x18 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x182  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [9]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [10]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [8]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [7]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [6]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x183_2948 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x183  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x184_2949 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x184  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x182_2285 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x18 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x183_2948 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x184_2949 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/of_brki_0x18 )
  );
  LUT4 #(
    .INIT ( 16'hFDDF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Reg_Test_Equal_i1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [9]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [8]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [10]),
    .O(N66)
  );
  LUT6 #(
    .INIT ( 64'hFEFFFFFFFFFFFFFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Reg_Test_Equal_i1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(N66),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Test_Equal_i )
  );
  LUT3 #(
    .INIT ( 8'h8F ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [10]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [9]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .O(N68)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFB ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I5(N68),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_PWR_12_o_MUX_4237_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.pc_brk_insert  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_i ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_2607 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_2583 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_2608 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [6]),
    .I5(N72),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.pc_brk_insert_2497 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/dlmb/DBus_Oring.tmp_or_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [0]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [0]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [0]),
    .O(N74)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.tmp_or  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[0] ),
    .I3(N74),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [31]),
    .O(\U0/dlmb_LMB_ReadDBus [31])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/dlmb/DBus_Oring.Res<30>_SW0  (
    .I0(\U0/iomodule_0/io_bus_read_data [1]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [1]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [1]),
    .O(N76)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<30>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [1]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [1]),
    .I3(N76),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [30]),
    .O(\U0/dlmb_LMB_ReadDBus [30])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/dlmb/DBus_Oring.Res<29>_SW0  (
    .I0(\U0/iomodule_0/io_bus_read_data [2]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [2]),
    .O(N78)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<29>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [2]),
    .I3(N78),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [29]),
    .O(\U0/dlmb_LMB_ReadDBus [29])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \U0/dlmb/DBus_Oring.Res<28>_SW0  (
    .I0(\U0/iomodule_0/io_bus_read_data [3]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [3]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [3]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [3]),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[3] ),
    .O(N80)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<28>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[3] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [3]),
    .I3(N80),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [28]),
    .O(\U0/dlmb_LMB_ReadDBus [28])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/dlmb/DBus_Oring.Res<27>_SW0  (
    .I0(\U0/iomodule_0/io_bus_read_data [4]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [4]),
    .O(N82)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<27>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [4]),
    .I3(N82),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [27]),
    .O(\U0/dlmb_LMB_ReadDBus [27])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/dlmb/DBus_Oring.Res<26>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [5]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [5]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [5]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [5]),
    .O(N84)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<26>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [5]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[5] ),
    .I3(N84),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [26]),
    .O(\U0/dlmb_LMB_ReadDBus [26])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/dlmb/DBus_Oring.Res<25>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [6]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [6]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [6]),
    .O(N86)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<25>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[6] ),
    .I3(N86),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [25]),
    .O(\U0/dlmb_LMB_ReadDBus [25])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/dlmb/DBus_Oring.Res<24>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [7]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [7]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data [7]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[7] ),
    .O(N88)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<24>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [7]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [7]),
    .I3(N88),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [24]),
    .O(\U0/dlmb_LMB_ReadDBus [24])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<23>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [8]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [8]),
    .O(N90)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<23>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [8]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [8]),
    .I3(N90),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [23]),
    .O(\U0/dlmb_LMB_ReadDBus [23])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<22>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [9]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [9]),
    .O(N92)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<22>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [9]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [9]),
    .I3(N92),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [22]),
    .O(\U0/dlmb_LMB_ReadDBus [22])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<21>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [10]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [10]),
    .O(N94)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<21>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [10]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [10]),
    .I3(N94),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [21]),
    .O(\U0/dlmb_LMB_ReadDBus [21])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/dlmb/DBus_Oring.Res<20>_SW0  (
    .I0(\U0/iomodule_0/io_bus_read_data [11]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [11]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[11] ),
    .O(N96)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<20>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [11]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [11]),
    .I3(N96),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [20]),
    .O(\U0/dlmb_LMB_ReadDBus [20])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<19>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [12]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [12]),
    .O(N98)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<19>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [12]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [12]),
    .I3(N98),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [19]),
    .O(\U0/dlmb_LMB_ReadDBus [19])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<18>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [13]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [13]),
    .O(N100)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<18>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [13]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [13]),
    .I3(N100),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [18]),
    .O(\U0/dlmb_LMB_ReadDBus [18])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<17>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [14]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [14]),
    .O(N102)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<17>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [14]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [14]),
    .I3(N102),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [17]),
    .O(\U0/dlmb_LMB_ReadDBus [17])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<16>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [15]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [15]),
    .O(N104)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<16>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [15]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [15]),
    .I3(N104),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [16]),
    .O(\U0/dlmb_LMB_ReadDBus [16])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/dlmb/DBus_Oring.Res<15>_SW0  (
    .I0(\U0/iomodule_0/io_bus_read_data [16]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [16]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[16] ),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<15>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [16]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [16]),
    .I3(N106),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [15]),
    .O(\U0/dlmb_LMB_ReadDBus [15])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<14>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [17]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [17]),
    .O(N108)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<14>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [17]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [17]),
    .I3(N108),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [14]),
    .O(\U0/dlmb_LMB_ReadDBus [14])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<13>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [18]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [18]),
    .O(N110)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<13>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [18]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [18]),
    .I3(N110),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [13]),
    .O(\U0/dlmb_LMB_ReadDBus [13])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<12>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [19]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [19]),
    .O(N112)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<12>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [19]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [19]),
    .I3(N112),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [12]),
    .O(\U0/dlmb_LMB_ReadDBus [12])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<11>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [20]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [20]),
    .O(N114)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<11>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [20]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [20]),
    .I3(N114),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [11]),
    .O(\U0/dlmb_LMB_ReadDBus [11])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<10>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [21]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [21]),
    .O(N116)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<10>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [21]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [21]),
    .I3(N116),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [10]),
    .O(\U0/dlmb_LMB_ReadDBus [10])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<9>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [22]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [22]),
    .O(N118)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<9>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [22]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [22]),
    .I3(N118),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [9]),
    .O(\U0/dlmb_LMB_ReadDBus [9])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<8>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [23]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [23]),
    .O(N120)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<8>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [23]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [23]),
    .I3(N120),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [8]),
    .O(\U0/dlmb_LMB_ReadDBus [8])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<7>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [24]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [24]),
    .O(N122)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<7>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [24]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [24]),
    .I3(N122),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [7]),
    .O(\U0/dlmb_LMB_ReadDBus [7])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<6>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [25]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [25]),
    .O(N124)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<6>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [25]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [25]),
    .I3(N124),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [6]),
    .O(\U0/dlmb_LMB_ReadDBus [6])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<5>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [26]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [26]),
    .O(N126)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<5>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [26]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [26]),
    .I3(N126),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [5]),
    .O(\U0/dlmb_LMB_ReadDBus [5])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<4>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [27]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [27]),
    .O(N128)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<4>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [27]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [27]),
    .I3(N128),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [4]),
    .O(\U0/dlmb_LMB_ReadDBus [4])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<3>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [28]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [28]),
    .O(N130)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<3>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [28]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [28]),
    .I3(N130),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [3]),
    .O(\U0/dlmb_LMB_ReadDBus [3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<2>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [29]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [29]),
    .O(N132)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<2>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [29]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [29]),
    .I3(N132),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [2]),
    .O(\U0/dlmb_LMB_ReadDBus [2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<1>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [30]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [30]),
    .O(N134)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<1>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [30]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [30]),
    .I3(N134),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [1]),
    .O(\U0/dlmb_LMB_ReadDBus [1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/dlmb/DBus_Oring.Res<0>_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intc_cipr [31]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In [31]),
    .O(N136)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \U0/dlmb/DBus_Oring.Res<0>  (
    .I0(\U0/dlmb_Sl_Ready [1]),
    .I1(\U0/iomodule_0/io_bus_read_data [31]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data [31]),
    .I3(N136),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/dlmb_port_BRAM_Din [0]),
    .O(\U0/dlmb_LMB_ReadDBus [0])
  );
  LUT5 #(
    .INIT ( 32'hEEEEEFEE ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i11  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [2]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [3]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [1]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[1] ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [0]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i1 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i13  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [7]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [4]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i12 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i15  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [4]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [4]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_1 ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_2 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i14 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i16  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [4]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [4]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/ID_TDO_1 ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/ID_TDO_2 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i15_2988 )
  );
  LUT6 #(
    .INIT ( 64'h5515541445054404 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i113  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [24]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [0]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [8]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i112 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i114  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [12]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [28]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [4]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i113_2992 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i115  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [20]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i114_2993 )
  );
  LUT6 #(
    .INIT ( 64'hEFEFEFEFEFEFEFAA ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i116  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [16]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO111118 ),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i113_2992 ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i114_2993 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i112 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i115_2994 )
  );
  LUT6 #(
    .INIT ( 64'h5515541445054404 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i117  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [26]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [2]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [10]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i116_2995 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i118  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [14]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [30]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [6]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i117_2996 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i119  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [22]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i118_2997 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBBBB0FFFFFFFF ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i120  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [18]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO111118 ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i117_2996 ),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i118_2997 ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i116_2995 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i119_2998 )
  );
  LUT6 #(
    .INIT ( 64'h5515541445054404 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i121  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [25]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [9]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i120_2999 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i122  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [13]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [29]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [5]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i121_3000 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i123  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [21]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i122_3001 )
  );
  LUT6 #(
    .INIT ( 64'hEFEFEFEFEFEFEFAA ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i124  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [17]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO111118 ),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i121_3000 ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i122_3001 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i120_2999 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i123_3002 )
  );
  LUT6 #(
    .INIT ( 64'h5515541445054404 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i125  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [27]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [3]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [11]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i124_3003 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i126  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [15]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [31]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [7]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i125_3004 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i127  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [23]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i126_3005 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBBBB0FFFFFFFF ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [19]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO111118 ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i125_3004 ),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i126_3005 ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i124_3003 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i127_3006 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5808080 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i129  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i127_3006 ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i123_3002 ),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i119_2998 ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i115_2994 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [5]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128_3007 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i133  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[18] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[22] ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[20] ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[16] ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132_3009 )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i134  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[19] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[23] ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[17] ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i133_3010 )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i135  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[25] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[27] ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[24] ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i134_3011 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i136  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i133_3010 ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132_3009 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i134_3011 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i135_3012 )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i137  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[0] ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i136_3013 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i139  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [0]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i110 ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i131 ),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i137_3014 ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i16_2989 ),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i1 ),
    .O(\U0/Debug.mdm_0/tdo )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1_SW0  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [4]),
    .O(N138)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA8AAAAAAA ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1  (
    .I0(\U0/Debug.mdm_0/shift ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_376_o1 ),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I5(N138),
    .O(\U0/microblaze_0_mdm_bus_Dbg_Shift )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT2_SW0  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [3]),
    .O(N140)
  );
  LUT6 #(
    .INIT ( 64'hDF5FD5558A0A8000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT2  (
    .I0(\U0/Debug.mdm_0/capture ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_command[0]_equal_17_o ),
    .I3(N140),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [6]),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [5]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT4_SW0  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [3]),
    .O(N142)
  );
  LUT6 #(
    .INIT ( 64'hDF5FD5558A0A8000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT4  (
    .I0(\U0/Debug.mdm_0/capture ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_command[0]_equal_17_o ),
    .I3(N142),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [4]),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg [3]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync_detected_SW0  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [3]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [6]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [0]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .O(N144)
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync_detected  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [1]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [4]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [7]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [5]),
    .I4(N144),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter [2]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync_detected_2811 )
  );
  FDR   \U0/iomodule_0/lmb_io_select_keep  (
    .C(Clk),
    .D(\U0/iomodule_0/lmb_io_select_keep_glue_set_3019 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/lmb_io_select_keep_423 )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16_glue_set_3020 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16_881 )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_glue_set_3022 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_878 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_glue_set  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_glue_ce_3021 ),
    .I1(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_interrupt_i ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_glue_set_3022 )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_glue_set_3024 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_880 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_glue_set  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_glue_ce_3023 ),
    .I1(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Interrupt ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_glue_set_3024 )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_glue_set_3026 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_879 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_glue_set  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_glue_ce_3025 ),
    .I1(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/Clk_En_Out_i ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_glue_set_3026 )
  );
  FDS   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_glue_rst_3027 ),
    .S(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 )
  );
  FDS   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i_glue_rst_3028 ),
    .S(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i_545 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I_glue_set_3029 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [1])
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error_glue_set_3030 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error_1377 )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error_glue_set_3031 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error_1378 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set_3032 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II [28]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.bip_Active )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set_3034 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II [29]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set_3035 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II [30]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt_i )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_set_3037 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clr_NM_BRK ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_ce )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_ce ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i_192 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_set_3037 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE_glue_set_3038 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val2_N )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_glue_set_3039 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_2372 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_0  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_0_glue_set_3040 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack [0])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_1  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_1_glue_set_3041 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack [1])
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_glue_set_3042 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_2394 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0222 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o111 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [9]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [10]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4177_o ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_glue_set_3042 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_glue_set_3044 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_1520 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_PWR_12_o_MUX_4237_o ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_glue_set_3044 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_glue_set_3045 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_1537 )
  );
  FDRE   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_glue_set_3046 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_1538 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_glue_set_3047 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_2391 )
  );
  FDS   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_rst_3049 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_2392 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_glue_set_3050 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_2393 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_glue_set_3051 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_2395 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_glue_set_3052 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_2396 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_Instr_Fetch_FDRSE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.pc_brk_insert_2497 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_CPU ),
    .Q(\U0/microblaze_I/LOCKSTEP_Master_Out[5] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.point_hit ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_1 ),
    .Q(\U0/microblaze_I/LOCKSTEP_Master_Out[2] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_CPU_FDRSE  (
    .C(Clk),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.point_hit ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_2 ),
    .Q(\U0/microblaze_I/LOCKSTEP_Master_Out[9] )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_glue_set_3053 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_2580 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1_2586 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_2585 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_glue_set_3053 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE  (
    .C(N1),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set_3055 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_ce )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_ce ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK_2852 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set_3055 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_713  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_7 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_839  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8110  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_81 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_939  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8210  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_82 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9110  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_91 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9210  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_92 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1013  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_10 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_714  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [10]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [10]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_71 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8310  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [10]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [10]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_83 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_841  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [10]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [10]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_84 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9310  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [10]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [10]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_93 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_851  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [10]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [10]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_85 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_941  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [10]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [10]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_94 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_951  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [10]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [10]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_95 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1014  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [10]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [10]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_101 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_721  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [11]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [11]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_72 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_861  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [11]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [11]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_86 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_871  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [11]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [11]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_87 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_961  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [11]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [11]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_96 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_881  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [11]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [11]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_88 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_971  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [11]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [11]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_97 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_981  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [11]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [11]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_98 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1021  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [11]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [11]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_102 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_731  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [12]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [12]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_73 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_891  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [12]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [12]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_89 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8101  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [12]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [12]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_810 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_991  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [12]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [12]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_99 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8111  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [12]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [12]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_811 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9101  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [12]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [12]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_910 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9111  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [12]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [12]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_911 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1031  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [12]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [12]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_103 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_741  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [1]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_74 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8121  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [1]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_812 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8131  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [1]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_813 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9121  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [1]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_912 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8141  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [1]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_814 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9131  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [1]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_913 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9141  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [1]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_914 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1041  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [1]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_104 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_751  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_75 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8151  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_815 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8161  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_816 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9151  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_915 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8171  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_817 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9161  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_916 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9171  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_917 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1051  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [2]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_105 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_761  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [3]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_76 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8181  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [3]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_818 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8191  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [3]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_819 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9181  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [3]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_918 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8201  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [3]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_820 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9191  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [3]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_919 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9201  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [3]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_920 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1061  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [3]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_106 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_771  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_77 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8211  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_821 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8221  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_822 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9211  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_921 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8231  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_823 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9221  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_922 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9231  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_923 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1071  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [4]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_107 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_781  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [5]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_78 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8241  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [5]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_824 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8251  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [5]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_825 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9241  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [5]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_924 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8261  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [5]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_826 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9251  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [5]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_925 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9261  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [5]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_926 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1081  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [5]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [5]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_108 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_791  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [6]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_79 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8271  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [6]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_827 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8281  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [6]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_828 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9271  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [6]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_927 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8291  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [6]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_829 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9281  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [6]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_928 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9291  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [6]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_929 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1091  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [6]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [6]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_109 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_7101  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [7]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_710 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8301  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [7]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_830 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8311  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [7]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_831 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9301  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [7]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_930 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8321  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [7]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_832 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9311  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [7]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_931 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9321  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [7]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_932 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_10101  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [7]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [7]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1010 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_7111  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [8]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_711 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8331  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [8]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_833 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8341  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [8]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_834 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9331  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [8]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_933 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8351  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [8]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_835 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9341  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [8]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_934 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9351  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [8]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_935 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_10111  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [8]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1011 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_7121  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16 [9]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_19 [9]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_712 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8361  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_20 [9]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23 [9]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_836 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8371  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_24 [9]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_27 [9]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_837 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9361  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_28 [9]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_31 [9]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_936 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_8381  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0 [9]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_3 [9]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_838 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9371  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_4 [9]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7 [9]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_937 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_9381  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_8 [9]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_11 [9]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_938 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_10121  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_12 [9]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_15 [9]),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.civar_read_addr[4]_Using_Fast.civar[31][12]_wide_mux_65_OUT_1012 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Part_Of_Zero_Carry_Start_rt  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Part_Of_Zero_Carry_Start_rt_3056 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_Carry_MUXCY_rt  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry_2406 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_Carry_MUXCY_rt_3057 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean_iReady_MuxCY_rt  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_2392 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean_iReady_MuxCY_rt_3058 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.The_First_BreakPoints.MUXCY_Post_rt  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_2538 ),
    .O
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.The_First_BreakPoints.MUXCY_Post_rt_3059 )

  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [2]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt_3060 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [1]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt_3061 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [0]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt_3062 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [2]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt_3063 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [1]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt_3064 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [0]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt_3065 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I_rt  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr [3]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I_rt_3066 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].XORCY_I_rt  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr [3]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].XORCY_I_rt_3067 )
  );
  FDR   \U0/iomodule_0/Using_IO_Bus.io_read_keep  (
    .C(Clk),
    .D(\U0/iomodule_0/Using_IO_Bus.io_read_keep_rstpot_3071 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/Using_IO_Bus.io_read_keep_424 )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i_rstpot_3072 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i_rstpot_3073 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_rstpot_3074 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.reload_rstpot  (
    .I0(\U0/iomodule_0/pit1_write_ctrl ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.reload_1270 ),
    .I2(\U0/iomodule_0/write_data [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.reload_rstpot_3075 )
  );
  FDR   \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.reload  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.reload_rstpot_3075 ),
    .R(\U0/LMB_Rst_197 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.reload_1270 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_rstpot_3076 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_2403 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_rstpot_3077 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_rstpot_3078 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_i ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit [0]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_2538 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0_rstpot_3079 )
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0_rstpot_3079 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit [0])
  );
  FDR   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_rstpot_3080 ),
    .R(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_2545 )
  );
  FDS   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_rstpot_3081 ),
    .S(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_2538 )
  );
  FD   \U0/iomodule_0/io_ready_Q  (
    .C(Clk),
    .D(\U0/iomodule_0/io_ready_Q_rstpot_3082 ),
    .Q(\U0/iomodule_0/io_ready_Q_431 )
  );
  FD   \U0/iomodule_0/IO_Addr_Strobe  (
    .C(Clk),
    .D(\U0/iomodule_0/IO_Addr_Strobe_rstpot_3083 ),
    .Q(\U0/iomodule_0/IO_Addr_Strobe_168 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i_rstpot  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/not_First.Out1_500 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i_519 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_518 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i_rstpot_3084 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i_rstpot_3084 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i_519 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i_rstpot  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/not_First.Out1_502 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i_520 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i_519 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i_rstpot_3085 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i_rstpot_3085 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i_520 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i_rstpot  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/not_First.Out1_504 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i_521 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i_520 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i_rstpot_3086 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i_rstpot_3086 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i_521 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i_rstpot  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/not_First.Out1_506 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i_522 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i_521 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i_rstpot_3087 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i_rstpot_3087 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i_522 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/Clk_En_Out_i_rstpot  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/not_First.Out1_508 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/Clk_En_Out_i_523 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i_522 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/Clk_En_Out_i_rstpot_3088 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/Clk_En_Out_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/Clk_En_Out_i_rstpot_3088 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/Clk_En_Out_i_523 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/Clk_En_Out_i_rstpot  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/not_First.Out1_510 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/Clk_En_Out_i_524 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/Clk_En_Out_i_523 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/Clk_En_Out_i_rstpot_3089 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/Clk_En_Out_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/Clk_En_Out_i_rstpot_3089 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/Clk_En_Out_i_524 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/Clk_En_Out_i_rstpot  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/not_First.Out1_512 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/Clk_En_Out_i_525 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[8].Divide_I/Clk_En_Out_i_524 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/Clk_En_Out_i_rstpot_3090 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/Clk_En_Out_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/Clk_En_Out_i_rstpot_3090 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/Clk_En_Out_i_525 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/Clk_En_Out_i_rstpot  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/not_First.Out1_514 ),
    .I1(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/Clk_En_Out_i ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[9].Divide_I/Clk_En_Out_i_525 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/Clk_En_Out_i_rstpot_3091 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/Clk_En_Out_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/Clk_En_Out_i_rstpot_3091 ),
    .Q(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/Clk_En_Out_i )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent_rstpot_3092 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent_546 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start_rstpot_3093 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start_1324 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_rstpot_3094 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_1326 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready_rstpot_3095 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready_2409 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr_rstpot_3096 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr_1503 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_rstpot_3097 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2410 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_rstpot_3098 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_2415 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_rstpot_3099 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_rstpot_3100 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_2604 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_rstpot_3101 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_2605 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_rstpot_3102 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_2603 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd_rstpot_3103 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd_2606 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_rstpot_3104 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_2607 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_rstpot_3105 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_2608 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_rstpot_3106 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_rstpot_3107 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_1385 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase  (
    .C(Clk),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_rstpot1_3108 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 )
  );
  FDE   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/_n0073_inv ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX_GND_4488_o_MUX_4843_o ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX_1362 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected  (
    .C(Clk),
    .CE(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/_n0073_inv ),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_GND_4488_o_MUX_4845_o ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_1361 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_GND_4488_o_MUX_4862_o ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_PWR_129_o_MUX_4840_o ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1_1364 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_6  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count6 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [6])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_5  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count5 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [5])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_4  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count4 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_3  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count3 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count2 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count1 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_0  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [0]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [1]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_2  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [2]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_3  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [3]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_4  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [4]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_5  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [5]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_6  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [6]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_7  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [7]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_8  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [8]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_9  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [9]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_10  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [10]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_11  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [11]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_12  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [12]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_13  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [13]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_14  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [14]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_15  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [15]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_16  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [16]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_17  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [17]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_18  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [18]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_19  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [19]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_20  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [20]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_21  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [21]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_22  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [22]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_23  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [23]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_24  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [24]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_25  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [25]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [25])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_26  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [26]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [26])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_27  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [27]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [27])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_28  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [28]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [28])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_29  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [29]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [29])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_30  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [30]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [30])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_31  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [31]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [31])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_32  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg [32]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [32])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_0  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_hit_1 [0]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[0] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_16  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.stop_CPU_1_2670 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[16] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_17  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[17] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_18  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_2542 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[18] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_19  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_2540 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[19] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_20  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_2541 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[20] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_22  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.mem_Strobe ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[22] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_23  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_brki_hit_1_2667 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[23] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_24  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.running_clock_1_2669 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[24] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_25  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/local_sig[2] ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[25] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_27  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/capture ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.sleep_1_2668 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[27] )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_hit_1_0  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit [0]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_hit_1 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_0  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [1]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [2]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_2  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [3]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_3  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [4]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_4  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [5]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_5  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [6]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_6  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [7]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_7  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [8]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_8  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [9]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_9  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [10]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_10  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [11]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_11  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [12]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_12  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [13]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_13  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [14]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_14  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [15]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_15  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [16]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_16  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [17]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_17  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [18]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_18  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [19]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_19  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [20]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_20  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [21]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_21  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [22]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_22  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [23]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_23  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [24]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_24  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [25]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_25  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [26]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [25])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_26  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [27]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [26])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_27  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [28]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [27])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_28  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [29]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [28])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_29  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [30]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [29])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_30  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [31]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [30])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_31  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .D(\U0/Debug.mdm_0/tdi ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK [31])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr2_TCK  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr2_TCK_2664 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.stop_CPU_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/LOCKSTEP_Master_Out[5] ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.stop_CPU_1_2670 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [22]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[0] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_3  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [25]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[3] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_4  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [26]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[4] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_5  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [27]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[5] )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_8  (
    .C(\U0/Debug.mdm_0/update ),
    .CE(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [30]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[8] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/GND_164_o_PWR_65_o_MUX_4604_o ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_2666 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_brki_hit_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit_2581 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_brki_hit_1_2667 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.running_clock_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_2619 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.running_clock_1_2669 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En_1_2665 )
  );
  FD   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.sleep_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_1385 ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.sleep_1_2668 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_1  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [2]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [1])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_2  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [3]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [2])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_3  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [4]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_4  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [5]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_5  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [6]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [5])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_6  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [7]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [6])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_7  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [8]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_8  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [9]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [8])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_9  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [10]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [9])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_10  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [11]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [10])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_11  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [12]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [11])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_12  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [13]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [12])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_13  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [14]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [13])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_14  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [15]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [14])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_15  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [16]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [15])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_16  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [17]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [16])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_17  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [18]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [17])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_18  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [19]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [18])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_19  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [20]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [19])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_20  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [21]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [20])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_21  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [22]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [21])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_22  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [23]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [22])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_23  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [24]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [23])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_24  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [25]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [24])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_25  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [26]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [25])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_26  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [27]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [26])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_27  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [28]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [27])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_28  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [29]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [28])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_29  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [30]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [29])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_30  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [31]),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [30])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_31  (
    .C(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/tdi ),
    .Q(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain [31])
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_rstpot_3068 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_1360 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_rstpot_3069 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 )
  );
  FD   \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i  (
    .C(Clk),
    .D(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i_rstpot_3070 ),
    .Q(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i_535 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i111_SW0  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [0]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [1]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [2]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [3]),
    .O(N146)
  );
  LUT6 #(
    .INIT ( 64'h8080808080008080 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i111  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2456 ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [4]),
    .I5(N146),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i110 )
  );
  LUT5 #(
    .INIT ( 32'hFFDFAA8A ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_2545 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.ok_To_Stop ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count [0]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd_2606 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_rstpot_3080 )
  );
  LUT5 #(
    .INIT ( 32'h14440444 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_rstpot  (
    .I0(\U0/LMB_Rst_197 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [8]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_rstpot_3069 )
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i_glue_rst  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i_545 ),
    .I1(\U0/LMB_Rst_197 ),
    .I2(\U0/iomodule_0/uart_tx_write ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent_546 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i_glue_rst_3028 )
  );
  LUT5 #(
    .INIT ( 32'hFF7FAA2A ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_ce  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_2392 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid ),
    .I3(\U0/ilmb_M_AddrStrobe ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.combined_iready ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_ce_3048 )
  );
  LUT6 #(
    .INIT ( 64'h5555444404444444 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_rstpot  (
    .I0(\U0/LMB_Rst_197 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_1360 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_1361 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_rstpot_3068 )
  );
  LUT4 #(
    .INIT ( 16'h1110 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i_rstpot  (
    .I0(\U0/LMB_Rst_197 ),
    .I1(\U0/iomodule_0/uart_rx_read ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i_535 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i_rstpot_3070 )
  );
  LUT4 #(
    .INIT ( 16'h1410 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_rstpot1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_rstpot1_3108 )
  );
  LUT4 #(
    .INIT ( 16'hF444 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error_glue_set  (
    .I0(\U0/iomodule_0/uart_status_read ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error_1377 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i_535 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write_536 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error_glue_set_3030 )
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/ilmb_M_AddrStrobe ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_2403 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o15 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_rstpot_3076 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.bip_Active ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_ce ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_ce ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_FSL_Atomic_AND_167_o1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_rstpot_3097 )
  );
  LUT5 #(
    .INIT ( 32'hA2A2F3A2 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.combined_iready ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_2392 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_glue_ce_3043 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_rstpot_3106 )
  );
  LUT5 #(
    .INIT ( 32'hFFF88F88 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val2_N ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val2_n_i ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE_glue_set_3038 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent_rstpot  (
    .I0(\U0/LMB_Rst_197 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [1]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [2]),
    .I4(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent_rstpot_3092 )
  );
  LUT5 #(
    .INIT ( 32'h11110010 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start_rstpot  (
    .I0(\U0/LMB_Rst_197 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_1326 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i_545 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start_1324 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start_rstpot_3093 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_rstpot  (
    .I0(\U0/LMB_Rst_197 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent_546 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start_1324 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_1326 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_rstpot_3094 )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_1385 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_IRQ ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Wakeup_387 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_rstpot_3098 )
  );
  LUT3 #(
    .INIT ( 8'hBA ))
  \U0/iomodule_0/lmb_io_select_keep_glue_set  (
    .I0(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .I1(IO_Ready),
    .I2(\U0/iomodule_0/lmb_io_select_keep_423 ),
    .O(\U0/iomodule_0/lmb_io_select_keep_glue_set_3019 )
  );
  LUT6 #(
    .INIT ( 64'h00EFEFEF00000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_glue_ce  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_WRITE_CIAR_fast_ack[11]_OR_338_o1 ),
    .I3(\U0/iomodule_0/write_data [3]),
    .I4(\U0/iomodule_0/intc_write_ciar ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_878 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_3_glue_ce_3021 )
  );
  LUT6 #(
    .INIT ( 64'h00DFDFDF00000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_glue_ce  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_WRITE_CIAR_fast_ack[11]_OR_338_o1 ),
    .I3(\U0/iomodule_0/write_data [11]),
    .I4(\U0/iomodule_0/intc_write_ciar ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_880 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_11_glue_ce_3023 )
  );
  LUT6 #(
    .INIT ( 64'h00DFDFDF00000000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_glue_ce  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2] ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[3] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_WRITE_CIAR_fast_ack[11]_OR_338_o1 ),
    .I3(\U0/iomodule_0/write_data [7]),
    .I4(\U0/iomodule_0/intc_write_ciar ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_879 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7_glue_ce_3025 )
  );
  LUT3 #(
    .INIT ( 8'hBA ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error_glue_set  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Frame_Error ),
    .I1(\U0/iomodule_0/uart_status_read ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error_1378 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error_glue_set_3031 )
  );
  LUT6 #(
    .INIT ( 64'h5555555500404444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o11_2941 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_glue_set_3039 )
  );
  LUT6 #(
    .INIT ( 64'h5555002055750020 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_glue_ce  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I3(N42),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_glue_ce_3043 )
  );
  LUT3 #(
    .INIT ( 8'hBA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0933 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_2415 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_2391 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_glue_set_3047 )
  );
  LUT3 #(
    .INIT ( 8'hBA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0912_2355 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1042_inv_2292 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_2395 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_glue_set_3051 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[10].Divide_I/Clk_En_Out_i ),
    .I1(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i ),
    .O(\U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i_rstpot_3072 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_interrupt_i ),
    .I1(\NlwRenamedSig_OI_U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i ),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i_rstpot_3073 )
  );
  LUT5 #(
    .INIT ( 32'hBAFFFFFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_glue_set_3045 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF7 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_glue_set_3046 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA8AAAAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_rst  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_ce_3048 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_2392 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I5(\U0/ilmb_M_AddrStrobe ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_rst_3049 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \U0/iomodule_0/Using_IO_Bus.io_read_keep_rstpot  (
    .I0(\U0/iomodule_0/GND_4424_o_LMB_ReadStrobe_MUX_4799_o ),
    .I1(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o ),
    .I2(IO_Ready),
    .I3(\U0/iomodule_0/Using_IO_Bus.io_read_keep_424 ),
    .O(\U0/iomodule_0/Using_IO_Bus.io_read_keep_rstpot_3071 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_inHibit_EX_MUX_4104_o ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I2(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_rstpot_3077 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_GND_12_o_MUX_4276_o ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[9] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_rstpot_3078 )
  );
  LUT5 #(
    .INIT ( 32'hFFDFAA8A ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.ok_To_Stop ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_2545 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count [0]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_2538 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_rstpot_3081 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/iomodule_0/io_ready_Q_rstpot  (
    .I0(\U0/iomodule_0/lmb_io_select_keep_423 ),
    .I1(IO_Ready),
    .O(\U0/iomodule_0/io_ready_Q_rstpot_3082 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \U0/iomodule_0/IO_Addr_Strobe_rstpot  (
    .I0(\U0/dlmb_M_ABus [1]),
    .I1(\U0/dlmb_M_ABus [0]),
    .I2(\U0/LMB_Rst_197 ),
    .I3(\U0/dlmb_M_AddrStrobe ),
    .O(\U0/iomodule_0/IO_Addr_Strobe_rstpot_3083 )
  );
  LUT4 #(
    .INIT ( 16'h0222 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr_rstpot_3096 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [6]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[6] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_rstpot_3099 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [4]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[4] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_rstpot_3100 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[3] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_rstpot_3101 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[5] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_rstpot_3102 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[2] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd_rstpot_3103 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_11_2601 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_rstpot_3104 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1 [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[0] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_rstpot_3105 )
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o14_SW0  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o11 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[4] ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[0] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack [1]),
    .O(N148)
  );
  LUT6 #(
    .INIT ( 64'h2000000024040404 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o14  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1_1103 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2_1102 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack [0]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o12_703 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_16_892 ),
    .I5(N148),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Mmux_op2_I1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result [16]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data [16]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op2_I )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17_SW0  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [7]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i14 ),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i15_2988 ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i12 ),
    .O(N150)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00010000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [0]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [1]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [2]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [3]),
    .I4(N150),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [1]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i16_2989 )
  );
  LUT6 #(
    .INIT ( 64'hA888A8A820002020 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/Dbg_Reg_En[5] ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/Dbg_Reg_En[7] ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128_3007 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg [32]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [5]),
    .I5(N152),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i131 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555557 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o111  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [0]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [1]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [2]),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [3]),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2456 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF7 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n01281  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [0]),
    .I1(\U0/Debug.mdm_0/sel ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [1]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [3]),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [2]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o1  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [0]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [1]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [3]),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [2]),
    .I5(\U0/Debug.mdm_0/sel ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o )
  );
  LUT6 #(
    .INIT ( 64'h7715771566047715 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2-In  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1_1103 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2_1102 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack [0]),
    .I4(N4),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res<0>[0] ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2-In_836 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<7>  (
    .I0(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [7]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<6>  (
    .I0(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [6]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<5>  (
    .I0(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<4>  (
    .I0(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<3>  (
    .I0(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [3]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<2>  (
    .I0(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [2]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<1>  (
    .I0(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0>  (
    .I0(\U0/microblaze_0_mdm_bus_Dbg_Shift ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/iomodule_0/Mmux_GND_4424_o_LMB_WriteStrobe_MUX_4801_o11  (
    .I0(\U0/dlmb_M_AddrStrobe ),
    .I1(\U0/dlmb_M_ABus [0]),
    .I2(\U0/dlmb_M_ABus [1]),
    .I3(\U0/dlmb_M_WriteStrobe ),
    .O(\U0/iomodule_0/GND_4424_o_LMB_WriteStrobe_MUX_4801_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/iomodule_0/GND_4424_o_LMB_ReadStrobe_MUX_4799_o1  (
    .I0(\U0/dlmb_M_AddrStrobe ),
    .I1(\U0/dlmb_M_ABus [0]),
    .I2(\U0/dlmb_M_ABus [1]),
    .I3(\U0/dlmb_M_ReadStrobe ),
    .O(\U0/iomodule_0/GND_4424_o_LMB_ReadStrobe_MUX_4799_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFB ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [3]),
    .I1(\U0/iomodule_0/lmb_reg_read_433 ),
    .I2(\U0/iomodule_0/lmb_abus_Q [2]),
    .I3(\U0/iomodule_0/lmb_abus_Q [5]),
    .I4(\U0/iomodule_0/lmb_abus_Q [1]),
    .I5(\U0/iomodule_0/lmb_abus_Q [4]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFFFFFF ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_Read_inv1  (
    .I0(\U0/iomodule_0/lmb_abus_Q [5]),
    .I1(\U0/iomodule_0/lmb_abus_Q [1]),
    .I2(\U0/iomodule_0/lmb_abus_Q [2]),
    .I3(\U0/iomodule_0/lmb_abus_Q [4]),
    .I4(\U0/iomodule_0/lmb_reg_read_433 ),
    .I5(\U0/iomodule_0/lmb_abus_Q [3]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_Read_inv )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Mmux_data_Read_Mask<16>11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_1538 ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8_1522 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [24]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask [16])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAEA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Mmux_rst_Values_II21  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_2394 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.new_Carry ),
    .I4(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44444440 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I11  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_2389 ),
    .I2(\U0/dlmb_Sl_Ready [0]),
    .I3(\U0/dlmb_Sl_Ready [1]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready_2409 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I1 )
  );
  LUT6 #(
    .INIT ( 64'h0707070700070707 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_2393 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_2403 ),
    .I5(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force1_i11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [8]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [9]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force1_i )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_instr_OF[10]_MUX_4402_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [10]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_OF[10]_MUX_4402_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4396_o11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [9]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4396_o )
  );
  LUT6 #(
    .INIT ( 64'h4444444404040400 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Write_Low21  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing_2405 ),
    .I3(\U0/dlmb_Sl_Ready [1]),
    .I4(\U0/dlmb_Sl_Ready [0]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_2372 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Write_dbg )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o1111  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [2]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o111 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force_Val1_i11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [9]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [8]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181_2288 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val1_i )
  );
  LUT6 #(
    .INIT ( 64'hFBFFFFFFFFFFFFFF ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_II11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000EEEEEEEEE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_220_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_2608 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_2583 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_2607 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_2582 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop_1505 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.ok_To_Stop ),
    .O
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_220_o )

  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAA02 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.ok_To_Stop ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_2583 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_2608 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop_1505 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_2607 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_2582 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed )
  );
  LUT4 #(
    .INIT ( 16'hF444 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit_dbg_brki_hit_OR_228_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit_2581 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[8] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/of_brki_0x18 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit_dbg_brki_hit_OR_228_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_Area_Debug_Control.point_hit11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_2607 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_2582 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_2608 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_2583 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_i ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.point_hit )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0222 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0345_inv1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd_2606 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0345_inv )
  );
  LUT6 #(
    .INIT ( 64'hA888AAAAABBBAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count_xor<0>11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[5] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count [1]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count )
  );
  LUT6 #(
    .INIT ( 64'h8808888888888888 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT81  (
    .I0(\U0/Debug.mdm_0/capture ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut [0]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4395_o_data_cmd_AND_376_o1 ),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [4]),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o1  (
    .I0(\U0/Debug.mdm_0/sel ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [0]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [1]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [3]),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector [2]),
    .I5(\U0/Debug.mdm_0/shift ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [7]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op2_I )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [6]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op2_I )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [5]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op2_I )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op2_I )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op2_I )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [2]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op2_I )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I12  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I1 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op2_I )
  );
  LUT6 #(
    .INIT ( 64'h0000002000200020 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_92_o  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I3(N46),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_92_o_2315 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.pc_brk_insert_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_2582 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x182_2285 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x18 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x183_2948 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x184_2949 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[8] ),
    .O(N72)
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_2394 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_ce_3033 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set_3034 )
  );
  LUT4 #(
    .INIT ( 16'hFF10 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_0_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_dynamic_instr_Address.old_IE_value_2408 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[3] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt_i ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupts_I_2358 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_0_glue_set_3040 )
  );
  LUT6 #(
    .INIT ( 64'hDD0DFF0FAAAAAAAA ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_glue_rst  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .I1(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [32]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.preload_written_1271 ),
    .I3(\U0/LMB_Rst_197 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.reload_1270 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_glue_rst_3027 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [6]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count [7]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_7_2458 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_8_2460 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_71_2459 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_6_2457 ),
    .O(N152)
  );
  LUT6 #(
    .INIT ( 64'hFFEFBBAB54441000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend<0>1  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8_1522 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16_1521 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [16]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [24]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_1537 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF07770000 ))
  \U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16_glue_set  (
    .I0(\U0/iomodule_0/intc_write_ciar ),
    .I1(\U0/iomodule_0/write_data [16]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.do_fast_ack_1105 ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mmux_Using_Fast.fast_state[1]_GND_4515_o_Mux_21_o12_703 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16_881 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/interrupt_16_1104 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16_glue_set_3020 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAA8AAA ))
  \U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I_glue_set  (
    .I0(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [1]),
    .I1(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_1359 ),
    .I2(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point ),
    .I3(\U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i_533 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data [0]),
    .I5(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I_glue_set_3029 )
  );
  LUT6 #(
    .INIT ( 64'h0222577702220222 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_2393 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_1381 ),
    .I2(\U0/ilmb_cntlr/Sl_Rdy_180 ),
    .I3(\U0/ilmb_cntlr/lmb_as_179 ),
    .I4(\U0/ilmb_M_AddrStrobe ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_glue_set_3050 )
  );
  LUT6 #(
    .INIT ( 64'h1111111110001010 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_2415 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_2391 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I [4]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_2396 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_1385 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_rstpot_3107 )
  );
  LUT6 #(
    .INIT ( 64'hBABABABABAAA8AAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt_i ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_2401 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low [0]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupts_I_2358 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set_3035 )
  );
  LUT6 #(
    .INIT ( 64'hDDDDD0DD88888888 ))
  \U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_rstpot  (
    .I0(\U0/iomodule_0/pit1_write_ctrl ),
    .I1(\U0/iomodule_0/write_data [0]),
    .I2(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.carry [32]),
    .I3(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_load_n_1236 ),
    .I4(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.reload_1270 ),
    .I5(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_1269 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.count_en_rstpot_3074 )
  );
  LUT5 #(
    .INIT ( 32'h40404000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i138  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [7]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i136_3013 ),
    .I4(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i135_3012 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i137_3014 )
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  \U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o1  (
    .I0(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I1(\U0/dlmb_M_ABus [0]),
    .I2(\U0/dlmb_M_ABus [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I_2414 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_2395 ),
    .O(\U0/iomodule_0/lmb_io_select_LMB_AddrStrobe_AND_395_o )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4333_o111  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4333_o11 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x182_2285 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x18 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x183_2948 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x184_2949 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[8] ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit )
  );
  LUT6 #(
    .INIT ( 64'h5410FEBA54105410 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_ce  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.LWX_SWX_Write_Carry ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.MTSMSR_Write ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.carry ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[29] ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_2395 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_ce_3033 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAA8AAA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.bip_Active ),
    .I1(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i_2401 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_2407 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i [28]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.set_BIP ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set_3032 )
  );
  LUT5 #(
    .INIT ( 32'h222F2222 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_1_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cycle_2400 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupts_I_2358 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[3] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_dynamic_instr_Address.old_IE_value_2408 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt_i ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_1_glue_set_3041 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready_rstpot  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/sync_reset_1453 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_2395 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready_rstpot_3095 )
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [9]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N8)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [8]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N10)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [7]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N12)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [6]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N14)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [5]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N16)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [4]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N18)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [3]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N20)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [2]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N22)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [1]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N24)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [15]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N28)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [14]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N30)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [13]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N32)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [12]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N34)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [11]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N36)
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I1_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_1894 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_1526 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg [10]),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value [0]),
    .O(N38)
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force2_i11  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [0]),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [4]),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [3]),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [1]),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF [5]),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force2_i )
  );
  LUT6 #(
    .INIT ( 64'hEEE0E0E0EEEEEEEE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_222_o1  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_2607 ),
    .I1(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_2582 ),
    .I2(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.jump ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_2390 ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .O
(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_222_o )

  );
  LUT5 #(
    .INIT ( 32'hAAAAAA80 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1042_inv_SW0  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I_2387 ),
    .I1(\U0/dlmb_cntlr/Sl_Rdy_2750 ),
    .I2(\U0/dlmb_cntlr/lmb_as_2751 ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun ),
    .I4(\U0/dlmb_Sl_Ready [1]),
    .O(N50)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_which_pc1_SW0  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [4]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [7]),
    .O(N156)
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_which_pc1  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [3]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [0]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [1]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [2]),
    .I4(N156),
    .I5(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/which_pc )
  );
  LUT6 #(
    .INIT ( 64'hA2AAFFFFA2AAA2AA ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_glue_set  (
    .I0(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry2 ),
    .I1(N56),
    .I2(\U0/microblaze_I/LOCKSTEP_Master_Out[2] ),
    .I3(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first_2417 ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.combined_iready ),
    .I5(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_2396 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_glue_set_3052 )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En<0>1  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [7]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2456 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En<0>1  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [7]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2456 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o121  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [6]),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [5]),
    .I2(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command [7]),
    .I3(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .I4(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2456 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFEFE ))
  \U0/dlmb/Ready_ORing.i1  (
    .I0(\U0/iomodule_0/lmb_reg_write_432 ),
    .I1(\U0/iomodule_0/io_ready_Q_431 ),
    .I2(\U0/iomodule_0/lmb_reg_read_Q_434 ),
    .I3(\U0/dlmb_cntlr/Sl_Rdy_2750 ),
    .I4(\U0/dlmb_cntlr/lmb_as_2751 ),
    .O(\U0/dlmb_LMB_Ready )
  );
  INV   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_h_Cnt<0>11_INV_0  (
    .I(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [0]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt [0])
  );
  INV   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_h_Cnt<1>11_INV_0  (
    .I(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [1]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt [1])
  );
  INV   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_h_Cnt<2>11_INV_0  (
    .I(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel [2]),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt [2])
  );
  INV   \U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy<3>1_INV_0  (
    .I(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_1326 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy [3])
  );
  INV   \U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/TX_Buffer_Empty_INV_312_o1_INV_0  (
    .I(\U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i_545 ),
    .O(\U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/TX_Buffer_Empty_INV_312_o )
  );
  INV   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n09171_INV_0  (
    .I(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0917 )
  );
  INV   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_n1_INV_0  (
    .I(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_2396 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_n )
  );
  INV   \U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/dready_Valid1_INV_0  (
    .I(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing_2405 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/dready_Valid )
  );
  INV   \U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping1_INV_0  (
    .I(\U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_1385 ),
    .O(\U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping )
  );
  INV   \U0/dlmb_cntlr/lmb_mux_I/one_lmb.pselect_mask_lmb/CS<0>1_INV_0  (
    .I(\U0/dlmb_M_ABus [0]),
    .O(\U0/dlmb_cntlr/lmb_select )
  );
  INV   \U0/Debug.mdm_0/MDM_Core_I1/SEL_inv1_INV_0  (
    .I(\U0/Debug.mdm_0/sel ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/SEL_inv )
  );
  INV   \U0/Debug.mdm_0/MDM_Core_I1/SHIFT_inv1_INV_0  (
    .I(\U0/Debug.mdm_0/shift ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv )
  );
  INV   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<0>11_INV_0  (
    .I(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count [0]),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result [0])
  );
  INV   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0  (
    .I(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv )
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_15.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [30], \U0/ilmb_port_BRAM_Din [31]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [30], 
\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [31]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [30], \U0/dlmb_port_BRAM_Din [31]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_14.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [28], \U0/ilmb_port_BRAM_Din [29]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [28], 
\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [29]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [28], \U0/dlmb_port_BRAM_Din [29]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_13.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [26], \U0/ilmb_port_BRAM_Din [27]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [26], 
\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [27]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [26], \U0/dlmb_port_BRAM_Din [27]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_12.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [24], \U0/ilmb_port_BRAM_Din [25]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [24], 
\U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write [25]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [24], \U0/dlmb_port_BRAM_Din [25]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3], \U0/dlmb_port_BRAM_WEN [3]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_11.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [22], \U0/ilmb_port_BRAM_Din [23]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [22], \U0/dlmb_M_DBus [23]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [22], \U0/dlmb_port_BRAM_Din [23]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_10.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [20], \U0/ilmb_port_BRAM_Din [21]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [20], \U0/dlmb_M_DBus [21]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [20], \U0/dlmb_port_BRAM_Din [21]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_9.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [18], \U0/ilmb_port_BRAM_Din [19]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [18], \U0/dlmb_M_DBus [19]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [18], \U0/dlmb_port_BRAM_Din [19]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_8.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [16], \U0/ilmb_port_BRAM_Din [17]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [16], \U0/dlmb_M_DBus [17]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [16], \U0/dlmb_port_BRAM_Din [17]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2], \U0/dlmb_port_BRAM_WEN [2]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_7.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [14], \U0/ilmb_port_BRAM_Din [15]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [14], \U0/dlmb_M_DBus [15]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [14], \U0/dlmb_port_BRAM_Din [15]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_6.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [12], \U0/ilmb_port_BRAM_Din [13]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [12], \U0/dlmb_M_DBus [13]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [12], \U0/dlmb_port_BRAM_Din [13]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_5.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [10], \U0/ilmb_port_BRAM_Din [11]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [10], \U0/dlmb_M_DBus [11]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [10], \U0/dlmb_port_BRAM_Din [11]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_4.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [8], \U0/ilmb_port_BRAM_Din [9]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [8], \U0/dlmb_M_DBus [9]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [8], \U0/dlmb_port_BRAM_Din [9]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1], \U0/dlmb_port_BRAM_WEN [1]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_3.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [6], \U0/ilmb_port_BRAM_Din [7]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [6], \U0/dlmb_M_DBus [7]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [6], \U0/dlmb_port_BRAM_Din [7]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_2.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [4], \U0/ilmb_port_BRAM_Din [5]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [4], \U0/dlmb_M_DBus [5]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [4], \U0/dlmb_port_BRAM_Din [5]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_1.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [2], \U0/ilmb_port_BRAM_Din [3]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [2], \U0/dlmb_M_DBus [3]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [2], \U0/dlmb_port_BRAM_Din [3]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "NONE" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 2 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "mb_mcs.lmb_bram_0.mem" ))
  \U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1  (
    .REGCEA(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_REGCEA_UNCONNECTED ),
    .CLKA(Clk),
    .ENB(\U0/dlmb_M_AddrStrobe ),
    .RSTB(N1),
    .CLKB(Clk),
    .REGCEB(\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\U0/ilmb_M_AddrStrobe ),
    .DIPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPA<0>_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOA<2>_UNCONNECTED , \U0/ilmb_port_BRAM_Din [0], \U0/ilmb_port_BRAM_Din [1]}),
    .ADDRA({\U0/ilmb_M_ABus [17], \U0/ilmb_M_ABus [18], \U0/ilmb_M_ABus [19], \U0/ilmb_M_ABus [20], \U0/ilmb_M_ABus [21], \U0/ilmb_M_ABus [22], 
\U0/ilmb_M_ABus [23], \U0/ilmb_M_ABus [24], \U0/ilmb_M_ABus [25], \U0/ilmb_M_ABus [26], \U0/ilmb_M_ABus [27], \U0/ilmb_M_ABus [28], 
\U0/ilmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\U0/dlmb_M_ABus [17], \U0/dlmb_M_ABus [18], \U0/dlmb_M_ABus [19], \U0/dlmb_M_ABus [20], \U0/dlmb_M_ABus [21], \U0/dlmb_M_ABus [22], 
\U0/dlmb_M_ABus [23], \U0/dlmb_M_ABus [24], \U0/dlmb_M_ABus [25], \U0/dlmb_M_ABus [26], \U0/dlmb_M_ABus [27], \U0/dlmb_M_ABus [28], 
\U0/dlmb_M_ABus [29], \NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIB<2>_UNCONNECTED , \U0/dlmb_M_DBus [0], \U0/dlmb_M_DBus [1]}),
    .DOPA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPA<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPA<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPB<2>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPB<1>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DOB<2>_UNCONNECTED , \U0/dlmb_port_BRAM_Din [0], \U0/dlmb_port_BRAM_Din [1]}),
    .WEB({\U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0], \U0/dlmb_port_BRAM_WEN [0]}),
    .DIA({\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<31>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<30>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<29>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<28>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<27>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<26>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<25>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<24>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<23>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<22>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<21>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<20>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<19>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<18>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<17>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<16>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<15>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<14>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<13>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<12>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<11>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<10>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<9>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<8>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<7>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<6>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<5>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<4>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<3>_UNCONNECTED , 
\NLW_U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_DIA<2>_UNCONNECTED , N1, N1})
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_4  (
    .A0(N1),
    .A1(N1),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(N1),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[10] ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_4_3114 ),
    .Q15(\NLW_U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_4_Q15_UNCONNECTED )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_27  (
    .A0(N1),
    .A1(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A2(N1),
    .A3(N1),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[31] ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_27_3115 ),
    .Q15(\NLW_U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_27_Q15_UNCONNECTED )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_11  (
    .A0(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A1(N1),
    .A2(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .A3(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLK(\U0/Debug.mdm_0/drck ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[26] ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_11_3116 ),
    .Q15(\NLW_U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_11_Q15_UNCONNECTED )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift1  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift1_3117 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift2  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift1_3117 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift2_3118 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift3  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift2_3118 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift3_3119 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift4  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift3_3119 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift4_3120 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift5  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift4_3120 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift5_3121 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift6  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift5_3121 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift6_3122 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift7  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift6_3122 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift7_3123 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift8  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift7_3123 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift8_3124 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift9  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift8_3124 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift9_3125 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift10  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift9_3125 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift10_3126 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift11  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift10_3126 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift11_3127 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift11_3127 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12_3128 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift13  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12_3128 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift13_3129 )
  );
  FDCE   \U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift13_3129 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14_3130 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_271  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_27_3115 ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift3_3119 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_271_3131 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_27  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_271_3131 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[27] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_41  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_4_3114 ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift5_3121 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_41_3132 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_4  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_41_3132 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[4] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_111  (
    .I0(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_11_3116 ),
    .I1(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14_3130 ),
    .O(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_111_3133 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_11  (
    .C(\U0/Debug.mdm_0/drck ),
    .CE(\U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty ),
    .CLR(\U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv ),
    .D(\U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_111_3133 ),
    .Q(\U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[11] )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on

