Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c925fb6eaddf44eaa8afeb0933d726a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testAddOne_behav xil_defaultlib.testAddOne xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'pd' [D:/hbat_win_vscode/vivado/test2/test2.srcs/sim_1/new/testAddOne.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addOne
Compiling module xil_defaultlib.addFour
Compiling module xil_defaultlib.testAddOne
Compiling module xil_defaultlib.glbl
Built simulation snapshot testAddOne_behav
