|GECKO
out_LEDs[0] <= LEDs:LEDs_0.LEDs[0]
out_LEDs[1] <= LEDs:LEDs_0.LEDs[1]
out_LEDs[2] <= LEDs:LEDs_0.LEDs[2]
out_LEDs[3] <= LEDs:LEDs_0.LEDs[3]
out_LEDs[4] <= LEDs:LEDs_0.LEDs[4]
out_LEDs[5] <= LEDs:LEDs_0.LEDs[5]
out_LEDs[6] <= LEDs:LEDs_0.LEDs[6]
out_LEDs[7] <= LEDs:LEDs_0.LEDs[7]
out_LEDs[8] <= LEDs:LEDs_0.LEDs[8]
out_LEDs[9] <= LEDs:LEDs_0.LEDs[9]
out_LEDs[10] <= LEDs:LEDs_0.LEDs[10]
out_LEDs[11] <= LEDs:LEDs_0.LEDs[11]
out_LEDs[12] <= LEDs:LEDs_0.LEDs[12]
out_LEDs[13] <= LEDs:LEDs_0.LEDs[13]
out_LEDs[14] <= LEDs:LEDs_0.LEDs[14]
out_LEDs[15] <= LEDs:LEDs_0.LEDs[15]
out_LEDs[16] <= LEDs:LEDs_0.LEDs[16]
out_LEDs[17] <= LEDs:LEDs_0.LEDs[17]
out_LEDs[18] <= LEDs:LEDs_0.LEDs[18]
out_LEDs[19] <= LEDs:LEDs_0.LEDs[19]
out_LEDs[20] <= LEDs:LEDs_0.LEDs[20]
out_LEDs[21] <= LEDs:LEDs_0.LEDs[21]
out_LEDs[22] <= LEDs:LEDs_0.LEDs[22]
out_LEDs[23] <= LEDs:LEDs_0.LEDs[23]
out_LEDs[24] <= LEDs:LEDs_0.LEDs[24]
out_LEDs[25] <= LEDs:LEDs_0.LEDs[25]
out_LEDs[26] <= LEDs:LEDs_0.LEDs[26]
out_LEDs[27] <= LEDs:LEDs_0.LEDs[27]
out_LEDs[28] <= LEDs:LEDs_0.LEDs[28]
out_LEDs[29] <= LEDs:LEDs_0.LEDs[29]
out_LEDs[30] <= LEDs:LEDs_0.LEDs[30]
out_LEDs[31] <= LEDs:LEDs_0.LEDs[31]
out_LEDs[32] <= LEDs:LEDs_0.LEDs[32]
out_LEDs[33] <= LEDs:LEDs_0.LEDs[33]
out_LEDs[34] <= LEDs:LEDs_0.LEDs[34]
out_LEDs[35] <= LEDs:LEDs_0.LEDs[35]
out_LEDs[36] <= LEDs:LEDs_0.LEDs[36]
out_LEDs[37] <= LEDs:LEDs_0.LEDs[37]
out_LEDs[38] <= LEDs:LEDs_0.LEDs[38]
out_LEDs[39] <= LEDs:LEDs_0.LEDs[39]
out_LEDs[40] <= LEDs:LEDs_0.LEDs[40]
out_LEDs[41] <= LEDs:LEDs_0.LEDs[41]
out_LEDs[42] <= LEDs:LEDs_0.LEDs[42]
out_LEDs[43] <= LEDs:LEDs_0.LEDs[43]
out_LEDs[44] <= LEDs:LEDs_0.LEDs[44]
out_LEDs[45] <= LEDs:LEDs_0.LEDs[45]
out_LEDs[46] <= LEDs:LEDs_0.LEDs[46]
out_LEDs[47] <= LEDs:LEDs_0.LEDs[47]
out_LEDs[48] <= LEDs:LEDs_0.LEDs[48]
out_LEDs[49] <= LEDs:LEDs_0.LEDs[49]
out_LEDs[50] <= LEDs:LEDs_0.LEDs[50]
out_LEDs[51] <= LEDs:LEDs_0.LEDs[51]
out_LEDs[52] <= LEDs:LEDs_0.LEDs[52]
out_LEDs[53] <= LEDs:LEDs_0.LEDs[53]
out_LEDs[54] <= LEDs:LEDs_0.LEDs[54]
out_LEDs[55] <= LEDs:LEDs_0.LEDs[55]
out_LEDs[56] <= LEDs:LEDs_0.LEDs[56]
out_LEDs[57] <= LEDs:LEDs_0.LEDs[57]
out_LEDs[58] <= LEDs:LEDs_0.LEDs[58]
out_LEDs[59] <= LEDs:LEDs_0.LEDs[59]
out_LEDs[60] <= LEDs:LEDs_0.LEDs[60]
out_LEDs[61] <= LEDs:LEDs_0.LEDs[61]
out_LEDs[62] <= LEDs:LEDs_0.LEDs[62]
out_LEDs[63] <= LEDs:LEDs_0.LEDs[63]
out_LEDs[64] <= LEDs:LEDs_0.LEDs[64]
out_LEDs[65] <= LEDs:LEDs_0.LEDs[65]
out_LEDs[66] <= LEDs:LEDs_0.LEDs[66]
out_LEDs[67] <= LEDs:LEDs_0.LEDs[67]
out_LEDs[68] <= LEDs:LEDs_0.LEDs[68]
out_LEDs[69] <= LEDs:LEDs_0.LEDs[69]
out_LEDs[70] <= LEDs:LEDs_0.LEDs[70]
out_LEDs[71] <= LEDs:LEDs_0.LEDs[71]
out_LEDs[72] <= LEDs:LEDs_0.LEDs[72]
out_LEDs[73] <= LEDs:LEDs_0.LEDs[73]
out_LEDs[74] <= LEDs:LEDs_0.LEDs[74]
out_LEDs[75] <= LEDs:LEDs_0.LEDs[75]
out_LEDs[76] <= LEDs:LEDs_0.LEDs[76]
out_LEDs[77] <= LEDs:LEDs_0.LEDs[77]
out_LEDs[78] <= LEDs:LEDs_0.LEDs[78]
out_LEDs[79] <= LEDs:LEDs_0.LEDs[79]
out_LEDs[80] <= LEDs:LEDs_0.LEDs[80]
out_LEDs[81] <= LEDs:LEDs_0.LEDs[81]
out_LEDs[82] <= LEDs:LEDs_0.LEDs[82]
out_LEDs[83] <= LEDs:LEDs_0.LEDs[83]
out_LEDs[84] <= LEDs:LEDs_0.LEDs[84]
out_LEDs[85] <= LEDs:LEDs_0.LEDs[85]
out_LEDs[86] <= LEDs:LEDs_0.LEDs[86]
out_LEDs[87] <= LEDs:LEDs_0.LEDs[87]
out_LEDs[88] <= LEDs:LEDs_0.LEDs[88]
out_LEDs[89] <= LEDs:LEDs_0.LEDs[89]
out_LEDs[90] <= LEDs:LEDs_0.LEDs[90]
out_LEDs[91] <= LEDs:LEDs_0.LEDs[91]
out_LEDs[92] <= LEDs:LEDs_0.LEDs[92]
out_LEDs[93] <= LEDs:LEDs_0.LEDs[93]
out_LEDs[94] <= LEDs:LEDs_0.LEDs[94]
out_LEDs[95] <= LEDs:LEDs_0.LEDs[95]
clk => LEDs:LEDs_0.clk
clk => CPU:inst.clk
clk => RAM:RAM_0.clk
clk => data_ROM:inst3.clk
clk => buttons:buttons_0.clk
clk => instruction_ROM:inst4.clk
reset_n => LEDs:LEDs_0.reset_n
reset_n => CPU:inst.reset_n
reset_n => buttons:buttons_0.reset_n
in_buttons[0] => buttons:buttons_0.buttons[0]
in_buttons[1] => buttons:buttons_0.buttons[1]
in_buttons[2] => buttons:buttons_0.buttons[2]
in_buttons[3] => buttons:buttons_0.buttons[3]


|GECKO|LEDs:LEDs_0
clk => duty_cycle[0].CLK
clk => duty_cycle[1].CLK
clk => duty_cycle[2].CLK
clk => duty_cycle[3].CLK
clk => duty_cycle[4].CLK
clk => duty_cycle[5].CLK
clk => duty_cycle[6].CLK
clk => duty_cycle[7].CLK
clk => LEDs_reg[0].CLK
clk => LEDs_reg[1].CLK
clk => LEDs_reg[2].CLK
clk => LEDs_reg[3].CLK
clk => LEDs_reg[4].CLK
clk => LEDs_reg[5].CLK
clk => LEDs_reg[6].CLK
clk => LEDs_reg[7].CLK
clk => LEDs_reg[8].CLK
clk => LEDs_reg[9].CLK
clk => LEDs_reg[10].CLK
clk => LEDs_reg[11].CLK
clk => LEDs_reg[12].CLK
clk => LEDs_reg[13].CLK
clk => LEDs_reg[14].CLK
clk => LEDs_reg[15].CLK
clk => LEDs_reg[16].CLK
clk => LEDs_reg[17].CLK
clk => LEDs_reg[18].CLK
clk => LEDs_reg[19].CLK
clk => LEDs_reg[20].CLK
clk => LEDs_reg[21].CLK
clk => LEDs_reg[22].CLK
clk => LEDs_reg[23].CLK
clk => LEDs_reg[24].CLK
clk => LEDs_reg[25].CLK
clk => LEDs_reg[26].CLK
clk => LEDs_reg[27].CLK
clk => LEDs_reg[28].CLK
clk => LEDs_reg[29].CLK
clk => LEDs_reg[30].CLK
clk => LEDs_reg[31].CLK
clk => LEDs_reg[32].CLK
clk => LEDs_reg[33].CLK
clk => LEDs_reg[34].CLK
clk => LEDs_reg[35].CLK
clk => LEDs_reg[36].CLK
clk => LEDs_reg[37].CLK
clk => LEDs_reg[38].CLK
clk => LEDs_reg[39].CLK
clk => LEDs_reg[40].CLK
clk => LEDs_reg[41].CLK
clk => LEDs_reg[42].CLK
clk => LEDs_reg[43].CLK
clk => LEDs_reg[44].CLK
clk => LEDs_reg[45].CLK
clk => LEDs_reg[46].CLK
clk => LEDs_reg[47].CLK
clk => LEDs_reg[48].CLK
clk => LEDs_reg[49].CLK
clk => LEDs_reg[50].CLK
clk => LEDs_reg[51].CLK
clk => LEDs_reg[52].CLK
clk => LEDs_reg[53].CLK
clk => LEDs_reg[54].CLK
clk => LEDs_reg[55].CLK
clk => LEDs_reg[56].CLK
clk => LEDs_reg[57].CLK
clk => LEDs_reg[58].CLK
clk => LEDs_reg[59].CLK
clk => LEDs_reg[60].CLK
clk => LEDs_reg[61].CLK
clk => LEDs_reg[62].CLK
clk => LEDs_reg[63].CLK
clk => LEDs_reg[64].CLK
clk => LEDs_reg[65].CLK
clk => LEDs_reg[66].CLK
clk => LEDs_reg[67].CLK
clk => LEDs_reg[68].CLK
clk => LEDs_reg[69].CLK
clk => LEDs_reg[70].CLK
clk => LEDs_reg[71].CLK
clk => LEDs_reg[72].CLK
clk => LEDs_reg[73].CLK
clk => LEDs_reg[74].CLK
clk => LEDs_reg[75].CLK
clk => LEDs_reg[76].CLK
clk => LEDs_reg[77].CLK
clk => LEDs_reg[78].CLK
clk => LEDs_reg[79].CLK
clk => LEDs_reg[80].CLK
clk => LEDs_reg[81].CLK
clk => LEDs_reg[82].CLK
clk => LEDs_reg[83].CLK
clk => LEDs_reg[84].CLK
clk => LEDs_reg[85].CLK
clk => LEDs_reg[86].CLK
clk => LEDs_reg[87].CLK
clk => LEDs_reg[88].CLK
clk => LEDs_reg[89].CLK
clk => LEDs_reg[90].CLK
clk => LEDs_reg[91].CLK
clk => LEDs_reg[92].CLK
clk => LEDs_reg[93].CLK
clk => LEDs_reg[94].CLK
clk => LEDs_reg[95].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => reg_address[0].CLK
clk => reg_address[1].CLK
clk => reg_read.CLK
reset_n => duty_cycle[0].PRESET
reset_n => duty_cycle[1].PRESET
reset_n => duty_cycle[2].PRESET
reset_n => duty_cycle[3].PRESET
reset_n => duty_cycle[4].ACLR
reset_n => duty_cycle[5].ACLR
reset_n => duty_cycle[6].ACLR
reset_n => duty_cycle[7].ACLR
reset_n => LEDs_reg[0].ACLR
reset_n => LEDs_reg[1].ACLR
reset_n => LEDs_reg[2].ACLR
reset_n => LEDs_reg[3].ACLR
reset_n => LEDs_reg[4].ACLR
reset_n => LEDs_reg[5].ACLR
reset_n => LEDs_reg[6].ACLR
reset_n => LEDs_reg[7].ACLR
reset_n => LEDs_reg[8].ACLR
reset_n => LEDs_reg[9].ACLR
reset_n => LEDs_reg[10].ACLR
reset_n => LEDs_reg[11].ACLR
reset_n => LEDs_reg[12].ACLR
reset_n => LEDs_reg[13].ACLR
reset_n => LEDs_reg[14].ACLR
reset_n => LEDs_reg[15].ACLR
reset_n => LEDs_reg[16].ACLR
reset_n => LEDs_reg[17].ACLR
reset_n => LEDs_reg[18].ACLR
reset_n => LEDs_reg[19].ACLR
reset_n => LEDs_reg[20].ACLR
reset_n => LEDs_reg[21].ACLR
reset_n => LEDs_reg[22].ACLR
reset_n => LEDs_reg[23].ACLR
reset_n => LEDs_reg[24].ACLR
reset_n => LEDs_reg[25].ACLR
reset_n => LEDs_reg[26].ACLR
reset_n => LEDs_reg[27].ACLR
reset_n => LEDs_reg[28].ACLR
reset_n => LEDs_reg[29].ACLR
reset_n => LEDs_reg[30].ACLR
reset_n => LEDs_reg[31].ACLR
reset_n => LEDs_reg[32].ACLR
reset_n => LEDs_reg[33].ACLR
reset_n => LEDs_reg[34].ACLR
reset_n => LEDs_reg[35].ACLR
reset_n => LEDs_reg[36].ACLR
reset_n => LEDs_reg[37].ACLR
reset_n => LEDs_reg[38].ACLR
reset_n => LEDs_reg[39].ACLR
reset_n => LEDs_reg[40].ACLR
reset_n => LEDs_reg[41].ACLR
reset_n => LEDs_reg[42].ACLR
reset_n => LEDs_reg[43].ACLR
reset_n => LEDs_reg[44].ACLR
reset_n => LEDs_reg[45].ACLR
reset_n => LEDs_reg[46].ACLR
reset_n => LEDs_reg[47].ACLR
reset_n => LEDs_reg[48].ACLR
reset_n => LEDs_reg[49].ACLR
reset_n => LEDs_reg[50].ACLR
reset_n => LEDs_reg[51].ACLR
reset_n => LEDs_reg[52].ACLR
reset_n => LEDs_reg[53].ACLR
reset_n => LEDs_reg[54].ACLR
reset_n => LEDs_reg[55].ACLR
reset_n => LEDs_reg[56].ACLR
reset_n => LEDs_reg[57].ACLR
reset_n => LEDs_reg[58].ACLR
reset_n => LEDs_reg[59].ACLR
reset_n => LEDs_reg[60].ACLR
reset_n => LEDs_reg[61].ACLR
reset_n => LEDs_reg[62].ACLR
reset_n => LEDs_reg[63].ACLR
reset_n => LEDs_reg[64].ACLR
reset_n => LEDs_reg[65].ACLR
reset_n => LEDs_reg[66].ACLR
reset_n => LEDs_reg[67].ACLR
reset_n => LEDs_reg[68].ACLR
reset_n => LEDs_reg[69].ACLR
reset_n => LEDs_reg[70].ACLR
reset_n => LEDs_reg[71].ACLR
reset_n => LEDs_reg[72].ACLR
reset_n => LEDs_reg[73].ACLR
reset_n => LEDs_reg[74].ACLR
reset_n => LEDs_reg[75].ACLR
reset_n => LEDs_reg[76].ACLR
reset_n => LEDs_reg[77].ACLR
reset_n => LEDs_reg[78].ACLR
reset_n => LEDs_reg[79].ACLR
reset_n => LEDs_reg[80].ACLR
reset_n => LEDs_reg[81].ACLR
reset_n => LEDs_reg[82].ACLR
reset_n => LEDs_reg[83].ACLR
reset_n => LEDs_reg[84].ACLR
reset_n => LEDs_reg[85].ACLR
reset_n => LEDs_reg[86].ACLR
reset_n => LEDs_reg[87].ACLR
reset_n => LEDs_reg[88].ACLR
reset_n => LEDs_reg[89].ACLR
reset_n => LEDs_reg[90].ACLR
reset_n => LEDs_reg[91].ACLR
reset_n => LEDs_reg[92].ACLR
reset_n => LEDs_reg[93].ACLR
reset_n => LEDs_reg[94].ACLR
reset_n => LEDs_reg[95].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
reset_n => counter[7].ACLR
reset_n => reg_address[0].ACLR
reset_n => reg_address[1].ACLR
reset_n => reg_read.ACLR
cs => reg_read.IN0
cs => process_2.IN0
read => reg_read.IN1
write => process_2.IN1
address[0] => Mux32.IN1
address[0] => Mux33.IN1
address[0] => Mux34.IN1
address[0] => Mux35.IN1
address[0] => Mux36.IN1
address[0] => Mux37.IN1
address[0] => Mux38.IN1
address[0] => Mux39.IN1
address[0] => Mux40.IN1
address[0] => Mux41.IN1
address[0] => Mux42.IN1
address[0] => Mux43.IN1
address[0] => Mux44.IN1
address[0] => Mux45.IN1
address[0] => Mux46.IN1
address[0] => Mux47.IN1
address[0] => Mux48.IN1
address[0] => Mux49.IN1
address[0] => Mux50.IN1
address[0] => Mux51.IN1
address[0] => Mux52.IN1
address[0] => Mux53.IN1
address[0] => Mux54.IN1
address[0] => Mux55.IN1
address[0] => Mux56.IN1
address[0] => Mux57.IN1
address[0] => Mux58.IN1
address[0] => Mux59.IN1
address[0] => Mux60.IN1
address[0] => Mux61.IN1
address[0] => Mux62.IN1
address[0] => Mux63.IN1
address[0] => Mux64.IN1
address[0] => Mux65.IN1
address[0] => Mux66.IN1
address[0] => Mux67.IN1
address[0] => Mux68.IN1
address[0] => Mux69.IN1
address[0] => Mux70.IN1
address[0] => Mux71.IN1
address[0] => Mux72.IN1
address[0] => Mux73.IN1
address[0] => Mux74.IN1
address[0] => Mux75.IN1
address[0] => Mux76.IN1
address[0] => Mux77.IN1
address[0] => Mux78.IN1
address[0] => Mux79.IN1
address[0] => Mux80.IN1
address[0] => Mux81.IN1
address[0] => Mux82.IN1
address[0] => Mux83.IN1
address[0] => Mux84.IN1
address[0] => Mux85.IN1
address[0] => Mux86.IN1
address[0] => Mux87.IN1
address[0] => Mux88.IN1
address[0] => Mux89.IN1
address[0] => Mux90.IN1
address[0] => Mux91.IN1
address[0] => Mux92.IN1
address[0] => Mux93.IN1
address[0] => Mux94.IN1
address[0] => Mux95.IN1
address[0] => Mux96.IN1
address[0] => Mux97.IN1
address[0] => Mux98.IN1
address[0] => Mux99.IN1
address[0] => Mux100.IN1
address[0] => Mux101.IN1
address[0] => Mux102.IN1
address[0] => Mux103.IN1
address[0] => Mux104.IN1
address[0] => Mux105.IN1
address[0] => Mux106.IN1
address[0] => Mux107.IN1
address[0] => Mux108.IN1
address[0] => Mux109.IN1
address[0] => Mux110.IN1
address[0] => Mux111.IN1
address[0] => Mux112.IN1
address[0] => Mux113.IN1
address[0] => Mux114.IN1
address[0] => Mux115.IN1
address[0] => Mux116.IN1
address[0] => Mux117.IN1
address[0] => Mux118.IN1
address[0] => Mux119.IN1
address[0] => Mux120.IN1
address[0] => Mux121.IN1
address[0] => Mux122.IN1
address[0] => Mux123.IN1
address[0] => Mux124.IN1
address[0] => Mux125.IN1
address[0] => Mux126.IN1
address[0] => Mux127.IN1
address[0] => Mux128.IN1
address[0] => Mux129.IN1
address[0] => Mux130.IN1
address[0] => Mux131.IN1
address[0] => Mux132.IN1
address[0] => Mux133.IN1
address[0] => Mux134.IN1
address[0] => Mux135.IN1
address[0] => reg_address[0].DATAIN
address[0] => Equal0.IN1
address[1] => Mux32.IN0
address[1] => Mux33.IN0
address[1] => Mux34.IN0
address[1] => Mux35.IN0
address[1] => Mux36.IN0
address[1] => Mux37.IN0
address[1] => Mux38.IN0
address[1] => Mux39.IN0
address[1] => Mux40.IN0
address[1] => Mux41.IN0
address[1] => Mux42.IN0
address[1] => Mux43.IN0
address[1] => Mux44.IN0
address[1] => Mux45.IN0
address[1] => Mux46.IN0
address[1] => Mux47.IN0
address[1] => Mux48.IN0
address[1] => Mux49.IN0
address[1] => Mux50.IN0
address[1] => Mux51.IN0
address[1] => Mux52.IN0
address[1] => Mux53.IN0
address[1] => Mux54.IN0
address[1] => Mux55.IN0
address[1] => Mux56.IN0
address[1] => Mux57.IN0
address[1] => Mux58.IN0
address[1] => Mux59.IN0
address[1] => Mux60.IN0
address[1] => Mux61.IN0
address[1] => Mux62.IN0
address[1] => Mux63.IN0
address[1] => Mux64.IN0
address[1] => Mux65.IN0
address[1] => Mux66.IN0
address[1] => Mux67.IN0
address[1] => Mux68.IN0
address[1] => Mux69.IN0
address[1] => Mux70.IN0
address[1] => Mux71.IN0
address[1] => Mux72.IN0
address[1] => Mux73.IN0
address[1] => Mux74.IN0
address[1] => Mux75.IN0
address[1] => Mux76.IN0
address[1] => Mux77.IN0
address[1] => Mux78.IN0
address[1] => Mux79.IN0
address[1] => Mux80.IN0
address[1] => Mux81.IN0
address[1] => Mux82.IN0
address[1] => Mux83.IN0
address[1] => Mux84.IN0
address[1] => Mux85.IN0
address[1] => Mux86.IN0
address[1] => Mux87.IN0
address[1] => Mux88.IN0
address[1] => Mux89.IN0
address[1] => Mux90.IN0
address[1] => Mux91.IN0
address[1] => Mux92.IN0
address[1] => Mux93.IN0
address[1] => Mux94.IN0
address[1] => Mux95.IN0
address[1] => Mux96.IN0
address[1] => Mux97.IN0
address[1] => Mux98.IN0
address[1] => Mux99.IN0
address[1] => Mux100.IN0
address[1] => Mux101.IN0
address[1] => Mux102.IN0
address[1] => Mux103.IN0
address[1] => Mux104.IN0
address[1] => Mux105.IN0
address[1] => Mux106.IN0
address[1] => Mux107.IN0
address[1] => Mux108.IN0
address[1] => Mux109.IN0
address[1] => Mux110.IN0
address[1] => Mux111.IN0
address[1] => Mux112.IN0
address[1] => Mux113.IN0
address[1] => Mux114.IN0
address[1] => Mux115.IN0
address[1] => Mux116.IN0
address[1] => Mux117.IN0
address[1] => Mux118.IN0
address[1] => Mux119.IN0
address[1] => Mux120.IN0
address[1] => Mux121.IN0
address[1] => Mux122.IN0
address[1] => Mux123.IN0
address[1] => Mux124.IN0
address[1] => Mux125.IN0
address[1] => Mux126.IN0
address[1] => Mux127.IN0
address[1] => Mux128.IN0
address[1] => Mux129.IN0
address[1] => Mux130.IN0
address[1] => Mux131.IN0
address[1] => Mux132.IN0
address[1] => Mux133.IN0
address[1] => Mux134.IN0
address[1] => Mux135.IN0
address[1] => reg_address[1].DATAIN
address[1] => Equal0.IN0
rddata[0] <= rddata[0].DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1].DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2].DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3].DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4].DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5].DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6].DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7].DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8].DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9].DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10].DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11].DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12].DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13].DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14].DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15].DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16].DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17].DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18].DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19].DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20].DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21].DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22].DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23].DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24].DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25].DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26].DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27].DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28].DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29].DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30].DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31].DB_MAX_OUTPUT_PORT_TYPE
wrdata[0] => Mux63.IN2
wrdata[0] => Mux95.IN2
wrdata[0] => Mux127.IN2
wrdata[0] => Mux135.IN2
wrdata[1] => Mux62.IN2
wrdata[1] => Mux94.IN2
wrdata[1] => Mux126.IN2
wrdata[1] => Mux134.IN2
wrdata[2] => Mux61.IN2
wrdata[2] => Mux93.IN2
wrdata[2] => Mux125.IN2
wrdata[2] => Mux133.IN2
wrdata[3] => Mux60.IN2
wrdata[3] => Mux92.IN2
wrdata[3] => Mux124.IN2
wrdata[3] => Mux132.IN2
wrdata[4] => Mux59.IN2
wrdata[4] => Mux91.IN2
wrdata[4] => Mux123.IN2
wrdata[4] => Mux131.IN2
wrdata[5] => Mux58.IN2
wrdata[5] => Mux90.IN2
wrdata[5] => Mux122.IN2
wrdata[5] => Mux130.IN2
wrdata[6] => Mux57.IN2
wrdata[6] => Mux89.IN2
wrdata[6] => Mux121.IN2
wrdata[6] => Mux129.IN2
wrdata[7] => Mux56.IN2
wrdata[7] => Mux88.IN2
wrdata[7] => Mux120.IN2
wrdata[7] => Mux128.IN2
wrdata[8] => Mux55.IN2
wrdata[8] => Mux87.IN2
wrdata[8] => Mux119.IN2
wrdata[9] => Mux54.IN2
wrdata[9] => Mux86.IN2
wrdata[9] => Mux118.IN2
wrdata[10] => Mux53.IN2
wrdata[10] => Mux85.IN2
wrdata[10] => Mux117.IN2
wrdata[11] => Mux52.IN2
wrdata[11] => Mux84.IN2
wrdata[11] => Mux116.IN2
wrdata[12] => Mux51.IN2
wrdata[12] => Mux83.IN2
wrdata[12] => Mux115.IN2
wrdata[13] => Mux50.IN2
wrdata[13] => Mux82.IN2
wrdata[13] => Mux114.IN2
wrdata[14] => Mux49.IN2
wrdata[14] => Mux81.IN2
wrdata[14] => Mux113.IN2
wrdata[15] => Mux48.IN2
wrdata[15] => Mux80.IN2
wrdata[15] => Mux112.IN2
wrdata[16] => Mux47.IN2
wrdata[16] => Mux79.IN2
wrdata[16] => Mux111.IN2
wrdata[17] => Mux46.IN2
wrdata[17] => Mux78.IN2
wrdata[17] => Mux110.IN2
wrdata[18] => Mux45.IN2
wrdata[18] => Mux77.IN2
wrdata[18] => Mux109.IN2
wrdata[19] => Mux44.IN2
wrdata[19] => Mux76.IN2
wrdata[19] => Mux108.IN2
wrdata[20] => Mux43.IN2
wrdata[20] => Mux75.IN2
wrdata[20] => Mux107.IN2
wrdata[21] => Mux42.IN2
wrdata[21] => Mux74.IN2
wrdata[21] => Mux106.IN2
wrdata[22] => Mux41.IN2
wrdata[22] => Mux73.IN2
wrdata[22] => Mux105.IN2
wrdata[23] => Mux40.IN2
wrdata[23] => Mux72.IN2
wrdata[23] => Mux104.IN2
wrdata[24] => Mux39.IN2
wrdata[24] => Mux71.IN2
wrdata[24] => Mux103.IN2
wrdata[25] => Mux38.IN2
wrdata[25] => Mux70.IN2
wrdata[25] => Mux102.IN2
wrdata[26] => Mux37.IN2
wrdata[26] => Mux69.IN2
wrdata[26] => Mux101.IN2
wrdata[27] => Mux36.IN2
wrdata[27] => Mux68.IN2
wrdata[27] => Mux100.IN2
wrdata[28] => Mux35.IN2
wrdata[28] => Mux67.IN2
wrdata[28] => Mux99.IN2
wrdata[29] => Mux34.IN2
wrdata[29] => Mux66.IN2
wrdata[29] => Mux98.IN2
wrdata[30] => Mux33.IN2
wrdata[30] => Mux65.IN2
wrdata[30] => Mux97.IN2
wrdata[31] => Mux32.IN2
wrdata[31] => Mux64.IN2
wrdata[31] => Mux96.IN2
LEDs[0] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[1] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[2] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[3] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[4] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[5] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[6] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[7] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[8] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[9] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[10] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[11] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[12] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[13] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[14] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[15] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[16] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[17] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[18] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[19] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[20] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[21] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[22] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[23] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[24] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[25] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[26] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[27] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[28] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[29] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[30] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[31] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[32] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[33] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[34] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[35] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[36] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[37] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[38] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[39] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[40] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[41] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[42] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[43] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[44] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[45] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[46] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[47] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[48] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[49] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[50] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[51] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[52] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[53] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[54] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[55] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[56] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[57] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[58] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[59] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[60] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[61] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[62] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[63] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[64] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[65] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[66] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[67] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[68] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[69] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[70] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[71] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[72] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[73] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[74] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[75] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[76] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[77] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[78] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[79] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[80] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[81] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[82] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[83] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[84] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[85] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[86] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[87] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[88] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[89] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[90] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[91] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[92] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[93] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[94] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[95] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE


|GECKO|decoder:decoder_0
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
cs_ROM <= <GND>
cs_RAM <= <GND>
cs_LEDs <= <GND>
cs_UART <= <GND>
cs_TIMER <= <GND>
cs_BUTTONS <= <GND>


|GECKO|CPU:inst
D_read <= pipeline_reg_DE:inst5.read_out
clk => pipeline_reg_DE:inst5.clk
clk => pipeline_reg_FD:inst3.clk
clk => PC:inst6.clk
clk => register_file:register_file_0.clk
clk => pipeline_reg_MW:inst2.clk
clk => pipeline_reg_EM:inst4.clk
reset_n => pipeline_reg_DE:inst5.reset_n
reset_n => pipeline_reg_FD:inst3.reset_n
reset_n => PC:inst6.reset_n
reset_n => pipeline_reg_MW:inst2.reset_n
reset_n => pipeline_reg_EM:inst4.reset_n
I_rddata[0] => pipeline_reg_FD:inst3.I_rddata_in[0]
I_rddata[1] => pipeline_reg_FD:inst3.I_rddata_in[1]
I_rddata[2] => pipeline_reg_FD:inst3.I_rddata_in[2]
I_rddata[3] => pipeline_reg_FD:inst3.I_rddata_in[3]
I_rddata[4] => pipeline_reg_FD:inst3.I_rddata_in[4]
I_rddata[5] => pipeline_reg_FD:inst3.I_rddata_in[5]
I_rddata[6] => pipeline_reg_FD:inst3.I_rddata_in[6]
I_rddata[7] => pipeline_reg_FD:inst3.I_rddata_in[7]
I_rddata[8] => pipeline_reg_FD:inst3.I_rddata_in[8]
I_rddata[9] => pipeline_reg_FD:inst3.I_rddata_in[9]
I_rddata[10] => pipeline_reg_FD:inst3.I_rddata_in[10]
I_rddata[11] => pipeline_reg_FD:inst3.I_rddata_in[11]
I_rddata[12] => pipeline_reg_FD:inst3.I_rddata_in[12]
I_rddata[13] => pipeline_reg_FD:inst3.I_rddata_in[13]
I_rddata[14] => pipeline_reg_FD:inst3.I_rddata_in[14]
I_rddata[15] => pipeline_reg_FD:inst3.I_rddata_in[15]
I_rddata[16] => pipeline_reg_FD:inst3.I_rddata_in[16]
I_rddata[17] => pipeline_reg_FD:inst3.I_rddata_in[17]
I_rddata[18] => pipeline_reg_FD:inst3.I_rddata_in[18]
I_rddata[19] => pipeline_reg_FD:inst3.I_rddata_in[19]
I_rddata[20] => pipeline_reg_FD:inst3.I_rddata_in[20]
I_rddata[21] => pipeline_reg_FD:inst3.I_rddata_in[21]
I_rddata[22] => pipeline_reg_FD:inst3.I_rddata_in[22]
I_rddata[23] => pipeline_reg_FD:inst3.I_rddata_in[23]
I_rddata[24] => pipeline_reg_FD:inst3.I_rddata_in[24]
I_rddata[25] => pipeline_reg_FD:inst3.I_rddata_in[25]
I_rddata[26] => pipeline_reg_FD:inst3.I_rddata_in[26]
I_rddata[27] => pipeline_reg_FD:inst3.I_rddata_in[27]
I_rddata[28] => pipeline_reg_FD:inst3.I_rddata_in[28]
I_rddata[29] => pipeline_reg_FD:inst3.I_rddata_in[29]
I_rddata[30] => pipeline_reg_FD:inst3.I_rddata_in[30]
I_rddata[31] => pipeline_reg_FD:inst3.I_rddata_in[31]
D_rddata[0] => mux2x32:mux_mem.i1[0]
D_rddata[1] => mux2x32:mux_mem.i1[1]
D_rddata[2] => mux2x32:mux_mem.i1[2]
D_rddata[3] => mux2x32:mux_mem.i1[3]
D_rddata[4] => mux2x32:mux_mem.i1[4]
D_rddata[5] => mux2x32:mux_mem.i1[5]
D_rddata[6] => mux2x32:mux_mem.i1[6]
D_rddata[7] => mux2x32:mux_mem.i1[7]
D_rddata[8] => mux2x32:mux_mem.i1[8]
D_rddata[9] => mux2x32:mux_mem.i1[9]
D_rddata[10] => mux2x32:mux_mem.i1[10]
D_rddata[11] => mux2x32:mux_mem.i1[11]
D_rddata[12] => mux2x32:mux_mem.i1[12]
D_rddata[13] => mux2x32:mux_mem.i1[13]
D_rddata[14] => mux2x32:mux_mem.i1[14]
D_rddata[15] => mux2x32:mux_mem.i1[15]
D_rddata[16] => mux2x32:mux_mem.i1[16]
D_rddata[17] => mux2x32:mux_mem.i1[17]
D_rddata[18] => mux2x32:mux_mem.i1[18]
D_rddata[19] => mux2x32:mux_mem.i1[19]
D_rddata[20] => mux2x32:mux_mem.i1[20]
D_rddata[21] => mux2x32:mux_mem.i1[21]
D_rddata[22] => mux2x32:mux_mem.i1[22]
D_rddata[23] => mux2x32:mux_mem.i1[23]
D_rddata[24] => mux2x32:mux_mem.i1[24]
D_rddata[25] => mux2x32:mux_mem.i1[25]
D_rddata[26] => mux2x32:mux_mem.i1[26]
D_rddata[27] => mux2x32:mux_mem.i1[27]
D_rddata[28] => mux2x32:mux_mem.i1[28]
D_rddata[29] => mux2x32:mux_mem.i1[29]
D_rddata[30] => mux2x32:mux_mem.i1[30]
D_rddata[31] => mux2x32:mux_mem.i1[31]
D_write <= pipeline_reg_DE:inst5.write_out
D_addr[0] <= alu_res[0].DB_MAX_OUTPUT_PORT_TYPE
D_addr[1] <= alu_res[1].DB_MAX_OUTPUT_PORT_TYPE
D_addr[2] <= alu_res[2].DB_MAX_OUTPUT_PORT_TYPE
D_addr[3] <= alu_res[3].DB_MAX_OUTPUT_PORT_TYPE
D_addr[4] <= alu_res[4].DB_MAX_OUTPUT_PORT_TYPE
D_addr[5] <= alu_res[5].DB_MAX_OUTPUT_PORT_TYPE
D_addr[6] <= alu_res[6].DB_MAX_OUTPUT_PORT_TYPE
D_addr[7] <= alu_res[7].DB_MAX_OUTPUT_PORT_TYPE
D_addr[8] <= alu_res[8].DB_MAX_OUTPUT_PORT_TYPE
D_addr[9] <= alu_res[9].DB_MAX_OUTPUT_PORT_TYPE
D_addr[10] <= alu_res[10].DB_MAX_OUTPUT_PORT_TYPE
D_addr[11] <= alu_res[11].DB_MAX_OUTPUT_PORT_TYPE
D_addr[12] <= alu_res[12].DB_MAX_OUTPUT_PORT_TYPE
D_addr[13] <= alu_res[13].DB_MAX_OUTPUT_PORT_TYPE
D_addr[14] <= alu_res[14].DB_MAX_OUTPUT_PORT_TYPE
D_addr[15] <= alu_res[15].DB_MAX_OUTPUT_PORT_TYPE
D_wrdata[0] <= pipeline_reg_DE:inst5.b_out[0]
D_wrdata[1] <= pipeline_reg_DE:inst5.b_out[1]
D_wrdata[2] <= pipeline_reg_DE:inst5.b_out[2]
D_wrdata[3] <= pipeline_reg_DE:inst5.b_out[3]
D_wrdata[4] <= pipeline_reg_DE:inst5.b_out[4]
D_wrdata[5] <= pipeline_reg_DE:inst5.b_out[5]
D_wrdata[6] <= pipeline_reg_DE:inst5.b_out[6]
D_wrdata[7] <= pipeline_reg_DE:inst5.b_out[7]
D_wrdata[8] <= pipeline_reg_DE:inst5.b_out[8]
D_wrdata[9] <= pipeline_reg_DE:inst5.b_out[9]
D_wrdata[10] <= pipeline_reg_DE:inst5.b_out[10]
D_wrdata[11] <= pipeline_reg_DE:inst5.b_out[11]
D_wrdata[12] <= pipeline_reg_DE:inst5.b_out[12]
D_wrdata[13] <= pipeline_reg_DE:inst5.b_out[13]
D_wrdata[14] <= pipeline_reg_DE:inst5.b_out[14]
D_wrdata[15] <= pipeline_reg_DE:inst5.b_out[15]
D_wrdata[16] <= pipeline_reg_DE:inst5.b_out[16]
D_wrdata[17] <= pipeline_reg_DE:inst5.b_out[17]
D_wrdata[18] <= pipeline_reg_DE:inst5.b_out[18]
D_wrdata[19] <= pipeline_reg_DE:inst5.b_out[19]
D_wrdata[20] <= pipeline_reg_DE:inst5.b_out[20]
D_wrdata[21] <= pipeline_reg_DE:inst5.b_out[21]
D_wrdata[22] <= pipeline_reg_DE:inst5.b_out[22]
D_wrdata[23] <= pipeline_reg_DE:inst5.b_out[23]
D_wrdata[24] <= pipeline_reg_DE:inst5.b_out[24]
D_wrdata[25] <= pipeline_reg_DE:inst5.b_out[25]
D_wrdata[26] <= pipeline_reg_DE:inst5.b_out[26]
D_wrdata[27] <= pipeline_reg_DE:inst5.b_out[27]
D_wrdata[28] <= pipeline_reg_DE:inst5.b_out[28]
D_wrdata[29] <= pipeline_reg_DE:inst5.b_out[29]
D_wrdata[30] <= pipeline_reg_DE:inst5.b_out[30]
D_wrdata[31] <= pipeline_reg_DE:inst5.b_out[31]
I_addr[0] <= PC:inst6.addr[0]
I_addr[1] <= PC:inst6.addr[1]
I_addr[2] <= PC:inst6.addr[2]
I_addr[3] <= PC:inst6.addr[3]
I_addr[4] <= PC:inst6.addr[4]
I_addr[5] <= PC:inst6.addr[5]
I_addr[6] <= PC:inst6.addr[6]
I_addr[7] <= PC:inst6.addr[7]
I_addr[8] <= PC:inst6.addr[8]
I_addr[9] <= PC:inst6.addr[9]
I_addr[10] <= PC:inst6.addr[10]
I_addr[11] <= PC:inst6.addr[11]
I_addr[12] <= PC:inst6.addr[12]
I_addr[13] <= PC:inst6.addr[13]
I_addr[14] <= PC:inst6.addr[14]
I_addr[15] <= PC:inst6.addr[15]


|GECKO|CPU:inst|pipeline_reg_DE:inst5
clk => next_addr_out[0]~reg0.CLK
clk => next_addr_out[1]~reg0.CLK
clk => next_addr_out[2]~reg0.CLK
clk => next_addr_out[3]~reg0.CLK
clk => next_addr_out[4]~reg0.CLK
clk => next_addr_out[5]~reg0.CLK
clk => next_addr_out[6]~reg0.CLK
clk => next_addr_out[7]~reg0.CLK
clk => next_addr_out[8]~reg0.CLK
clk => next_addr_out[9]~reg0.CLK
clk => next_addr_out[10]~reg0.CLK
clk => next_addr_out[11]~reg0.CLK
clk => next_addr_out[12]~reg0.CLK
clk => next_addr_out[13]~reg0.CLK
clk => next_addr_out[14]~reg0.CLK
clk => next_addr_out[15]~reg0.CLK
clk => mux_out[0]~reg0.CLK
clk => mux_out[1]~reg0.CLK
clk => mux_out[2]~reg0.CLK
clk => mux_out[3]~reg0.CLK
clk => mux_out[4]~reg0.CLK
clk => rf_wren_out~reg0.CLK
clk => sel_mem_out~reg0.CLK
clk => branch_op_out~reg0.CLK
clk => sel_pc_out~reg0.CLK
clk => write_out~reg0.CLK
clk => read_out~reg0.CLK
clk => op_alu_out[0]~reg0.CLK
clk => op_alu_out[1]~reg0.CLK
clk => op_alu_out[2]~reg0.CLK
clk => op_alu_out[3]~reg0.CLK
clk => op_alu_out[4]~reg0.CLK
clk => op_alu_out[5]~reg0.CLK
clk => sel_b_out~reg0.CLK
clk => d_imm_out[0]~reg0.CLK
clk => d_imm_out[1]~reg0.CLK
clk => d_imm_out[2]~reg0.CLK
clk => d_imm_out[3]~reg0.CLK
clk => d_imm_out[4]~reg0.CLK
clk => d_imm_out[5]~reg0.CLK
clk => d_imm_out[6]~reg0.CLK
clk => d_imm_out[7]~reg0.CLK
clk => d_imm_out[8]~reg0.CLK
clk => d_imm_out[9]~reg0.CLK
clk => d_imm_out[10]~reg0.CLK
clk => d_imm_out[11]~reg0.CLK
clk => d_imm_out[12]~reg0.CLK
clk => d_imm_out[13]~reg0.CLK
clk => d_imm_out[14]~reg0.CLK
clk => d_imm_out[15]~reg0.CLK
clk => d_imm_out[16]~reg0.CLK
clk => d_imm_out[17]~reg0.CLK
clk => d_imm_out[18]~reg0.CLK
clk => d_imm_out[19]~reg0.CLK
clk => d_imm_out[20]~reg0.CLK
clk => d_imm_out[21]~reg0.CLK
clk => d_imm_out[22]~reg0.CLK
clk => d_imm_out[23]~reg0.CLK
clk => d_imm_out[24]~reg0.CLK
clk => d_imm_out[25]~reg0.CLK
clk => d_imm_out[26]~reg0.CLK
clk => d_imm_out[27]~reg0.CLK
clk => d_imm_out[28]~reg0.CLK
clk => d_imm_out[29]~reg0.CLK
clk => d_imm_out[30]~reg0.CLK
clk => d_imm_out[31]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_out[11]~reg0.CLK
clk => b_out[12]~reg0.CLK
clk => b_out[13]~reg0.CLK
clk => b_out[14]~reg0.CLK
clk => b_out[15]~reg0.CLK
clk => b_out[16]~reg0.CLK
clk => b_out[17]~reg0.CLK
clk => b_out[18]~reg0.CLK
clk => b_out[19]~reg0.CLK
clk => b_out[20]~reg0.CLK
clk => b_out[21]~reg0.CLK
clk => b_out[22]~reg0.CLK
clk => b_out[23]~reg0.CLK
clk => b_out[24]~reg0.CLK
clk => b_out[25]~reg0.CLK
clk => b_out[26]~reg0.CLK
clk => b_out[27]~reg0.CLK
clk => b_out[28]~reg0.CLK
clk => b_out[29]~reg0.CLK
clk => b_out[30]~reg0.CLK
clk => b_out[31]~reg0.CLK
clk => a_out[0]~reg0.CLK
clk => a_out[1]~reg0.CLK
clk => a_out[2]~reg0.CLK
clk => a_out[3]~reg0.CLK
clk => a_out[4]~reg0.CLK
clk => a_out[5]~reg0.CLK
clk => a_out[6]~reg0.CLK
clk => a_out[7]~reg0.CLK
clk => a_out[8]~reg0.CLK
clk => a_out[9]~reg0.CLK
clk => a_out[10]~reg0.CLK
clk => a_out[11]~reg0.CLK
clk => a_out[12]~reg0.CLK
clk => a_out[13]~reg0.CLK
clk => a_out[14]~reg0.CLK
clk => a_out[15]~reg0.CLK
clk => a_out[16]~reg0.CLK
clk => a_out[17]~reg0.CLK
clk => a_out[18]~reg0.CLK
clk => a_out[19]~reg0.CLK
clk => a_out[20]~reg0.CLK
clk => a_out[21]~reg0.CLK
clk => a_out[22]~reg0.CLK
clk => a_out[23]~reg0.CLK
clk => a_out[24]~reg0.CLK
clk => a_out[25]~reg0.CLK
clk => a_out[26]~reg0.CLK
clk => a_out[27]~reg0.CLK
clk => a_out[28]~reg0.CLK
clk => a_out[29]~reg0.CLK
clk => a_out[30]~reg0.CLK
clk => a_out[31]~reg0.CLK
reset_n => next_addr_out[0]~reg0.ACLR
reset_n => next_addr_out[1]~reg0.ACLR
reset_n => next_addr_out[2]~reg0.ACLR
reset_n => next_addr_out[3]~reg0.ACLR
reset_n => next_addr_out[4]~reg0.ACLR
reset_n => next_addr_out[5]~reg0.ACLR
reset_n => next_addr_out[6]~reg0.ACLR
reset_n => next_addr_out[7]~reg0.ACLR
reset_n => next_addr_out[8]~reg0.ACLR
reset_n => next_addr_out[9]~reg0.ACLR
reset_n => next_addr_out[10]~reg0.ACLR
reset_n => next_addr_out[11]~reg0.ACLR
reset_n => next_addr_out[12]~reg0.ACLR
reset_n => next_addr_out[13]~reg0.ACLR
reset_n => next_addr_out[14]~reg0.ACLR
reset_n => next_addr_out[15]~reg0.ACLR
reset_n => mux_out[0]~reg0.ACLR
reset_n => mux_out[1]~reg0.ACLR
reset_n => mux_out[2]~reg0.ACLR
reset_n => mux_out[3]~reg0.ACLR
reset_n => mux_out[4]~reg0.ACLR
reset_n => rf_wren_out~reg0.ACLR
reset_n => sel_mem_out~reg0.ACLR
reset_n => branch_op_out~reg0.ACLR
reset_n => sel_pc_out~reg0.ACLR
reset_n => write_out~reg0.ACLR
reset_n => read_out~reg0.ACLR
reset_n => op_alu_out[0]~reg0.ACLR
reset_n => op_alu_out[1]~reg0.ACLR
reset_n => op_alu_out[2]~reg0.ACLR
reset_n => op_alu_out[3]~reg0.ACLR
reset_n => op_alu_out[4]~reg0.ACLR
reset_n => op_alu_out[5]~reg0.ACLR
reset_n => sel_b_out~reg0.ACLR
reset_n => d_imm_out[0]~reg0.ACLR
reset_n => d_imm_out[1]~reg0.ACLR
reset_n => d_imm_out[2]~reg0.ACLR
reset_n => d_imm_out[3]~reg0.ACLR
reset_n => d_imm_out[4]~reg0.ACLR
reset_n => d_imm_out[5]~reg0.ACLR
reset_n => d_imm_out[6]~reg0.ACLR
reset_n => d_imm_out[7]~reg0.ACLR
reset_n => d_imm_out[8]~reg0.ACLR
reset_n => d_imm_out[9]~reg0.ACLR
reset_n => d_imm_out[10]~reg0.ACLR
reset_n => d_imm_out[11]~reg0.ACLR
reset_n => d_imm_out[12]~reg0.ACLR
reset_n => d_imm_out[13]~reg0.ACLR
reset_n => d_imm_out[14]~reg0.ACLR
reset_n => d_imm_out[15]~reg0.ACLR
reset_n => d_imm_out[16]~reg0.ACLR
reset_n => d_imm_out[17]~reg0.ACLR
reset_n => d_imm_out[18]~reg0.ACLR
reset_n => d_imm_out[19]~reg0.ACLR
reset_n => d_imm_out[20]~reg0.ACLR
reset_n => d_imm_out[21]~reg0.ACLR
reset_n => d_imm_out[22]~reg0.ACLR
reset_n => d_imm_out[23]~reg0.ACLR
reset_n => d_imm_out[24]~reg0.ACLR
reset_n => d_imm_out[25]~reg0.ACLR
reset_n => d_imm_out[26]~reg0.ACLR
reset_n => d_imm_out[27]~reg0.ACLR
reset_n => d_imm_out[28]~reg0.ACLR
reset_n => d_imm_out[29]~reg0.ACLR
reset_n => d_imm_out[30]~reg0.ACLR
reset_n => d_imm_out[31]~reg0.ACLR
reset_n => b_out[0]~reg0.ACLR
reset_n => b_out[1]~reg0.ACLR
reset_n => b_out[2]~reg0.ACLR
reset_n => b_out[3]~reg0.ACLR
reset_n => b_out[4]~reg0.ACLR
reset_n => b_out[5]~reg0.ACLR
reset_n => b_out[6]~reg0.ACLR
reset_n => b_out[7]~reg0.ACLR
reset_n => b_out[8]~reg0.ACLR
reset_n => b_out[9]~reg0.ACLR
reset_n => b_out[10]~reg0.ACLR
reset_n => b_out[11]~reg0.ACLR
reset_n => b_out[12]~reg0.ACLR
reset_n => b_out[13]~reg0.ACLR
reset_n => b_out[14]~reg0.ACLR
reset_n => b_out[15]~reg0.ACLR
reset_n => b_out[16]~reg0.ACLR
reset_n => b_out[17]~reg0.ACLR
reset_n => b_out[18]~reg0.ACLR
reset_n => b_out[19]~reg0.ACLR
reset_n => b_out[20]~reg0.ACLR
reset_n => b_out[21]~reg0.ACLR
reset_n => b_out[22]~reg0.ACLR
reset_n => b_out[23]~reg0.ACLR
reset_n => b_out[24]~reg0.ACLR
reset_n => b_out[25]~reg0.ACLR
reset_n => b_out[26]~reg0.ACLR
reset_n => b_out[27]~reg0.ACLR
reset_n => b_out[28]~reg0.ACLR
reset_n => b_out[29]~reg0.ACLR
reset_n => b_out[30]~reg0.ACLR
reset_n => b_out[31]~reg0.ACLR
reset_n => a_out[0]~reg0.ACLR
reset_n => a_out[1]~reg0.ACLR
reset_n => a_out[2]~reg0.ACLR
reset_n => a_out[3]~reg0.ACLR
reset_n => a_out[4]~reg0.ACLR
reset_n => a_out[5]~reg0.ACLR
reset_n => a_out[6]~reg0.ACLR
reset_n => a_out[7]~reg0.ACLR
reset_n => a_out[8]~reg0.ACLR
reset_n => a_out[9]~reg0.ACLR
reset_n => a_out[10]~reg0.ACLR
reset_n => a_out[11]~reg0.ACLR
reset_n => a_out[12]~reg0.ACLR
reset_n => a_out[13]~reg0.ACLR
reset_n => a_out[14]~reg0.ACLR
reset_n => a_out[15]~reg0.ACLR
reset_n => a_out[16]~reg0.ACLR
reset_n => a_out[17]~reg0.ACLR
reset_n => a_out[18]~reg0.ACLR
reset_n => a_out[19]~reg0.ACLR
reset_n => a_out[20]~reg0.ACLR
reset_n => a_out[21]~reg0.ACLR
reset_n => a_out[22]~reg0.ACLR
reset_n => a_out[23]~reg0.ACLR
reset_n => a_out[24]~reg0.ACLR
reset_n => a_out[25]~reg0.ACLR
reset_n => a_out[26]~reg0.ACLR
reset_n => a_out[27]~reg0.ACLR
reset_n => a_out[28]~reg0.ACLR
reset_n => a_out[29]~reg0.ACLR
reset_n => a_out[30]~reg0.ACLR
reset_n => a_out[31]~reg0.ACLR
a_in[0] => a_out[0]~reg0.DATAIN
a_in[1] => a_out[1]~reg0.DATAIN
a_in[2] => a_out[2]~reg0.DATAIN
a_in[3] => a_out[3]~reg0.DATAIN
a_in[4] => a_out[4]~reg0.DATAIN
a_in[5] => a_out[5]~reg0.DATAIN
a_in[6] => a_out[6]~reg0.DATAIN
a_in[7] => a_out[7]~reg0.DATAIN
a_in[8] => a_out[8]~reg0.DATAIN
a_in[9] => a_out[9]~reg0.DATAIN
a_in[10] => a_out[10]~reg0.DATAIN
a_in[11] => a_out[11]~reg0.DATAIN
a_in[12] => a_out[12]~reg0.DATAIN
a_in[13] => a_out[13]~reg0.DATAIN
a_in[14] => a_out[14]~reg0.DATAIN
a_in[15] => a_out[15]~reg0.DATAIN
a_in[16] => a_out[16]~reg0.DATAIN
a_in[17] => a_out[17]~reg0.DATAIN
a_in[18] => a_out[18]~reg0.DATAIN
a_in[19] => a_out[19]~reg0.DATAIN
a_in[20] => a_out[20]~reg0.DATAIN
a_in[21] => a_out[21]~reg0.DATAIN
a_in[22] => a_out[22]~reg0.DATAIN
a_in[23] => a_out[23]~reg0.DATAIN
a_in[24] => a_out[24]~reg0.DATAIN
a_in[25] => a_out[25]~reg0.DATAIN
a_in[26] => a_out[26]~reg0.DATAIN
a_in[27] => a_out[27]~reg0.DATAIN
a_in[28] => a_out[28]~reg0.DATAIN
a_in[29] => a_out[29]~reg0.DATAIN
a_in[30] => a_out[30]~reg0.DATAIN
a_in[31] => a_out[31]~reg0.DATAIN
b_in[0] => b_out[0]~reg0.DATAIN
b_in[1] => b_out[1]~reg0.DATAIN
b_in[2] => b_out[2]~reg0.DATAIN
b_in[3] => b_out[3]~reg0.DATAIN
b_in[4] => b_out[4]~reg0.DATAIN
b_in[5] => b_out[5]~reg0.DATAIN
b_in[6] => b_out[6]~reg0.DATAIN
b_in[7] => b_out[7]~reg0.DATAIN
b_in[8] => b_out[8]~reg0.DATAIN
b_in[9] => b_out[9]~reg0.DATAIN
b_in[10] => b_out[10]~reg0.DATAIN
b_in[11] => b_out[11]~reg0.DATAIN
b_in[12] => b_out[12]~reg0.DATAIN
b_in[13] => b_out[13]~reg0.DATAIN
b_in[14] => b_out[14]~reg0.DATAIN
b_in[15] => b_out[15]~reg0.DATAIN
b_in[16] => b_out[16]~reg0.DATAIN
b_in[17] => b_out[17]~reg0.DATAIN
b_in[18] => b_out[18]~reg0.DATAIN
b_in[19] => b_out[19]~reg0.DATAIN
b_in[20] => b_out[20]~reg0.DATAIN
b_in[21] => b_out[21]~reg0.DATAIN
b_in[22] => b_out[22]~reg0.DATAIN
b_in[23] => b_out[23]~reg0.DATAIN
b_in[24] => b_out[24]~reg0.DATAIN
b_in[25] => b_out[25]~reg0.DATAIN
b_in[26] => b_out[26]~reg0.DATAIN
b_in[27] => b_out[27]~reg0.DATAIN
b_in[28] => b_out[28]~reg0.DATAIN
b_in[29] => b_out[29]~reg0.DATAIN
b_in[30] => b_out[30]~reg0.DATAIN
b_in[31] => b_out[31]~reg0.DATAIN
d_imm_in[0] => d_imm_out[0]~reg0.DATAIN
d_imm_in[1] => d_imm_out[1]~reg0.DATAIN
d_imm_in[2] => d_imm_out[2]~reg0.DATAIN
d_imm_in[3] => d_imm_out[3]~reg0.DATAIN
d_imm_in[4] => d_imm_out[4]~reg0.DATAIN
d_imm_in[5] => d_imm_out[5]~reg0.DATAIN
d_imm_in[6] => d_imm_out[6]~reg0.DATAIN
d_imm_in[7] => d_imm_out[7]~reg0.DATAIN
d_imm_in[8] => d_imm_out[8]~reg0.DATAIN
d_imm_in[9] => d_imm_out[9]~reg0.DATAIN
d_imm_in[10] => d_imm_out[10]~reg0.DATAIN
d_imm_in[11] => d_imm_out[11]~reg0.DATAIN
d_imm_in[12] => d_imm_out[12]~reg0.DATAIN
d_imm_in[13] => d_imm_out[13]~reg0.DATAIN
d_imm_in[14] => d_imm_out[14]~reg0.DATAIN
d_imm_in[15] => d_imm_out[15]~reg0.DATAIN
d_imm_in[16] => d_imm_out[16]~reg0.DATAIN
d_imm_in[17] => d_imm_out[17]~reg0.DATAIN
d_imm_in[18] => d_imm_out[18]~reg0.DATAIN
d_imm_in[19] => d_imm_out[19]~reg0.DATAIN
d_imm_in[20] => d_imm_out[20]~reg0.DATAIN
d_imm_in[21] => d_imm_out[21]~reg0.DATAIN
d_imm_in[22] => d_imm_out[22]~reg0.DATAIN
d_imm_in[23] => d_imm_out[23]~reg0.DATAIN
d_imm_in[24] => d_imm_out[24]~reg0.DATAIN
d_imm_in[25] => d_imm_out[25]~reg0.DATAIN
d_imm_in[26] => d_imm_out[26]~reg0.DATAIN
d_imm_in[27] => d_imm_out[27]~reg0.DATAIN
d_imm_in[28] => d_imm_out[28]~reg0.DATAIN
d_imm_in[29] => d_imm_out[29]~reg0.DATAIN
d_imm_in[30] => d_imm_out[30]~reg0.DATAIN
d_imm_in[31] => d_imm_out[31]~reg0.DATAIN
sel_b_in => sel_b_out~reg0.DATAIN
op_alu_in[0] => op_alu_out[0]~reg0.DATAIN
op_alu_in[1] => op_alu_out[1]~reg0.DATAIN
op_alu_in[2] => op_alu_out[2]~reg0.DATAIN
op_alu_in[3] => op_alu_out[3]~reg0.DATAIN
op_alu_in[4] => op_alu_out[4]~reg0.DATAIN
op_alu_in[5] => op_alu_out[5]~reg0.DATAIN
read_in => read_out~reg0.DATAIN
write_in => write_out~reg0.DATAIN
sel_pc_in => sel_pc_out~reg0.DATAIN
branch_op_in => branch_op_out~reg0.DATAIN
sel_mem_in => sel_mem_out~reg0.DATAIN
rf_wren_in => rf_wren_out~reg0.DATAIN
mux_in[0] => mux_out[0]~reg0.DATAIN
mux_in[1] => mux_out[1]~reg0.DATAIN
mux_in[2] => mux_out[2]~reg0.DATAIN
mux_in[3] => mux_out[3]~reg0.DATAIN
mux_in[4] => mux_out[4]~reg0.DATAIN
next_addr_in[0] => next_addr_out[0]~reg0.DATAIN
next_addr_in[1] => next_addr_out[1]~reg0.DATAIN
next_addr_in[2] => next_addr_out[2]~reg0.DATAIN
next_addr_in[3] => next_addr_out[3]~reg0.DATAIN
next_addr_in[4] => next_addr_out[4]~reg0.DATAIN
next_addr_in[5] => next_addr_out[5]~reg0.DATAIN
next_addr_in[6] => next_addr_out[6]~reg0.DATAIN
next_addr_in[7] => next_addr_out[7]~reg0.DATAIN
next_addr_in[8] => next_addr_out[8]~reg0.DATAIN
next_addr_in[9] => next_addr_out[9]~reg0.DATAIN
next_addr_in[10] => next_addr_out[10]~reg0.DATAIN
next_addr_in[11] => next_addr_out[11]~reg0.DATAIN
next_addr_in[12] => next_addr_out[12]~reg0.DATAIN
next_addr_in[13] => next_addr_out[13]~reg0.DATAIN
next_addr_in[14] => next_addr_out[14]~reg0.DATAIN
next_addr_in[15] => next_addr_out[15]~reg0.DATAIN
a_out[0] <= a_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[1] <= a_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[2] <= a_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[3] <= a_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[4] <= a_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[5] <= a_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[6] <= a_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[7] <= a_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[8] <= a_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[9] <= a_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[10] <= a_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[11] <= a_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[12] <= a_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[13] <= a_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[14] <= a_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[15] <= a_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[16] <= a_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[17] <= a_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[18] <= a_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[19] <= a_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[20] <= a_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[21] <= a_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[22] <= a_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[23] <= a_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[24] <= a_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[25] <= a_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[26] <= a_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[27] <= a_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[28] <= a_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[29] <= a_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[30] <= a_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_out[31] <= a_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[11] <= b_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[12] <= b_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[13] <= b_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[14] <= b_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[15] <= b_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[16] <= b_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[17] <= b_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[18] <= b_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[19] <= b_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[20] <= b_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[21] <= b_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[22] <= b_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[23] <= b_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[24] <= b_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[25] <= b_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[26] <= b_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[27] <= b_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[28] <= b_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[29] <= b_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[30] <= b_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[31] <= b_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[0] <= d_imm_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[1] <= d_imm_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[2] <= d_imm_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[3] <= d_imm_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[4] <= d_imm_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[5] <= d_imm_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[6] <= d_imm_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[7] <= d_imm_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[8] <= d_imm_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[9] <= d_imm_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[10] <= d_imm_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[11] <= d_imm_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[12] <= d_imm_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[13] <= d_imm_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[14] <= d_imm_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[15] <= d_imm_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[16] <= d_imm_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[17] <= d_imm_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[18] <= d_imm_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[19] <= d_imm_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[20] <= d_imm_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[21] <= d_imm_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[22] <= d_imm_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[23] <= d_imm_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[24] <= d_imm_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[25] <= d_imm_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[26] <= d_imm_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[27] <= d_imm_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[28] <= d_imm_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[29] <= d_imm_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[30] <= d_imm_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_imm_out[31] <= d_imm_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_b_out <= sel_b_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_alu_out[0] <= op_alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_alu_out[1] <= op_alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_alu_out[2] <= op_alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_alu_out[3] <= op_alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_alu_out[4] <= op_alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_alu_out[5] <= op_alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out <= read_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_out <= write_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_pc_out <= sel_pc_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_op_out <= branch_op_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_mem_out <= sel_mem_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_wren_out <= rf_wren_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[0] <= mux_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[0] <= next_addr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[1] <= next_addr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[2] <= next_addr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[3] <= next_addr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[4] <= next_addr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[5] <= next_addr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[6] <= next_addr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[7] <= next_addr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[8] <= next_addr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[9] <= next_addr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[10] <= next_addr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[11] <= next_addr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[12] <= next_addr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[13] <= next_addr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[14] <= next_addr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[15] <= next_addr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|GECKO|CPU:inst|controller:inst7
op[0] => Mux6.IN69
op[0] => Mux7.IN69
op[0] => Mux8.IN69
op[0] => Mux9.IN69
op[0] => Mux10.IN69
op[0] => Mux11.IN69
op[0] => Mux15.IN69
op[0] => Mux16.IN69
op[0] => Mux17.IN69
op[0] => Mux18.IN69
op[0] => Mux19.IN69
op[0] => Mux20.IN69
op[0] => Mux21.IN69
op[0] => Mux22.IN69
op[0] => Mux23.IN69
op[0] => Mux24.IN69
op[1] => Mux6.IN68
op[1] => Mux7.IN68
op[1] => Mux8.IN68
op[1] => Mux9.IN68
op[1] => Mux10.IN68
op[1] => Mux11.IN68
op[1] => Mux15.IN68
op[1] => Mux16.IN68
op[1] => Mux17.IN68
op[1] => Mux18.IN68
op[1] => Mux19.IN68
op[1] => Mux20.IN68
op[1] => Mux21.IN68
op[1] => Mux22.IN68
op[1] => Mux23.IN68
op[1] => Mux24.IN68
op[2] => Mux6.IN67
op[2] => Mux7.IN67
op[2] => Mux8.IN67
op[2] => Mux9.IN67
op[2] => Mux10.IN67
op[2] => Mux11.IN67
op[2] => Mux15.IN67
op[2] => Mux16.IN67
op[2] => Mux17.IN67
op[2] => Mux18.IN67
op[2] => Mux19.IN67
op[2] => Mux20.IN67
op[2] => Mux21.IN67
op[2] => Mux22.IN67
op[2] => Mux23.IN67
op[2] => Mux24.IN67
op[3] => Mux6.IN66
op[3] => Mux7.IN66
op[3] => Mux8.IN66
op[3] => Mux9.IN66
op[3] => Mux10.IN66
op[3] => Mux11.IN66
op[3] => Mux15.IN66
op[3] => Mux16.IN66
op[3] => Mux17.IN66
op[3] => Mux18.IN66
op[3] => Mux19.IN66
op[3] => Mux20.IN66
op[3] => Mux21.IN66
op[3] => Mux22.IN66
op[3] => Mux23.IN66
op[3] => Mux24.IN66
op[4] => Mux6.IN65
op[4] => Mux7.IN65
op[4] => Mux8.IN65
op[4] => Mux9.IN65
op[4] => Mux10.IN65
op[4] => Mux11.IN65
op[4] => Mux15.IN65
op[4] => Mux16.IN65
op[4] => Mux17.IN65
op[4] => Mux18.IN65
op[4] => Mux19.IN65
op[4] => Mux20.IN65
op[4] => Mux21.IN65
op[4] => Mux22.IN65
op[4] => Mux23.IN65
op[4] => Mux24.IN65
op[5] => Mux6.IN64
op[5] => Mux7.IN64
op[5] => Mux8.IN64
op[5] => Mux9.IN64
op[5] => Mux10.IN64
op[5] => Mux11.IN64
op[5] => Mux15.IN64
op[5] => Mux16.IN64
op[5] => Mux17.IN64
op[5] => Mux18.IN64
op[5] => Mux19.IN64
op[5] => Mux20.IN64
op[5] => Mux21.IN64
op[5] => Mux22.IN64
op[5] => Mux23.IN64
op[5] => Mux24.IN64
opx[0] => Mux0.IN69
opx[0] => Mux1.IN69
opx[0] => Mux2.IN69
opx[0] => Mux3.IN69
opx[0] => Mux4.IN69
opx[0] => Mux5.IN69
opx[0] => Mux12.IN36
opx[0] => Mux13.IN36
opx[0] => Mux14.IN69
opx[1] => Mux0.IN68
opx[1] => Mux1.IN68
opx[1] => Mux2.IN68
opx[1] => Mux3.IN68
opx[1] => Mux4.IN68
opx[1] => Mux5.IN68
opx[1] => Mux12.IN35
opx[1] => Mux13.IN35
opx[1] => Mux14.IN68
opx[2] => Mux0.IN67
opx[2] => Mux1.IN67
opx[2] => Mux2.IN67
opx[2] => Mux3.IN67
opx[2] => Mux4.IN67
opx[2] => Mux5.IN67
opx[2] => Mux12.IN34
opx[2] => Mux13.IN34
opx[2] => Mux14.IN67
opx[3] => Mux0.IN66
opx[3] => Mux1.IN66
opx[3] => Mux2.IN66
opx[3] => Mux3.IN66
opx[3] => Mux4.IN66
opx[3] => Mux5.IN66
opx[3] => Mux14.IN66
opx[4] => Mux0.IN65
opx[4] => Mux1.IN65
opx[4] => Mux2.IN65
opx[4] => Mux3.IN65
opx[4] => Mux4.IN65
opx[4] => Mux5.IN65
opx[4] => Mux12.IN33
opx[4] => Mux13.IN33
opx[4] => Mux14.IN65
opx[5] => Mux0.IN64
opx[5] => Mux1.IN64
opx[5] => Mux2.IN64
opx[5] => Mux3.IN64
opx[5] => Mux4.IN64
opx[5] => Mux5.IN64
opx[5] => Mux12.IN32
opx[5] => Mux13.IN32
opx[5] => Mux14.IN64
imm_signed <= imm_signed$latch.DB_MAX_OUTPUT_PORT_TYPE
sel_b <= sel_b$latch.DB_MAX_OUTPUT_PORT_TYPE
op_alu[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
op_alu[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
op_alu[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
op_alu[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
op_alu[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
op_alu[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read <= read$latch.DB_MAX_OUTPUT_PORT_TYPE
write <= write$latch.DB_MAX_OUTPUT_PORT_TYPE
sel_pc <= sel_pc$latch.DB_MAX_OUTPUT_PORT_TYPE
branch_op <= branch_op$latch.DB_MAX_OUTPUT_PORT_TYPE
sel_mem <= sel_mem$latch.DB_MAX_OUTPUT_PORT_TYPE
rf_wren <= rf_wren$latch.DB_MAX_OUTPUT_PORT_TYPE
pc_sel_imm <= pc_sel_imm$latch.DB_MAX_OUTPUT_PORT_TYPE
pc_sel_a <= pc_sel_a$latch.DB_MAX_OUTPUT_PORT_TYPE
sel_ra <= sel_ra$latch.DB_MAX_OUTPUT_PORT_TYPE
rf_retaddr[0] <= <VCC>
rf_retaddr[1] <= <VCC>
rf_retaddr[2] <= <VCC>
rf_retaddr[3] <= <VCC>
rf_retaddr[4] <= <VCC>
sel_rC <= sel_rC$latch.DB_MAX_OUTPUT_PORT_TYPE


|GECKO|CPU:inst|pipeline_reg_FD:inst3
clk => next_addr_out[0]~reg0.CLK
clk => next_addr_out[1]~reg0.CLK
clk => next_addr_out[2]~reg0.CLK
clk => next_addr_out[3]~reg0.CLK
clk => next_addr_out[4]~reg0.CLK
clk => next_addr_out[5]~reg0.CLK
clk => next_addr_out[6]~reg0.CLK
clk => next_addr_out[7]~reg0.CLK
clk => next_addr_out[8]~reg0.CLK
clk => next_addr_out[9]~reg0.CLK
clk => next_addr_out[10]~reg0.CLK
clk => next_addr_out[11]~reg0.CLK
clk => next_addr_out[12]~reg0.CLK
clk => next_addr_out[13]~reg0.CLK
clk => next_addr_out[14]~reg0.CLK
clk => next_addr_out[15]~reg0.CLK
clk => I_rddata_out[0]~reg0.CLK
clk => I_rddata_out[1]~reg0.CLK
clk => I_rddata_out[2]~reg0.CLK
clk => I_rddata_out[3]~reg0.CLK
clk => I_rddata_out[4]~reg0.CLK
clk => I_rddata_out[5]~reg0.CLK
clk => I_rddata_out[6]~reg0.CLK
clk => I_rddata_out[7]~reg0.CLK
clk => I_rddata_out[8]~reg0.CLK
clk => I_rddata_out[9]~reg0.CLK
clk => I_rddata_out[10]~reg0.CLK
clk => I_rddata_out[11]~reg0.CLK
clk => I_rddata_out[12]~reg0.CLK
clk => I_rddata_out[13]~reg0.CLK
clk => I_rddata_out[14]~reg0.CLK
clk => I_rddata_out[15]~reg0.CLK
clk => I_rddata_out[16]~reg0.CLK
clk => I_rddata_out[17]~reg0.CLK
clk => I_rddata_out[18]~reg0.CLK
clk => I_rddata_out[19]~reg0.CLK
clk => I_rddata_out[20]~reg0.CLK
clk => I_rddata_out[21]~reg0.CLK
clk => I_rddata_out[22]~reg0.CLK
clk => I_rddata_out[23]~reg0.CLK
clk => I_rddata_out[24]~reg0.CLK
clk => I_rddata_out[25]~reg0.CLK
clk => I_rddata_out[26]~reg0.CLK
clk => I_rddata_out[27]~reg0.CLK
clk => I_rddata_out[28]~reg0.CLK
clk => I_rddata_out[29]~reg0.CLK
clk => I_rddata_out[30]~reg0.CLK
clk => I_rddata_out[31]~reg0.CLK
reset_n => next_addr_out[0]~reg0.ACLR
reset_n => next_addr_out[1]~reg0.ACLR
reset_n => next_addr_out[2]~reg0.ACLR
reset_n => next_addr_out[3]~reg0.ACLR
reset_n => next_addr_out[4]~reg0.ACLR
reset_n => next_addr_out[5]~reg0.ACLR
reset_n => next_addr_out[6]~reg0.ACLR
reset_n => next_addr_out[7]~reg0.ACLR
reset_n => next_addr_out[8]~reg0.ACLR
reset_n => next_addr_out[9]~reg0.ACLR
reset_n => next_addr_out[10]~reg0.ACLR
reset_n => next_addr_out[11]~reg0.ACLR
reset_n => next_addr_out[12]~reg0.ACLR
reset_n => next_addr_out[13]~reg0.ACLR
reset_n => next_addr_out[14]~reg0.ACLR
reset_n => next_addr_out[15]~reg0.ACLR
reset_n => I_rddata_out[0]~reg0.ACLR
reset_n => I_rddata_out[1]~reg0.ACLR
reset_n => I_rddata_out[2]~reg0.ACLR
reset_n => I_rddata_out[3]~reg0.ACLR
reset_n => I_rddata_out[4]~reg0.ACLR
reset_n => I_rddata_out[5]~reg0.ACLR
reset_n => I_rddata_out[6]~reg0.ACLR
reset_n => I_rddata_out[7]~reg0.ACLR
reset_n => I_rddata_out[8]~reg0.ACLR
reset_n => I_rddata_out[9]~reg0.ACLR
reset_n => I_rddata_out[10]~reg0.ACLR
reset_n => I_rddata_out[11]~reg0.ACLR
reset_n => I_rddata_out[12]~reg0.ACLR
reset_n => I_rddata_out[13]~reg0.ACLR
reset_n => I_rddata_out[14]~reg0.ACLR
reset_n => I_rddata_out[15]~reg0.ACLR
reset_n => I_rddata_out[16]~reg0.ACLR
reset_n => I_rddata_out[17]~reg0.ACLR
reset_n => I_rddata_out[18]~reg0.ACLR
reset_n => I_rddata_out[19]~reg0.ACLR
reset_n => I_rddata_out[20]~reg0.ACLR
reset_n => I_rddata_out[21]~reg0.ACLR
reset_n => I_rddata_out[22]~reg0.ACLR
reset_n => I_rddata_out[23]~reg0.ACLR
reset_n => I_rddata_out[24]~reg0.ACLR
reset_n => I_rddata_out[25]~reg0.ACLR
reset_n => I_rddata_out[26]~reg0.ACLR
reset_n => I_rddata_out[27]~reg0.ACLR
reset_n => I_rddata_out[28]~reg0.ACLR
reset_n => I_rddata_out[29]~reg0.ACLR
reset_n => I_rddata_out[30]~reg0.ACLR
reset_n => I_rddata_out[31]~reg0.ACLR
I_rddata_in[0] => I_rddata_out[0]~reg0.DATAIN
I_rddata_in[1] => I_rddata_out[1]~reg0.DATAIN
I_rddata_in[2] => I_rddata_out[2]~reg0.DATAIN
I_rddata_in[3] => I_rddata_out[3]~reg0.DATAIN
I_rddata_in[4] => I_rddata_out[4]~reg0.DATAIN
I_rddata_in[5] => I_rddata_out[5]~reg0.DATAIN
I_rddata_in[6] => I_rddata_out[6]~reg0.DATAIN
I_rddata_in[7] => I_rddata_out[7]~reg0.DATAIN
I_rddata_in[8] => I_rddata_out[8]~reg0.DATAIN
I_rddata_in[9] => I_rddata_out[9]~reg0.DATAIN
I_rddata_in[10] => I_rddata_out[10]~reg0.DATAIN
I_rddata_in[11] => I_rddata_out[11]~reg0.DATAIN
I_rddata_in[12] => I_rddata_out[12]~reg0.DATAIN
I_rddata_in[13] => I_rddata_out[13]~reg0.DATAIN
I_rddata_in[14] => I_rddata_out[14]~reg0.DATAIN
I_rddata_in[15] => I_rddata_out[15]~reg0.DATAIN
I_rddata_in[16] => I_rddata_out[16]~reg0.DATAIN
I_rddata_in[17] => I_rddata_out[17]~reg0.DATAIN
I_rddata_in[18] => I_rddata_out[18]~reg0.DATAIN
I_rddata_in[19] => I_rddata_out[19]~reg0.DATAIN
I_rddata_in[20] => I_rddata_out[20]~reg0.DATAIN
I_rddata_in[21] => I_rddata_out[21]~reg0.DATAIN
I_rddata_in[22] => I_rddata_out[22]~reg0.DATAIN
I_rddata_in[23] => I_rddata_out[23]~reg0.DATAIN
I_rddata_in[24] => I_rddata_out[24]~reg0.DATAIN
I_rddata_in[25] => I_rddata_out[25]~reg0.DATAIN
I_rddata_in[26] => I_rddata_out[26]~reg0.DATAIN
I_rddata_in[27] => I_rddata_out[27]~reg0.DATAIN
I_rddata_in[28] => I_rddata_out[28]~reg0.DATAIN
I_rddata_in[29] => I_rddata_out[29]~reg0.DATAIN
I_rddata_in[30] => I_rddata_out[30]~reg0.DATAIN
I_rddata_in[31] => I_rddata_out[31]~reg0.DATAIN
next_addr_in[0] => next_addr_out[0]~reg0.DATAIN
next_addr_in[1] => next_addr_out[1]~reg0.DATAIN
next_addr_in[2] => next_addr_out[2]~reg0.DATAIN
next_addr_in[3] => next_addr_out[3]~reg0.DATAIN
next_addr_in[4] => next_addr_out[4]~reg0.DATAIN
next_addr_in[5] => next_addr_out[5]~reg0.DATAIN
next_addr_in[6] => next_addr_out[6]~reg0.DATAIN
next_addr_in[7] => next_addr_out[7]~reg0.DATAIN
next_addr_in[8] => next_addr_out[8]~reg0.DATAIN
next_addr_in[9] => next_addr_out[9]~reg0.DATAIN
next_addr_in[10] => next_addr_out[10]~reg0.DATAIN
next_addr_in[11] => next_addr_out[11]~reg0.DATAIN
next_addr_in[12] => next_addr_out[12]~reg0.DATAIN
next_addr_in[13] => next_addr_out[13]~reg0.DATAIN
next_addr_in[14] => next_addr_out[14]~reg0.DATAIN
next_addr_in[15] => next_addr_out[15]~reg0.DATAIN
I_rddata_out[0] <= I_rddata_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[1] <= I_rddata_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[2] <= I_rddata_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[3] <= I_rddata_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[4] <= I_rddata_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[5] <= I_rddata_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[6] <= I_rddata_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[7] <= I_rddata_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[8] <= I_rddata_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[9] <= I_rddata_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[10] <= I_rddata_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[11] <= I_rddata_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[12] <= I_rddata_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[13] <= I_rddata_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[14] <= I_rddata_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[15] <= I_rddata_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[16] <= I_rddata_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[17] <= I_rddata_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[18] <= I_rddata_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[19] <= I_rddata_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[20] <= I_rddata_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[21] <= I_rddata_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[22] <= I_rddata_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[23] <= I_rddata_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[24] <= I_rddata_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[25] <= I_rddata_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[26] <= I_rddata_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[27] <= I_rddata_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[28] <= I_rddata_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[29] <= I_rddata_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[30] <= I_rddata_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_rddata_out[31] <= I_rddata_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[0] <= next_addr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[1] <= next_addr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[2] <= next_addr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[3] <= next_addr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[4] <= next_addr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[5] <= next_addr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[6] <= next_addr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[7] <= next_addr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[8] <= next_addr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[9] <= next_addr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[10] <= next_addr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[11] <= next_addr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[12] <= next_addr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[13] <= next_addr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[14] <= next_addr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_addr_out[15] <= next_addr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|GECKO|CPU:inst|PC:inst6
clk => s_next_addr[0].CLK
clk => s_next_addr[1].CLK
clk => s_next_addr[2].CLK
clk => s_next_addr[3].CLK
clk => s_next_addr[4].CLK
clk => s_next_addr[5].CLK
clk => s_next_addr[6].CLK
clk => s_next_addr[7].CLK
clk => s_next_addr[8].CLK
clk => s_next_addr[9].CLK
clk => s_next_addr[10].CLK
clk => s_next_addr[11].CLK
clk => s_next_addr[12].CLK
clk => s_next_addr[13].CLK
clk => s_next_addr[14].CLK
clk => s_next_addr[15].CLK
reset_n => s_next_addr[0].ACLR
reset_n => s_next_addr[1].ACLR
reset_n => s_next_addr[2].ACLR
reset_n => s_next_addr[3].ACLR
reset_n => s_next_addr[4].ACLR
reset_n => s_next_addr[5].ACLR
reset_n => s_next_addr[6].ACLR
reset_n => s_next_addr[7].ACLR
reset_n => s_next_addr[8].ACLR
reset_n => s_next_addr[9].ACLR
reset_n => s_next_addr[10].ACLR
reset_n => s_next_addr[11].ACLR
reset_n => s_next_addr[12].ACLR
reset_n => s_next_addr[13].ACLR
reset_n => s_next_addr[14].ACLR
reset_n => s_next_addr[15].ACLR
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_a => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
sel_imm => s_addr.OUTPUTSELECT
branch => s_addr_00[15].OUTPUTSELECT
branch => s_addr_00[14].OUTPUTSELECT
branch => s_addr_00[13].OUTPUTSELECT
branch => s_addr_00[12].OUTPUTSELECT
branch => s_addr_00[11].OUTPUTSELECT
branch => s_addr_00[10].OUTPUTSELECT
branch => s_addr_00[9].OUTPUTSELECT
branch => s_addr_00[8].OUTPUTSELECT
branch => s_addr_00[7].OUTPUTSELECT
branch => s_addr_00[6].OUTPUTSELECT
branch => s_addr_00[5].OUTPUTSELECT
branch => s_addr_00[4].OUTPUTSELECT
branch => s_addr_00[3].OUTPUTSELECT
branch => s_addr_00[2].OUTPUTSELECT
branch => s_addr_00[1].OUTPUTSELECT
branch => s_addr_00[0].OUTPUTSELECT
a[0] => s_addr.DATAA
a[1] => s_addr.DATAA
a[2] => Add3.IN28
a[3] => Add3.IN27
a[4] => Add3.IN26
a[5] => Add3.IN25
a[6] => Add3.IN24
a[7] => Add3.IN23
a[8] => Add3.IN22
a[9] => Add3.IN21
a[10] => Add3.IN20
a[11] => Add3.IN19
a[12] => Add3.IN18
a[13] => Add3.IN17
a[14] => Add3.IN16
a[15] => Add3.IN15
d_imm[0] => s_addr.DATAA
d_imm[1] => s_addr.DATAA
d_imm[2] => s_addr.DATAA
d_imm[3] => s_addr.DATAA
d_imm[4] => s_addr.DATAA
d_imm[5] => s_addr.DATAA
d_imm[6] => s_addr.DATAA
d_imm[7] => s_addr.DATAA
d_imm[8] => s_addr.DATAA
d_imm[9] => s_addr.DATAA
d_imm[10] => s_addr.DATAA
d_imm[11] => s_addr.DATAA
d_imm[12] => s_addr.DATAA
d_imm[13] => s_addr.DATAA
d_imm[14] => ~NO_FANOUT~
d_imm[15] => ~NO_FANOUT~
e_imm[0] => Add1.IN16
e_imm[1] => Add1.IN15
e_imm[2] => Add0.IN28
e_imm[3] => Add0.IN27
e_imm[4] => Add0.IN26
e_imm[5] => Add0.IN25
e_imm[6] => Add0.IN24
e_imm[7] => Add0.IN23
e_imm[8] => Add0.IN22
e_imm[9] => Add0.IN21
e_imm[10] => Add0.IN20
e_imm[11] => Add0.IN19
e_imm[12] => Add0.IN18
e_imm[13] => Add0.IN17
e_imm[14] => Add0.IN16
e_imm[15] => Add0.IN15
pc_addr[0] => Add1.IN32
pc_addr[1] => Add1.IN31
pc_addr[2] => Add1.IN30
pc_addr[3] => Add1.IN29
pc_addr[4] => Add1.IN28
pc_addr[5] => Add1.IN27
pc_addr[6] => Add1.IN26
pc_addr[7] => Add1.IN25
pc_addr[8] => Add1.IN24
pc_addr[9] => Add1.IN23
pc_addr[10] => Add1.IN22
pc_addr[11] => Add1.IN21
pc_addr[12] => Add1.IN20
pc_addr[13] => Add1.IN19
pc_addr[14] => Add1.IN18
pc_addr[15] => Add1.IN17
addr[0] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= s_addr.DB_MAX_OUTPUT_PORT_TYPE
next_addr[0] <= s_next_addr[0].DB_MAX_OUTPUT_PORT_TYPE
next_addr[1] <= s_next_addr[1].DB_MAX_OUTPUT_PORT_TYPE
next_addr[2] <= s_next_addr[2].DB_MAX_OUTPUT_PORT_TYPE
next_addr[3] <= s_next_addr[3].DB_MAX_OUTPUT_PORT_TYPE
next_addr[4] <= s_next_addr[4].DB_MAX_OUTPUT_PORT_TYPE
next_addr[5] <= s_next_addr[5].DB_MAX_OUTPUT_PORT_TYPE
next_addr[6] <= s_next_addr[6].DB_MAX_OUTPUT_PORT_TYPE
next_addr[7] <= s_next_addr[7].DB_MAX_OUTPUT_PORT_TYPE
next_addr[8] <= s_next_addr[8].DB_MAX_OUTPUT_PORT_TYPE
next_addr[9] <= s_next_addr[9].DB_MAX_OUTPUT_PORT_TYPE
next_addr[10] <= s_next_addr[10].DB_MAX_OUTPUT_PORT_TYPE
next_addr[11] <= s_next_addr[11].DB_MAX_OUTPUT_PORT_TYPE
next_addr[12] <= s_next_addr[12].DB_MAX_OUTPUT_PORT_TYPE
next_addr[13] <= s_next_addr[13].DB_MAX_OUTPUT_PORT_TYPE
next_addr[14] <= s_next_addr[14].DB_MAX_OUTPUT_PORT_TYPE
next_addr[15] <= s_next_addr[15].DB_MAX_OUTPUT_PORT_TYPE


|GECKO|CPU:inst|ALU:alu_0
s[0] <= <GND>
s[1] <= <GND>
s[2] <= <GND>
s[3] <= <GND>
s[4] <= <GND>
s[5] <= <GND>
s[6] <= <GND>
s[7] <= <GND>
s[8] <= <GND>
s[9] <= <GND>
s[10] <= <GND>
s[11] <= <GND>
s[12] <= <GND>
s[13] <= <GND>
s[14] <= <GND>
s[15] <= <GND>
s[16] <= <GND>
s[17] <= <GND>
s[18] <= <GND>
s[19] <= <GND>
s[20] <= <GND>
s[21] <= <GND>
s[22] <= <GND>
s[23] <= <GND>
s[24] <= <GND>
s[25] <= <GND>
s[26] <= <GND>
s[27] <= <GND>
s[28] <= <GND>
s[29] <= <GND>
s[30] <= <GND>
s[31] <= <GND>
op[0] => ~NO_FANOUT~
op[1] => ~NO_FANOUT~
op[2] => ~NO_FANOUT~
op[3] => ~NO_FANOUT~
op[4] => ~NO_FANOUT~
op[5] => ~NO_FANOUT~
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => ~NO_FANOUT~
a[3] => ~NO_FANOUT~
a[4] => ~NO_FANOUT~
a[5] => ~NO_FANOUT~
a[6] => ~NO_FANOUT~
a[7] => ~NO_FANOUT~
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
b[0] => ~NO_FANOUT~
b[1] => ~NO_FANOUT~
b[2] => ~NO_FANOUT~
b[3] => ~NO_FANOUT~
b[4] => ~NO_FANOUT~
b[5] => ~NO_FANOUT~
b[6] => ~NO_FANOUT~
b[7] => ~NO_FANOUT~
b[8] => ~NO_FANOUT~
b[9] => ~NO_FANOUT~
b[10] => ~NO_FANOUT~
b[11] => ~NO_FANOUT~
b[12] => ~NO_FANOUT~
b[13] => ~NO_FANOUT~
b[14] => ~NO_FANOUT~
b[15] => ~NO_FANOUT~
b[16] => ~NO_FANOUT~
b[17] => ~NO_FANOUT~
b[18] => ~NO_FANOUT~
b[19] => ~NO_FANOUT~
b[20] => ~NO_FANOUT~
b[21] => ~NO_FANOUT~
b[22] => ~NO_FANOUT~
b[23] => ~NO_FANOUT~
b[24] => ~NO_FANOUT~
b[25] => ~NO_FANOUT~
b[26] => ~NO_FANOUT~
b[27] => ~NO_FANOUT~
b[28] => ~NO_FANOUT~
b[29] => ~NO_FANOUT~
b[30] => ~NO_FANOUT~
b[31] => ~NO_FANOUT~


|GECKO|CPU:inst|mux2x32:mux_b
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i0[5] => ~NO_FANOUT~
i0[6] => ~NO_FANOUT~
i0[7] => ~NO_FANOUT~
i0[8] => ~NO_FANOUT~
i0[9] => ~NO_FANOUT~
i0[10] => ~NO_FANOUT~
i0[11] => ~NO_FANOUT~
i0[12] => ~NO_FANOUT~
i0[13] => ~NO_FANOUT~
i0[14] => ~NO_FANOUT~
i0[15] => ~NO_FANOUT~
i0[16] => ~NO_FANOUT~
i0[17] => ~NO_FANOUT~
i0[18] => ~NO_FANOUT~
i0[19] => ~NO_FANOUT~
i0[20] => ~NO_FANOUT~
i0[21] => ~NO_FANOUT~
i0[22] => ~NO_FANOUT~
i0[23] => ~NO_FANOUT~
i0[24] => ~NO_FANOUT~
i0[25] => ~NO_FANOUT~
i0[26] => ~NO_FANOUT~
i0[27] => ~NO_FANOUT~
i0[28] => ~NO_FANOUT~
i0[29] => ~NO_FANOUT~
i0[30] => ~NO_FANOUT~
i0[31] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
i1[5] => ~NO_FANOUT~
i1[6] => ~NO_FANOUT~
i1[7] => ~NO_FANOUT~
i1[8] => ~NO_FANOUT~
i1[9] => ~NO_FANOUT~
i1[10] => ~NO_FANOUT~
i1[11] => ~NO_FANOUT~
i1[12] => ~NO_FANOUT~
i1[13] => ~NO_FANOUT~
i1[14] => ~NO_FANOUT~
i1[15] => ~NO_FANOUT~
i1[16] => ~NO_FANOUT~
i1[17] => ~NO_FANOUT~
i1[18] => ~NO_FANOUT~
i1[19] => ~NO_FANOUT~
i1[20] => ~NO_FANOUT~
i1[21] => ~NO_FANOUT~
i1[22] => ~NO_FANOUT~
i1[23] => ~NO_FANOUT~
i1[24] => ~NO_FANOUT~
i1[25] => ~NO_FANOUT~
i1[26] => ~NO_FANOUT~
i1[27] => ~NO_FANOUT~
i1[28] => ~NO_FANOUT~
i1[29] => ~NO_FANOUT~
i1[30] => ~NO_FANOUT~
i1[31] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>
o[5] <= <GND>
o[6] <= <GND>
o[7] <= <GND>
o[8] <= <GND>
o[9] <= <GND>
o[10] <= <GND>
o[11] <= <GND>
o[12] <= <GND>
o[13] <= <GND>
o[14] <= <GND>
o[15] <= <GND>
o[16] <= <GND>
o[17] <= <GND>
o[18] <= <GND>
o[19] <= <GND>
o[20] <= <GND>
o[21] <= <GND>
o[22] <= <GND>
o[23] <= <GND>
o[24] <= <GND>
o[25] <= <GND>
o[26] <= <GND>
o[27] <= <GND>
o[28] <= <GND>
o[29] <= <GND>
o[30] <= <GND>
o[31] <= <GND>


|GECKO|CPU:inst|register_file:register_file_0
clk => ~NO_FANOUT~
aa[0] => ~NO_FANOUT~
aa[1] => ~NO_FANOUT~
aa[2] => ~NO_FANOUT~
aa[3] => ~NO_FANOUT~
aa[4] => ~NO_FANOUT~
ab[0] => ~NO_FANOUT~
ab[1] => ~NO_FANOUT~
ab[2] => ~NO_FANOUT~
ab[3] => ~NO_FANOUT~
ab[4] => ~NO_FANOUT~
aw[0] => ~NO_FANOUT~
aw[1] => ~NO_FANOUT~
aw[2] => ~NO_FANOUT~
aw[3] => ~NO_FANOUT~
aw[4] => ~NO_FANOUT~
wren => ~NO_FANOUT~
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
wrdata[8] => ~NO_FANOUT~
wrdata[9] => ~NO_FANOUT~
wrdata[10] => ~NO_FANOUT~
wrdata[11] => ~NO_FANOUT~
wrdata[12] => ~NO_FANOUT~
wrdata[13] => ~NO_FANOUT~
wrdata[14] => ~NO_FANOUT~
wrdata[15] => ~NO_FANOUT~
wrdata[16] => ~NO_FANOUT~
wrdata[17] => ~NO_FANOUT~
wrdata[18] => ~NO_FANOUT~
wrdata[19] => ~NO_FANOUT~
wrdata[20] => ~NO_FANOUT~
wrdata[21] => ~NO_FANOUT~
wrdata[22] => ~NO_FANOUT~
wrdata[23] => ~NO_FANOUT~
wrdata[24] => ~NO_FANOUT~
wrdata[25] => ~NO_FANOUT~
wrdata[26] => ~NO_FANOUT~
wrdata[27] => ~NO_FANOUT~
wrdata[28] => ~NO_FANOUT~
wrdata[29] => ~NO_FANOUT~
wrdata[30] => ~NO_FANOUT~
wrdata[31] => ~NO_FANOUT~
a[0] <= <GND>
a[1] <= <GND>
a[2] <= <GND>
a[3] <= <GND>
a[4] <= <GND>
a[5] <= <GND>
a[6] <= <GND>
a[7] <= <GND>
a[8] <= <GND>
a[9] <= <GND>
a[10] <= <GND>
a[11] <= <GND>
a[12] <= <GND>
a[13] <= <GND>
a[14] <= <GND>
a[15] <= <GND>
a[16] <= <GND>
a[17] <= <GND>
a[18] <= <GND>
a[19] <= <GND>
a[20] <= <GND>
a[21] <= <GND>
a[22] <= <GND>
a[23] <= <GND>
a[24] <= <GND>
a[25] <= <GND>
a[26] <= <GND>
a[27] <= <GND>
a[28] <= <GND>
a[29] <= <GND>
a[30] <= <GND>
a[31] <= <GND>
b[0] <= <GND>
b[1] <= <GND>
b[2] <= <GND>
b[3] <= <GND>
b[4] <= <GND>
b[5] <= <GND>
b[6] <= <GND>
b[7] <= <GND>
b[8] <= <GND>
b[9] <= <GND>
b[10] <= <GND>
b[11] <= <GND>
b[12] <= <GND>
b[13] <= <GND>
b[14] <= <GND>
b[15] <= <GND>
b[16] <= <GND>
b[17] <= <GND>
b[18] <= <GND>
b[19] <= <GND>
b[20] <= <GND>
b[21] <= <GND>
b[22] <= <GND>
b[23] <= <GND>
b[24] <= <GND>
b[25] <= <GND>
b[26] <= <GND>
b[27] <= <GND>
b[28] <= <GND>
b[29] <= <GND>
b[30] <= <GND>
b[31] <= <GND>


|GECKO|CPU:inst|pipeline_reg_MW:inst2
clk => rf_wren_out~reg0.CLK
clk => mux_2_out[0]~reg0.CLK
clk => mux_2_out[1]~reg0.CLK
clk => mux_2_out[2]~reg0.CLK
clk => mux_2_out[3]~reg0.CLK
clk => mux_2_out[4]~reg0.CLK
clk => mux_1_out[0]~reg0.CLK
clk => mux_1_out[1]~reg0.CLK
clk => mux_1_out[2]~reg0.CLK
clk => mux_1_out[3]~reg0.CLK
clk => mux_1_out[4]~reg0.CLK
clk => mux_1_out[5]~reg0.CLK
clk => mux_1_out[6]~reg0.CLK
clk => mux_1_out[7]~reg0.CLK
clk => mux_1_out[8]~reg0.CLK
clk => mux_1_out[9]~reg0.CLK
clk => mux_1_out[10]~reg0.CLK
clk => mux_1_out[11]~reg0.CLK
clk => mux_1_out[12]~reg0.CLK
clk => mux_1_out[13]~reg0.CLK
clk => mux_1_out[14]~reg0.CLK
clk => mux_1_out[15]~reg0.CLK
clk => mux_1_out[16]~reg0.CLK
clk => mux_1_out[17]~reg0.CLK
clk => mux_1_out[18]~reg0.CLK
clk => mux_1_out[19]~reg0.CLK
clk => mux_1_out[20]~reg0.CLK
clk => mux_1_out[21]~reg0.CLK
clk => mux_1_out[22]~reg0.CLK
clk => mux_1_out[23]~reg0.CLK
clk => mux_1_out[24]~reg0.CLK
clk => mux_1_out[25]~reg0.CLK
clk => mux_1_out[26]~reg0.CLK
clk => mux_1_out[27]~reg0.CLK
clk => mux_1_out[28]~reg0.CLK
clk => mux_1_out[29]~reg0.CLK
clk => mux_1_out[30]~reg0.CLK
clk => mux_1_out[31]~reg0.CLK
reset_n => rf_wren_out~reg0.ACLR
reset_n => mux_2_out[0]~reg0.ACLR
reset_n => mux_2_out[1]~reg0.ACLR
reset_n => mux_2_out[2]~reg0.ACLR
reset_n => mux_2_out[3]~reg0.ACLR
reset_n => mux_2_out[4]~reg0.ACLR
reset_n => mux_1_out[0]~reg0.ACLR
reset_n => mux_1_out[1]~reg0.ACLR
reset_n => mux_1_out[2]~reg0.ACLR
reset_n => mux_1_out[3]~reg0.ACLR
reset_n => mux_1_out[4]~reg0.ACLR
reset_n => mux_1_out[5]~reg0.ACLR
reset_n => mux_1_out[6]~reg0.ACLR
reset_n => mux_1_out[7]~reg0.ACLR
reset_n => mux_1_out[8]~reg0.ACLR
reset_n => mux_1_out[9]~reg0.ACLR
reset_n => mux_1_out[10]~reg0.ACLR
reset_n => mux_1_out[11]~reg0.ACLR
reset_n => mux_1_out[12]~reg0.ACLR
reset_n => mux_1_out[13]~reg0.ACLR
reset_n => mux_1_out[14]~reg0.ACLR
reset_n => mux_1_out[15]~reg0.ACLR
reset_n => mux_1_out[16]~reg0.ACLR
reset_n => mux_1_out[17]~reg0.ACLR
reset_n => mux_1_out[18]~reg0.ACLR
reset_n => mux_1_out[19]~reg0.ACLR
reset_n => mux_1_out[20]~reg0.ACLR
reset_n => mux_1_out[21]~reg0.ACLR
reset_n => mux_1_out[22]~reg0.ACLR
reset_n => mux_1_out[23]~reg0.ACLR
reset_n => mux_1_out[24]~reg0.ACLR
reset_n => mux_1_out[25]~reg0.ACLR
reset_n => mux_1_out[26]~reg0.ACLR
reset_n => mux_1_out[27]~reg0.ACLR
reset_n => mux_1_out[28]~reg0.ACLR
reset_n => mux_1_out[29]~reg0.ACLR
reset_n => mux_1_out[30]~reg0.ACLR
reset_n => mux_1_out[31]~reg0.ACLR
mux_1_in[0] => mux_1_out[0]~reg0.DATAIN
mux_1_in[1] => mux_1_out[1]~reg0.DATAIN
mux_1_in[2] => mux_1_out[2]~reg0.DATAIN
mux_1_in[3] => mux_1_out[3]~reg0.DATAIN
mux_1_in[4] => mux_1_out[4]~reg0.DATAIN
mux_1_in[5] => mux_1_out[5]~reg0.DATAIN
mux_1_in[6] => mux_1_out[6]~reg0.DATAIN
mux_1_in[7] => mux_1_out[7]~reg0.DATAIN
mux_1_in[8] => mux_1_out[8]~reg0.DATAIN
mux_1_in[9] => mux_1_out[9]~reg0.DATAIN
mux_1_in[10] => mux_1_out[10]~reg0.DATAIN
mux_1_in[11] => mux_1_out[11]~reg0.DATAIN
mux_1_in[12] => mux_1_out[12]~reg0.DATAIN
mux_1_in[13] => mux_1_out[13]~reg0.DATAIN
mux_1_in[14] => mux_1_out[14]~reg0.DATAIN
mux_1_in[15] => mux_1_out[15]~reg0.DATAIN
mux_1_in[16] => mux_1_out[16]~reg0.DATAIN
mux_1_in[17] => mux_1_out[17]~reg0.DATAIN
mux_1_in[18] => mux_1_out[18]~reg0.DATAIN
mux_1_in[19] => mux_1_out[19]~reg0.DATAIN
mux_1_in[20] => mux_1_out[20]~reg0.DATAIN
mux_1_in[21] => mux_1_out[21]~reg0.DATAIN
mux_1_in[22] => mux_1_out[22]~reg0.DATAIN
mux_1_in[23] => mux_1_out[23]~reg0.DATAIN
mux_1_in[24] => mux_1_out[24]~reg0.DATAIN
mux_1_in[25] => mux_1_out[25]~reg0.DATAIN
mux_1_in[26] => mux_1_out[26]~reg0.DATAIN
mux_1_in[27] => mux_1_out[27]~reg0.DATAIN
mux_1_in[28] => mux_1_out[28]~reg0.DATAIN
mux_1_in[29] => mux_1_out[29]~reg0.DATAIN
mux_1_in[30] => mux_1_out[30]~reg0.DATAIN
mux_1_in[31] => mux_1_out[31]~reg0.DATAIN
rf_wren_in => rf_wren_out~reg0.DATAIN
mux_2_in[0] => mux_2_out[0]~reg0.DATAIN
mux_2_in[1] => mux_2_out[1]~reg0.DATAIN
mux_2_in[2] => mux_2_out[2]~reg0.DATAIN
mux_2_in[3] => mux_2_out[3]~reg0.DATAIN
mux_2_in[4] => mux_2_out[4]~reg0.DATAIN
mux_1_out[0] <= mux_1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[1] <= mux_1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[2] <= mux_1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[3] <= mux_1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[4] <= mux_1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[5] <= mux_1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[6] <= mux_1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[7] <= mux_1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[8] <= mux_1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[9] <= mux_1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[10] <= mux_1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[11] <= mux_1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[12] <= mux_1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[13] <= mux_1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[14] <= mux_1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[15] <= mux_1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[16] <= mux_1_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[17] <= mux_1_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[18] <= mux_1_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[19] <= mux_1_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[20] <= mux_1_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[21] <= mux_1_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[22] <= mux_1_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[23] <= mux_1_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[24] <= mux_1_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[25] <= mux_1_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[26] <= mux_1_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[27] <= mux_1_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[28] <= mux_1_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[29] <= mux_1_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[30] <= mux_1_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[31] <= mux_1_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_wren_out <= rf_wren_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_2_out[0] <= mux_2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_2_out[1] <= mux_2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_2_out[2] <= mux_2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_2_out[3] <= mux_2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_2_out[4] <= mux_2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|GECKO|CPU:inst|pipeline_reg_EM:inst4
clk => rf_wren_out~reg0.CLK
clk => sel_mem_out~reg0.CLK
clk => mux_2_out[0]~reg0.CLK
clk => mux_2_out[1]~reg0.CLK
clk => mux_2_out[2]~reg0.CLK
clk => mux_2_out[3]~reg0.CLK
clk => mux_2_out[4]~reg0.CLK
clk => mux_1_out[0]~reg0.CLK
clk => mux_1_out[1]~reg0.CLK
clk => mux_1_out[2]~reg0.CLK
clk => mux_1_out[3]~reg0.CLK
clk => mux_1_out[4]~reg0.CLK
clk => mux_1_out[5]~reg0.CLK
clk => mux_1_out[6]~reg0.CLK
clk => mux_1_out[7]~reg0.CLK
clk => mux_1_out[8]~reg0.CLK
clk => mux_1_out[9]~reg0.CLK
clk => mux_1_out[10]~reg0.CLK
clk => mux_1_out[11]~reg0.CLK
clk => mux_1_out[12]~reg0.CLK
clk => mux_1_out[13]~reg0.CLK
clk => mux_1_out[14]~reg0.CLK
clk => mux_1_out[15]~reg0.CLK
clk => mux_1_out[16]~reg0.CLK
clk => mux_1_out[17]~reg0.CLK
clk => mux_1_out[18]~reg0.CLK
clk => mux_1_out[19]~reg0.CLK
clk => mux_1_out[20]~reg0.CLK
clk => mux_1_out[21]~reg0.CLK
clk => mux_1_out[22]~reg0.CLK
clk => mux_1_out[23]~reg0.CLK
clk => mux_1_out[24]~reg0.CLK
clk => mux_1_out[25]~reg0.CLK
clk => mux_1_out[26]~reg0.CLK
clk => mux_1_out[27]~reg0.CLK
clk => mux_1_out[28]~reg0.CLK
clk => mux_1_out[29]~reg0.CLK
clk => mux_1_out[30]~reg0.CLK
clk => mux_1_out[31]~reg0.CLK
reset_n => rf_wren_out~reg0.ACLR
reset_n => sel_mem_out~reg0.ACLR
reset_n => mux_2_out[0]~reg0.ACLR
reset_n => mux_2_out[1]~reg0.ACLR
reset_n => mux_2_out[2]~reg0.ACLR
reset_n => mux_2_out[3]~reg0.ACLR
reset_n => mux_2_out[4]~reg0.ACLR
reset_n => mux_1_out[0]~reg0.ACLR
reset_n => mux_1_out[1]~reg0.ACLR
reset_n => mux_1_out[2]~reg0.ACLR
reset_n => mux_1_out[3]~reg0.ACLR
reset_n => mux_1_out[4]~reg0.ACLR
reset_n => mux_1_out[5]~reg0.ACLR
reset_n => mux_1_out[6]~reg0.ACLR
reset_n => mux_1_out[7]~reg0.ACLR
reset_n => mux_1_out[8]~reg0.ACLR
reset_n => mux_1_out[9]~reg0.ACLR
reset_n => mux_1_out[10]~reg0.ACLR
reset_n => mux_1_out[11]~reg0.ACLR
reset_n => mux_1_out[12]~reg0.ACLR
reset_n => mux_1_out[13]~reg0.ACLR
reset_n => mux_1_out[14]~reg0.ACLR
reset_n => mux_1_out[15]~reg0.ACLR
reset_n => mux_1_out[16]~reg0.ACLR
reset_n => mux_1_out[17]~reg0.ACLR
reset_n => mux_1_out[18]~reg0.ACLR
reset_n => mux_1_out[19]~reg0.ACLR
reset_n => mux_1_out[20]~reg0.ACLR
reset_n => mux_1_out[21]~reg0.ACLR
reset_n => mux_1_out[22]~reg0.ACLR
reset_n => mux_1_out[23]~reg0.ACLR
reset_n => mux_1_out[24]~reg0.ACLR
reset_n => mux_1_out[25]~reg0.ACLR
reset_n => mux_1_out[26]~reg0.ACLR
reset_n => mux_1_out[27]~reg0.ACLR
reset_n => mux_1_out[28]~reg0.ACLR
reset_n => mux_1_out[29]~reg0.ACLR
reset_n => mux_1_out[30]~reg0.ACLR
reset_n => mux_1_out[31]~reg0.ACLR
mux_1_in[0] => mux_1_out[0]~reg0.DATAIN
mux_1_in[1] => mux_1_out[1]~reg0.DATAIN
mux_1_in[2] => mux_1_out[2]~reg0.DATAIN
mux_1_in[3] => mux_1_out[3]~reg0.DATAIN
mux_1_in[4] => mux_1_out[4]~reg0.DATAIN
mux_1_in[5] => mux_1_out[5]~reg0.DATAIN
mux_1_in[6] => mux_1_out[6]~reg0.DATAIN
mux_1_in[7] => mux_1_out[7]~reg0.DATAIN
mux_1_in[8] => mux_1_out[8]~reg0.DATAIN
mux_1_in[9] => mux_1_out[9]~reg0.DATAIN
mux_1_in[10] => mux_1_out[10]~reg0.DATAIN
mux_1_in[11] => mux_1_out[11]~reg0.DATAIN
mux_1_in[12] => mux_1_out[12]~reg0.DATAIN
mux_1_in[13] => mux_1_out[13]~reg0.DATAIN
mux_1_in[14] => mux_1_out[14]~reg0.DATAIN
mux_1_in[15] => mux_1_out[15]~reg0.DATAIN
mux_1_in[16] => mux_1_out[16]~reg0.DATAIN
mux_1_in[17] => mux_1_out[17]~reg0.DATAIN
mux_1_in[18] => mux_1_out[18]~reg0.DATAIN
mux_1_in[19] => mux_1_out[19]~reg0.DATAIN
mux_1_in[20] => mux_1_out[20]~reg0.DATAIN
mux_1_in[21] => mux_1_out[21]~reg0.DATAIN
mux_1_in[22] => mux_1_out[22]~reg0.DATAIN
mux_1_in[23] => mux_1_out[23]~reg0.DATAIN
mux_1_in[24] => mux_1_out[24]~reg0.DATAIN
mux_1_in[25] => mux_1_out[25]~reg0.DATAIN
mux_1_in[26] => mux_1_out[26]~reg0.DATAIN
mux_1_in[27] => mux_1_out[27]~reg0.DATAIN
mux_1_in[28] => mux_1_out[28]~reg0.DATAIN
mux_1_in[29] => mux_1_out[29]~reg0.DATAIN
mux_1_in[30] => mux_1_out[30]~reg0.DATAIN
mux_1_in[31] => mux_1_out[31]~reg0.DATAIN
sel_mem_in => sel_mem_out~reg0.DATAIN
rf_wren_in => rf_wren_out~reg0.DATAIN
mux_2_in[0] => mux_2_out[0]~reg0.DATAIN
mux_2_in[1] => mux_2_out[1]~reg0.DATAIN
mux_2_in[2] => mux_2_out[2]~reg0.DATAIN
mux_2_in[3] => mux_2_out[3]~reg0.DATAIN
mux_2_in[4] => mux_2_out[4]~reg0.DATAIN
mux_1_out[0] <= mux_1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[1] <= mux_1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[2] <= mux_1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[3] <= mux_1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[4] <= mux_1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[5] <= mux_1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[6] <= mux_1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[7] <= mux_1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[8] <= mux_1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[9] <= mux_1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[10] <= mux_1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[11] <= mux_1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[12] <= mux_1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[13] <= mux_1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[14] <= mux_1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[15] <= mux_1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[16] <= mux_1_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[17] <= mux_1_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[18] <= mux_1_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[19] <= mux_1_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[20] <= mux_1_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[21] <= mux_1_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[22] <= mux_1_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[23] <= mux_1_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[24] <= mux_1_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[25] <= mux_1_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[26] <= mux_1_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[27] <= mux_1_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[28] <= mux_1_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[29] <= mux_1_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[30] <= mux_1_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_1_out[31] <= mux_1_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_mem_out <= sel_mem_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_wren_out <= rf_wren_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_2_out[0] <= mux_2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_2_out[1] <= mux_2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_2_out[2] <= mux_2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_2_out[3] <= mux_2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_2_out[4] <= mux_2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|GECKO|CPU:inst|mux2x32:mux_mem1
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i0[5] => ~NO_FANOUT~
i0[6] => ~NO_FANOUT~
i0[7] => ~NO_FANOUT~
i0[8] => ~NO_FANOUT~
i0[9] => ~NO_FANOUT~
i0[10] => ~NO_FANOUT~
i0[11] => ~NO_FANOUT~
i0[12] => ~NO_FANOUT~
i0[13] => ~NO_FANOUT~
i0[14] => ~NO_FANOUT~
i0[15] => ~NO_FANOUT~
i0[16] => ~NO_FANOUT~
i0[17] => ~NO_FANOUT~
i0[18] => ~NO_FANOUT~
i0[19] => ~NO_FANOUT~
i0[20] => ~NO_FANOUT~
i0[21] => ~NO_FANOUT~
i0[22] => ~NO_FANOUT~
i0[23] => ~NO_FANOUT~
i0[24] => ~NO_FANOUT~
i0[25] => ~NO_FANOUT~
i0[26] => ~NO_FANOUT~
i0[27] => ~NO_FANOUT~
i0[28] => ~NO_FANOUT~
i0[29] => ~NO_FANOUT~
i0[30] => ~NO_FANOUT~
i0[31] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
i1[5] => ~NO_FANOUT~
i1[6] => ~NO_FANOUT~
i1[7] => ~NO_FANOUT~
i1[8] => ~NO_FANOUT~
i1[9] => ~NO_FANOUT~
i1[10] => ~NO_FANOUT~
i1[11] => ~NO_FANOUT~
i1[12] => ~NO_FANOUT~
i1[13] => ~NO_FANOUT~
i1[14] => ~NO_FANOUT~
i1[15] => ~NO_FANOUT~
i1[16] => ~NO_FANOUT~
i1[17] => ~NO_FANOUT~
i1[18] => ~NO_FANOUT~
i1[19] => ~NO_FANOUT~
i1[20] => ~NO_FANOUT~
i1[21] => ~NO_FANOUT~
i1[22] => ~NO_FANOUT~
i1[23] => ~NO_FANOUT~
i1[24] => ~NO_FANOUT~
i1[25] => ~NO_FANOUT~
i1[26] => ~NO_FANOUT~
i1[27] => ~NO_FANOUT~
i1[28] => ~NO_FANOUT~
i1[29] => ~NO_FANOUT~
i1[30] => ~NO_FANOUT~
i1[31] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>
o[5] <= <GND>
o[6] <= <GND>
o[7] <= <GND>
o[8] <= <GND>
o[9] <= <GND>
o[10] <= <GND>
o[11] <= <GND>
o[12] <= <GND>
o[13] <= <GND>
o[14] <= <GND>
o[15] <= <GND>
o[16] <= <GND>
o[17] <= <GND>
o[18] <= <GND>
o[19] <= <GND>
o[20] <= <GND>
o[21] <= <GND>
o[22] <= <GND>
o[23] <= <GND>
o[24] <= <GND>
o[25] <= <GND>
o[26] <= <GND>
o[27] <= <GND>
o[28] <= <GND>
o[29] <= <GND>
o[30] <= <GND>
o[31] <= <GND>


|GECKO|CPU:inst|extend:inst9
imm16[0] => ~NO_FANOUT~
imm16[1] => ~NO_FANOUT~
imm16[2] => ~NO_FANOUT~
imm16[3] => ~NO_FANOUT~
imm16[4] => ~NO_FANOUT~
imm16[5] => ~NO_FANOUT~
imm16[6] => ~NO_FANOUT~
imm16[7] => ~NO_FANOUT~
imm16[8] => ~NO_FANOUT~
imm16[9] => ~NO_FANOUT~
imm16[10] => ~NO_FANOUT~
imm16[11] => ~NO_FANOUT~
imm16[12] => ~NO_FANOUT~
imm16[13] => ~NO_FANOUT~
imm16[14] => ~NO_FANOUT~
imm16[15] => ~NO_FANOUT~
signed => ~NO_FANOUT~
imm32[0] <= <GND>
imm32[1] <= <GND>
imm32[2] <= <GND>
imm32[3] <= <GND>
imm32[4] <= <GND>
imm32[5] <= <GND>
imm32[6] <= <GND>
imm32[7] <= <GND>
imm32[8] <= <GND>
imm32[9] <= <GND>
imm32[10] <= <GND>
imm32[11] <= <GND>
imm32[12] <= <GND>
imm32[13] <= <GND>
imm32[14] <= <GND>
imm32[15] <= <GND>
imm32[16] <= <GND>
imm32[17] <= <GND>
imm32[18] <= <GND>
imm32[19] <= <GND>
imm32[20] <= <GND>
imm32[21] <= <GND>
imm32[22] <= <GND>
imm32[23] <= <GND>
imm32[24] <= <GND>
imm32[25] <= <GND>
imm32[26] <= <GND>
imm32[27] <= <GND>
imm32[28] <= <GND>
imm32[29] <= <GND>
imm32[30] <= <GND>
imm32[31] <= <GND>


|GECKO|CPU:inst|mux2x32:mux_mem
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i0[5] => ~NO_FANOUT~
i0[6] => ~NO_FANOUT~
i0[7] => ~NO_FANOUT~
i0[8] => ~NO_FANOUT~
i0[9] => ~NO_FANOUT~
i0[10] => ~NO_FANOUT~
i0[11] => ~NO_FANOUT~
i0[12] => ~NO_FANOUT~
i0[13] => ~NO_FANOUT~
i0[14] => ~NO_FANOUT~
i0[15] => ~NO_FANOUT~
i0[16] => ~NO_FANOUT~
i0[17] => ~NO_FANOUT~
i0[18] => ~NO_FANOUT~
i0[19] => ~NO_FANOUT~
i0[20] => ~NO_FANOUT~
i0[21] => ~NO_FANOUT~
i0[22] => ~NO_FANOUT~
i0[23] => ~NO_FANOUT~
i0[24] => ~NO_FANOUT~
i0[25] => ~NO_FANOUT~
i0[26] => ~NO_FANOUT~
i0[27] => ~NO_FANOUT~
i0[28] => ~NO_FANOUT~
i0[29] => ~NO_FANOUT~
i0[30] => ~NO_FANOUT~
i0[31] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
i1[5] => ~NO_FANOUT~
i1[6] => ~NO_FANOUT~
i1[7] => ~NO_FANOUT~
i1[8] => ~NO_FANOUT~
i1[9] => ~NO_FANOUT~
i1[10] => ~NO_FANOUT~
i1[11] => ~NO_FANOUT~
i1[12] => ~NO_FANOUT~
i1[13] => ~NO_FANOUT~
i1[14] => ~NO_FANOUT~
i1[15] => ~NO_FANOUT~
i1[16] => ~NO_FANOUT~
i1[17] => ~NO_FANOUT~
i1[18] => ~NO_FANOUT~
i1[19] => ~NO_FANOUT~
i1[20] => ~NO_FANOUT~
i1[21] => ~NO_FANOUT~
i1[22] => ~NO_FANOUT~
i1[23] => ~NO_FANOUT~
i1[24] => ~NO_FANOUT~
i1[25] => ~NO_FANOUT~
i1[26] => ~NO_FANOUT~
i1[27] => ~NO_FANOUT~
i1[28] => ~NO_FANOUT~
i1[29] => ~NO_FANOUT~
i1[30] => ~NO_FANOUT~
i1[31] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>
o[5] <= <GND>
o[6] <= <GND>
o[7] <= <GND>
o[8] <= <GND>
o[9] <= <GND>
o[10] <= <GND>
o[11] <= <GND>
o[12] <= <GND>
o[13] <= <GND>
o[14] <= <GND>
o[15] <= <GND>
o[16] <= <GND>
o[17] <= <GND>
o[18] <= <GND>
o[19] <= <GND>
o[20] <= <GND>
o[21] <= <GND>
o[22] <= <GND>
o[23] <= <GND>
o[24] <= <GND>
o[25] <= <GND>
o[26] <= <GND>
o[27] <= <GND>
o[28] <= <GND>
o[29] <= <GND>
o[30] <= <GND>
o[31] <= <GND>


|GECKO|CPU:inst|extend:inst1
imm16[0] => ~NO_FANOUT~
imm16[1] => ~NO_FANOUT~
imm16[2] => ~NO_FANOUT~
imm16[3] => ~NO_FANOUT~
imm16[4] => ~NO_FANOUT~
imm16[5] => ~NO_FANOUT~
imm16[6] => ~NO_FANOUT~
imm16[7] => ~NO_FANOUT~
imm16[8] => ~NO_FANOUT~
imm16[9] => ~NO_FANOUT~
imm16[10] => ~NO_FANOUT~
imm16[11] => ~NO_FANOUT~
imm16[12] => ~NO_FANOUT~
imm16[13] => ~NO_FANOUT~
imm16[14] => ~NO_FANOUT~
imm16[15] => ~NO_FANOUT~
signed => ~NO_FANOUT~
imm32[0] <= <GND>
imm32[1] <= <GND>
imm32[2] <= <GND>
imm32[3] <= <GND>
imm32[4] <= <GND>
imm32[5] <= <GND>
imm32[6] <= <GND>
imm32[7] <= <GND>
imm32[8] <= <GND>
imm32[9] <= <GND>
imm32[10] <= <GND>
imm32[11] <= <GND>
imm32[12] <= <GND>
imm32[13] <= <GND>
imm32[14] <= <GND>
imm32[15] <= <GND>
imm32[16] <= <GND>
imm32[17] <= <GND>
imm32[18] <= <GND>
imm32[19] <= <GND>
imm32[20] <= <GND>
imm32[21] <= <GND>
imm32[22] <= <GND>
imm32[23] <= <GND>
imm32[24] <= <GND>
imm32[25] <= <GND>
imm32[26] <= <GND>
imm32[27] <= <GND>
imm32[28] <= <GND>
imm32[29] <= <GND>
imm32[30] <= <GND>
imm32[31] <= <GND>


|GECKO|CPU:inst|mux2x5:mux_ra
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>


|GECKO|CPU:inst|mux2x5:mux_aw
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>


|GECKO|RAM:RAM_0
clk => Id_S_B889004_7e48Ff67_e~42.CLK
clk => Id_S_B889004_7e48Ff67_e~0.CLK
clk => Id_S_B889004_7e48Ff67_e~1.CLK
clk => Id_S_B889004_7e48Ff67_e~2.CLK
clk => Id_S_B889004_7e48Ff67_e~3.CLK
clk => Id_S_B889004_7e48Ff67_e~4.CLK
clk => Id_S_B889004_7e48Ff67_e~5.CLK
clk => Id_S_B889004_7e48Ff67_e~6.CLK
clk => Id_S_B889004_7e48Ff67_e~7.CLK
clk => Id_S_B889004_7e48Ff67_e~8.CLK
clk => Id_S_B889004_7e48Ff67_e~9.CLK
clk => Id_S_B889004_7e48Ff67_e~10.CLK
clk => Id_S_B889004_7e48Ff67_e~11.CLK
clk => Id_S_B889004_7e48Ff67_e~12.CLK
clk => Id_S_B889004_7e48Ff67_e~13.CLK
clk => Id_S_B889004_7e48Ff67_e~14.CLK
clk => Id_S_B889004_7e48Ff67_e~15.CLK
clk => Id_S_B889004_7e48Ff67_e~16.CLK
clk => Id_S_B889004_7e48Ff67_e~17.CLK
clk => Id_S_B889004_7e48Ff67_e~18.CLK
clk => Id_S_B889004_7e48Ff67_e~19.CLK
clk => Id_S_B889004_7e48Ff67_e~20.CLK
clk => Id_S_B889004_7e48Ff67_e~21.CLK
clk => Id_S_B889004_7e48Ff67_e~22.CLK
clk => Id_S_B889004_7e48Ff67_e~23.CLK
clk => Id_S_B889004_7e48Ff67_e~24.CLK
clk => Id_S_B889004_7e48Ff67_e~25.CLK
clk => Id_S_B889004_7e48Ff67_e~26.CLK
clk => Id_S_B889004_7e48Ff67_e~27.CLK
clk => Id_S_B889004_7e48Ff67_e~28.CLK
clk => Id_S_B889004_7e48Ff67_e~29.CLK
clk => Id_S_B889004_7e48Ff67_e~30.CLK
clk => Id_S_B889004_7e48Ff67_e~31.CLK
clk => Id_S_B889004_7e48Ff67_e~32.CLK
clk => Id_S_B889004_7e48Ff67_e~33.CLK
clk => Id_S_B889004_7e48Ff67_e~34.CLK
clk => Id_S_B889004_7e48Ff67_e~35.CLK
clk => Id_S_B889004_7e48Ff67_e~36.CLK
clk => Id_S_B889004_7e48Ff67_e~37.CLK
clk => Id_S_B889004_7e48Ff67_e~38.CLK
clk => Id_S_B889004_7e48Ff67_e~39.CLK
clk => Id_S_B889004_7e48Ff67_e~40.CLK
clk => Id_S_B889004_7e48Ff67_e~41.CLK
clk => ID_S_cC3eE48_281C1fb9_E[0].CLK
clk => ID_S_cC3eE48_281C1fb9_E[1].CLK
clk => ID_S_cC3eE48_281C1fb9_E[2].CLK
clk => ID_S_cC3eE48_281C1fb9_E[3].CLK
clk => ID_S_cC3eE48_281C1fb9_E[4].CLK
clk => ID_S_cC3eE48_281C1fb9_E[5].CLK
clk => ID_S_cC3eE48_281C1fb9_E[6].CLK
clk => ID_S_cC3eE48_281C1fb9_E[7].CLK
clk => ID_S_cC3eE48_281C1fb9_E[8].CLK
clk => ID_S_cC3eE48_281C1fb9_E[9].CLK
clk => Id_S_6f8bcBE_62E8365d_e.CLK
clk => Id_S_B889004_7e48Ff67_e.CLK0
cs => Id_S_6f8bcBE_62E8365d_e.IN0
cs => process_2.IN0
read => Id_S_6f8bcBE_62E8365d_e.IN1
write => process_2.IN1
address[0] => Id_S_B889004_7e48Ff67_e~9.DATAIN
address[0] => ID_S_cC3eE48_281C1fb9_E[0].DATAIN
address[0] => Id_S_B889004_7e48Ff67_e.WADDR
address[1] => Id_S_B889004_7e48Ff67_e~8.DATAIN
address[1] => ID_S_cC3eE48_281C1fb9_E[1].DATAIN
address[1] => Id_S_B889004_7e48Ff67_e.WADDR1
address[2] => Id_S_B889004_7e48Ff67_e~7.DATAIN
address[2] => ID_S_cC3eE48_281C1fb9_E[2].DATAIN
address[2] => Id_S_B889004_7e48Ff67_e.WADDR2
address[3] => Id_S_B889004_7e48Ff67_e~6.DATAIN
address[3] => ID_S_cC3eE48_281C1fb9_E[3].DATAIN
address[3] => Id_S_B889004_7e48Ff67_e.WADDR3
address[4] => Id_S_B889004_7e48Ff67_e~5.DATAIN
address[4] => ID_S_cC3eE48_281C1fb9_E[4].DATAIN
address[4] => Id_S_B889004_7e48Ff67_e.WADDR4
address[5] => Id_S_B889004_7e48Ff67_e~4.DATAIN
address[5] => ID_S_cC3eE48_281C1fb9_E[5].DATAIN
address[5] => Id_S_B889004_7e48Ff67_e.WADDR5
address[6] => Id_S_B889004_7e48Ff67_e~3.DATAIN
address[6] => ID_S_cC3eE48_281C1fb9_E[6].DATAIN
address[6] => Id_S_B889004_7e48Ff67_e.WADDR6
address[7] => Id_S_B889004_7e48Ff67_e~2.DATAIN
address[7] => ID_S_cC3eE48_281C1fb9_E[7].DATAIN
address[7] => Id_S_B889004_7e48Ff67_e.WADDR7
address[8] => Id_S_B889004_7e48Ff67_e~1.DATAIN
address[8] => ID_S_cC3eE48_281C1fb9_E[8].DATAIN
address[8] => Id_S_B889004_7e48Ff67_e.WADDR8
address[9] => Id_S_B889004_7e48Ff67_e~0.DATAIN
address[9] => ID_S_cC3eE48_281C1fb9_E[9].DATAIN
address[9] => Id_S_B889004_7e48Ff67_e.WADDR9
wrdata[0] => Id_S_B889004_7e48Ff67_e~41.DATAIN
wrdata[0] => Id_S_B889004_7e48Ff67_e.DATAIN
wrdata[1] => Id_S_B889004_7e48Ff67_e~40.DATAIN
wrdata[1] => Id_S_B889004_7e48Ff67_e.DATAIN1
wrdata[2] => Id_S_B889004_7e48Ff67_e~39.DATAIN
wrdata[2] => Id_S_B889004_7e48Ff67_e.DATAIN2
wrdata[3] => Id_S_B889004_7e48Ff67_e~38.DATAIN
wrdata[3] => Id_S_B889004_7e48Ff67_e.DATAIN3
wrdata[4] => Id_S_B889004_7e48Ff67_e~37.DATAIN
wrdata[4] => Id_S_B889004_7e48Ff67_e.DATAIN4
wrdata[5] => Id_S_B889004_7e48Ff67_e~36.DATAIN
wrdata[5] => Id_S_B889004_7e48Ff67_e.DATAIN5
wrdata[6] => Id_S_B889004_7e48Ff67_e~35.DATAIN
wrdata[6] => Id_S_B889004_7e48Ff67_e.DATAIN6
wrdata[7] => Id_S_B889004_7e48Ff67_e~34.DATAIN
wrdata[7] => Id_S_B889004_7e48Ff67_e.DATAIN7
wrdata[8] => Id_S_B889004_7e48Ff67_e~33.DATAIN
wrdata[8] => Id_S_B889004_7e48Ff67_e.DATAIN8
wrdata[9] => Id_S_B889004_7e48Ff67_e~32.DATAIN
wrdata[9] => Id_S_B889004_7e48Ff67_e.DATAIN9
wrdata[10] => Id_S_B889004_7e48Ff67_e~31.DATAIN
wrdata[10] => Id_S_B889004_7e48Ff67_e.DATAIN10
wrdata[11] => Id_S_B889004_7e48Ff67_e~30.DATAIN
wrdata[11] => Id_S_B889004_7e48Ff67_e.DATAIN11
wrdata[12] => Id_S_B889004_7e48Ff67_e~29.DATAIN
wrdata[12] => Id_S_B889004_7e48Ff67_e.DATAIN12
wrdata[13] => Id_S_B889004_7e48Ff67_e~28.DATAIN
wrdata[13] => Id_S_B889004_7e48Ff67_e.DATAIN13
wrdata[14] => Id_S_B889004_7e48Ff67_e~27.DATAIN
wrdata[14] => Id_S_B889004_7e48Ff67_e.DATAIN14
wrdata[15] => Id_S_B889004_7e48Ff67_e~26.DATAIN
wrdata[15] => Id_S_B889004_7e48Ff67_e.DATAIN15
wrdata[16] => Id_S_B889004_7e48Ff67_e~25.DATAIN
wrdata[16] => Id_S_B889004_7e48Ff67_e.DATAIN16
wrdata[17] => Id_S_B889004_7e48Ff67_e~24.DATAIN
wrdata[17] => Id_S_B889004_7e48Ff67_e.DATAIN17
wrdata[18] => Id_S_B889004_7e48Ff67_e~23.DATAIN
wrdata[18] => Id_S_B889004_7e48Ff67_e.DATAIN18
wrdata[19] => Id_S_B889004_7e48Ff67_e~22.DATAIN
wrdata[19] => Id_S_B889004_7e48Ff67_e.DATAIN19
wrdata[20] => Id_S_B889004_7e48Ff67_e~21.DATAIN
wrdata[20] => Id_S_B889004_7e48Ff67_e.DATAIN20
wrdata[21] => Id_S_B889004_7e48Ff67_e~20.DATAIN
wrdata[21] => Id_S_B889004_7e48Ff67_e.DATAIN21
wrdata[22] => Id_S_B889004_7e48Ff67_e~19.DATAIN
wrdata[22] => Id_S_B889004_7e48Ff67_e.DATAIN22
wrdata[23] => Id_S_B889004_7e48Ff67_e~18.DATAIN
wrdata[23] => Id_S_B889004_7e48Ff67_e.DATAIN23
wrdata[24] => Id_S_B889004_7e48Ff67_e~17.DATAIN
wrdata[24] => Id_S_B889004_7e48Ff67_e.DATAIN24
wrdata[25] => Id_S_B889004_7e48Ff67_e~16.DATAIN
wrdata[25] => Id_S_B889004_7e48Ff67_e.DATAIN25
wrdata[26] => Id_S_B889004_7e48Ff67_e~15.DATAIN
wrdata[26] => Id_S_B889004_7e48Ff67_e.DATAIN26
wrdata[27] => Id_S_B889004_7e48Ff67_e~14.DATAIN
wrdata[27] => Id_S_B889004_7e48Ff67_e.DATAIN27
wrdata[28] => Id_S_B889004_7e48Ff67_e~13.DATAIN
wrdata[28] => Id_S_B889004_7e48Ff67_e.DATAIN28
wrdata[29] => Id_S_B889004_7e48Ff67_e~12.DATAIN
wrdata[29] => Id_S_B889004_7e48Ff67_e.DATAIN29
wrdata[30] => Id_S_B889004_7e48Ff67_e~11.DATAIN
wrdata[30] => Id_S_B889004_7e48Ff67_e.DATAIN30
wrdata[31] => Id_S_B889004_7e48Ff67_e~10.DATAIN
wrdata[31] => Id_S_B889004_7e48Ff67_e.DATAIN31
rddata[0] <= rddata[0].DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1].DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2].DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3].DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4].DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5].DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6].DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7].DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8].DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9].DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10].DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11].DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12].DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13].DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14].DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15].DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16].DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17].DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18].DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19].DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20].DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21].DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22].DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23].DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24].DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25].DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26].DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27].DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28].DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29].DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30].DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31].DB_MAX_OUTPUT_PORT_TYPE


|GECKO|DATa_rOM:inst3
cLk => data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e.clock
cLk => ID_S_6F8BcBe_62E8365D_E.CLK
cS => ID_S_6F8BcBe_62E8365D_E.IN0
REad => ID_S_6F8BcBe_62E8365D_E.IN1
adDReSs[0] => data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e.ADDResS[0]
adDReSs[1] => data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e.ADDResS[1]
adDReSs[2] => data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e.ADDResS[2]
adDReSs[3] => data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e.ADDResS[3]
adDReSs[4] => data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e.ADDResS[4]
adDReSs[5] => data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e.ADDResS[5]
adDReSs[6] => data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e.ADDResS[6]
adDReSs[7] => data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e.ADDResS[7]
adDReSs[8] => data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e.ADDResS[8]
adDReSs[9] => data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e.ADDResS[9]
RdDAtA[0] <= RdDAtA[0].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[1] <= RdDAtA[1].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[2] <= RdDAtA[2].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[3] <= RdDAtA[3].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[4] <= RdDAtA[4].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[5] <= RdDAtA[5].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[6] <= RdDAtA[6].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[7] <= RdDAtA[7].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[8] <= RdDAtA[8].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[9] <= RdDAtA[9].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[10] <= RdDAtA[10].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[11] <= RdDAtA[11].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[12] <= RdDAtA[12].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[13] <= RdDAtA[13].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[14] <= RdDAtA[14].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[15] <= RdDAtA[15].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[16] <= RdDAtA[16].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[17] <= RdDAtA[17].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[18] <= RdDAtA[18].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[19] <= RdDAtA[19].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[20] <= RdDAtA[20].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[21] <= RdDAtA[21].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[22] <= RdDAtA[22].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[23] <= RdDAtA[23].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[24] <= RdDAtA[24].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[25] <= RdDAtA[25].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[26] <= RdDAtA[26].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[27] <= RdDAtA[27].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[28] <= RdDAtA[28].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[29] <= RdDAtA[29].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[30] <= RdDAtA[30].DB_MAX_OUTPUT_PORT_TYPE
RdDAtA[31] <= RdDAtA[31].DB_MAX_OUTPUT_PORT_TYPE


|GECKO|DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|GECKO|DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k7b1:auto_generated.address_a[0]
address_a[1] => altsyncram_k7b1:auto_generated.address_a[1]
address_a[2] => altsyncram_k7b1:auto_generated.address_a[2]
address_a[3] => altsyncram_k7b1:auto_generated.address_a[3]
address_a[4] => altsyncram_k7b1:auto_generated.address_a[4]
address_a[5] => altsyncram_k7b1:auto_generated.address_a[5]
address_a[6] => altsyncram_k7b1:auto_generated.address_a[6]
address_a[7] => altsyncram_k7b1:auto_generated.address_a[7]
address_a[8] => altsyncram_k7b1:auto_generated.address_a[8]
address_a[9] => altsyncram_k7b1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k7b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k7b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k7b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k7b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k7b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_k7b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_k7b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_k7b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_k7b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_k7b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_k7b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_k7b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_k7b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_k7b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_k7b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_k7b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_k7b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_k7b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_k7b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_k7b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_k7b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_k7b1:auto_generated.q_a[20]
q_a[21] <= altsyncram_k7b1:auto_generated.q_a[21]
q_a[22] <= altsyncram_k7b1:auto_generated.q_a[22]
q_a[23] <= altsyncram_k7b1:auto_generated.q_a[23]
q_a[24] <= altsyncram_k7b1:auto_generated.q_a[24]
q_a[25] <= altsyncram_k7b1:auto_generated.q_a[25]
q_a[26] <= altsyncram_k7b1:auto_generated.q_a[26]
q_a[27] <= altsyncram_k7b1:auto_generated.q_a[27]
q_a[28] <= altsyncram_k7b1:auto_generated.q_a[28]
q_a[29] <= altsyncram_k7b1:auto_generated.q_a[29]
q_a[30] <= altsyncram_k7b1:auto_generated.q_a[30]
q_a[31] <= altsyncram_k7b1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GECKO|DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component|altsyncram_k7b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|GECKO|buttons:buttons_0
clk => edges[0].CLK
clk => edges[1].CLK
clk => edges[2].CLK
clk => edges[3].CLK
clk => buttons_reg[0].CLK
clk => buttons_reg[1].CLK
clk => buttons_reg[2].CLK
clk => buttons_reg[3].CLK
clk => read_reg.CLK
clk => address_reg.CLK
reset_n => buttons_reg[0].PRESET
reset_n => buttons_reg[1].PRESET
reset_n => buttons_reg[2].PRESET
reset_n => buttons_reg[3].PRESET
reset_n => read_reg.ACLR
reset_n => address_reg.ACLR
reset_n => edges[0].ACLR
reset_n => edges[1].ACLR
reset_n => edges[2].ACLR
reset_n => edges[3].ACLR
cs => read_reg.IN0
cs => process_2.IN0
read => read_reg.IN1
write => process_2.IN1
address => edges.OUTPUTSELECT
address => edges.OUTPUTSELECT
address => edges.OUTPUTSELECT
address => edges.OUTPUTSELECT
address => address_reg.DATAIN
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
wrdata[8] => ~NO_FANOUT~
wrdata[9] => ~NO_FANOUT~
wrdata[10] => ~NO_FANOUT~
wrdata[11] => ~NO_FANOUT~
wrdata[12] => ~NO_FANOUT~
wrdata[13] => ~NO_FANOUT~
wrdata[14] => ~NO_FANOUT~
wrdata[15] => ~NO_FANOUT~
wrdata[16] => ~NO_FANOUT~
wrdata[17] => ~NO_FANOUT~
wrdata[18] => ~NO_FANOUT~
wrdata[19] => ~NO_FANOUT~
wrdata[20] => ~NO_FANOUT~
wrdata[21] => ~NO_FANOUT~
wrdata[22] => ~NO_FANOUT~
wrdata[23] => ~NO_FANOUT~
wrdata[24] => ~NO_FANOUT~
wrdata[25] => ~NO_FANOUT~
wrdata[26] => ~NO_FANOUT~
wrdata[27] => ~NO_FANOUT~
wrdata[28] => ~NO_FANOUT~
wrdata[29] => ~NO_FANOUT~
wrdata[30] => ~NO_FANOUT~
wrdata[31] => ~NO_FANOUT~
buttons[0] => rddata.DATAB
buttons[0] => buttons_reg[0].DATAIN
buttons[0] => edges.IN1
buttons[1] => rddata.DATAB
buttons[1] => buttons_reg[1].DATAIN
buttons[1] => edges.IN1
buttons[2] => rddata.DATAB
buttons[2] => buttons_reg[2].DATAIN
buttons[2] => edges.IN1
buttons[3] => rddata.DATAB
buttons[3] => buttons_reg[3].DATAIN
buttons[3] => edges.IN1
rddata[0] <= rddata[0].DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1].DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2].DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3].DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4].DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5].DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6].DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7].DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8].DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9].DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10].DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11].DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12].DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13].DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14].DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15].DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16].DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17].DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18].DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19].DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20].DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21].DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22].DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23].DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24].DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25].DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26].DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27].DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28].DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29].DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30].DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31].DB_MAX_OUTPUT_PORT_TYPE


|GECKO|iNStrUctiOn_RoM:inst4
ClK => instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E.clock
ClK => iD_s_6F8bcbe_62e8365d_e.CLK
cS => iD_s_6F8bcbe_62e8365d_e.IN0
rEaD => iD_s_6F8bcbe_62e8365d_e.IN1
addREss[0] => instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E.aDDrEss[0]
addREss[1] => instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E.aDDrEss[1]
addREss[2] => instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E.aDDrEss[2]
addREss[3] => instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E.aDDrEss[3]
addREss[4] => instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E.aDDrEss[4]
addREss[5] => instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E.aDDrEss[5]
addREss[6] => instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E.aDDrEss[6]
addREss[7] => instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E.aDDrEss[7]
addREss[8] => instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E.aDDrEss[8]
addREss[9] => instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E.aDDrEss[9]
rddaTa[0] <= rddaTa[0].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[1] <= rddaTa[1].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[2] <= rddaTa[2].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[3] <= rddaTa[3].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[4] <= rddaTa[4].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[5] <= rddaTa[5].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[6] <= rddaTa[6].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[7] <= rddaTa[7].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[8] <= rddaTa[8].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[9] <= rddaTa[9].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[10] <= rddaTa[10].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[11] <= rddaTa[11].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[12] <= rddaTa[12].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[13] <= rddaTa[13].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[14] <= rddaTa[14].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[15] <= rddaTa[15].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[16] <= rddaTa[16].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[17] <= rddaTa[17].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[18] <= rddaTa[18].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[19] <= rddaTa[19].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[20] <= rddaTa[20].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[21] <= rddaTa[21].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[22] <= rddaTa[22].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[23] <= rddaTa[23].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[24] <= rddaTa[24].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[25] <= rddaTa[25].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[26] <= rddaTa[26].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[27] <= rddaTa[27].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[28] <= rddaTa[28].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[29] <= rddaTa[29].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[30] <= rddaTa[30].DB_MAX_OUTPUT_PORT_TYPE
rddaTa[31] <= rddaTa[31].DB_MAX_OUTPUT_PORT_TYPE


|GECKO|iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|GECKO|iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s0c1:auto_generated.address_a[0]
address_a[1] => altsyncram_s0c1:auto_generated.address_a[1]
address_a[2] => altsyncram_s0c1:auto_generated.address_a[2]
address_a[3] => altsyncram_s0c1:auto_generated.address_a[3]
address_a[4] => altsyncram_s0c1:auto_generated.address_a[4]
address_a[5] => altsyncram_s0c1:auto_generated.address_a[5]
address_a[6] => altsyncram_s0c1:auto_generated.address_a[6]
address_a[7] => altsyncram_s0c1:auto_generated.address_a[7]
address_a[8] => altsyncram_s0c1:auto_generated.address_a[8]
address_a[9] => altsyncram_s0c1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s0c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s0c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s0c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s0c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s0c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s0c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s0c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s0c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s0c1:auto_generated.q_a[7]
q_a[8] <= altsyncram_s0c1:auto_generated.q_a[8]
q_a[9] <= altsyncram_s0c1:auto_generated.q_a[9]
q_a[10] <= altsyncram_s0c1:auto_generated.q_a[10]
q_a[11] <= altsyncram_s0c1:auto_generated.q_a[11]
q_a[12] <= altsyncram_s0c1:auto_generated.q_a[12]
q_a[13] <= altsyncram_s0c1:auto_generated.q_a[13]
q_a[14] <= altsyncram_s0c1:auto_generated.q_a[14]
q_a[15] <= altsyncram_s0c1:auto_generated.q_a[15]
q_a[16] <= altsyncram_s0c1:auto_generated.q_a[16]
q_a[17] <= altsyncram_s0c1:auto_generated.q_a[17]
q_a[18] <= altsyncram_s0c1:auto_generated.q_a[18]
q_a[19] <= altsyncram_s0c1:auto_generated.q_a[19]
q_a[20] <= altsyncram_s0c1:auto_generated.q_a[20]
q_a[21] <= altsyncram_s0c1:auto_generated.q_a[21]
q_a[22] <= altsyncram_s0c1:auto_generated.q_a[22]
q_a[23] <= altsyncram_s0c1:auto_generated.q_a[23]
q_a[24] <= altsyncram_s0c1:auto_generated.q_a[24]
q_a[25] <= altsyncram_s0c1:auto_generated.q_a[25]
q_a[26] <= altsyncram_s0c1:auto_generated.q_a[26]
q_a[27] <= altsyncram_s0c1:auto_generated.q_a[27]
q_a[28] <= altsyncram_s0c1:auto_generated.q_a[28]
q_a[29] <= altsyncram_s0c1:auto_generated.q_a[29]
q_a[30] <= altsyncram_s0c1:auto_generated.q_a[30]
q_a[31] <= altsyncram_s0c1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GECKO|iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


