/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [8:0] _04_;
  reg [8:0] _05_;
  wire [4:0] _06_;
  wire [21:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire [19:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [28:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z | ~(celloutsig_0_2z);
  assign celloutsig_0_58z = _01_ | ~(celloutsig_0_26z);
  assign celloutsig_0_59z = celloutsig_0_29z[3] | ~(celloutsig_0_48z[2]);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_1z | ~(celloutsig_1_5z[16]);
  assign celloutsig_1_9z = celloutsig_1_5z[3] | ~(in_data[142]);
  assign celloutsig_1_17z = celloutsig_1_9z | ~(celloutsig_1_7z);
  assign celloutsig_1_19z = celloutsig_1_6z[2] | ~(celloutsig_1_8z);
  assign celloutsig_0_15z = celloutsig_0_10z[13] | ~(celloutsig_0_11z);
  assign celloutsig_0_16z = celloutsig_0_15z | ~(celloutsig_0_7z[18]);
  assign celloutsig_0_17z = celloutsig_0_14z | ~(celloutsig_0_16z);
  assign celloutsig_0_18z = in_data[27] | ~(celloutsig_0_6z);
  assign celloutsig_0_23z = in_data[73] | ~(in_data[9]);
  assign celloutsig_0_25z = celloutsig_0_6z | ~(celloutsig_0_12z);
  assign celloutsig_0_26z = celloutsig_0_25z | ~(celloutsig_0_23z);
  assign celloutsig_0_31z = celloutsig_0_20z | ~(celloutsig_0_29z[9]);
  assign celloutsig_0_5z = celloutsig_0_3z[3] ^ _02_;
  assign celloutsig_1_0z = in_data[130] ^ in_data[116];
  assign celloutsig_0_8z = celloutsig_0_4z ^ _02_;
  assign celloutsig_0_19z = celloutsig_0_17z ^ celloutsig_0_15z;
  assign celloutsig_0_24z = celloutsig_0_21z[3] ^ in_data[61];
  reg [4:0] _28_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _28_ <= 5'h00;
    else _28_ <= in_data[13:9];
  assign { _06_[4:3], _02_, _04_[7], _00_ } = _28_;
  reg [11:0] _29_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _29_ <= 12'h000;
    else _29_ <= celloutsig_0_42z[14:3];
  assign { _03_[11:2], _01_, _03_[0] } = _29_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 9'h000;
    else _05_ <= { _02_, _04_[7], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_8z = { celloutsig_1_4z[17:11], celloutsig_1_1z } > { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_11z = in_data[76:58] > celloutsig_0_10z[20:2];
  assign celloutsig_0_12z = celloutsig_0_7z[15:12] > _05_[6:3];
  assign celloutsig_0_14z = { celloutsig_0_7z[15:11], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z } > { celloutsig_0_7z[17:14], _06_[4:3], _02_, _04_[7], _00_, celloutsig_0_11z };
  assign celloutsig_0_1z = in_data[40:33] > in_data[23:16];
  assign celloutsig_0_22z = { _05_[4:2], celloutsig_0_5z, celloutsig_0_8z } > { celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_22z } > { celloutsig_0_21z[8:6], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_30z = { in_data[49:47], celloutsig_0_23z, celloutsig_0_20z } > { celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_37z = celloutsig_0_35z[5:2] || celloutsig_0_7z[6:3];
  assign celloutsig_0_38z = celloutsig_0_35z[3:0] || celloutsig_0_29z[4:1];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } || in_data[134:132];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } || in_data[105:98];
  assign celloutsig_0_6z = { in_data[86:80], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z } || { in_data[50:49], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_16z = celloutsig_1_5z[14:0] || celloutsig_1_4z[20:6];
  assign celloutsig_0_20z = { celloutsig_0_7z[2:0], celloutsig_0_14z } || { celloutsig_0_3z[3:1], celloutsig_0_12z };
  assign celloutsig_0_2z = { _06_[4:3], _02_ } || { in_data[86:85], celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[153:126], celloutsig_1_3z } % { 1'h1, in_data[161:137], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[158:143], celloutsig_1_3z } % { 1'h1, celloutsig_1_4z[23:8] };
  assign celloutsig_0_7z = { _06_[4:3], _02_, _04_[7], _00_, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, in_data[49:38], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_4z[17:15], celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_2z } % { 1'h1, in_data[111:110], celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z } % { 1'h1, in_data[9:8] };
  assign celloutsig_0_21z = in_data[30:22] % { 1'h1, _06_[3], _02_, _04_[7], _00_, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_29z = { celloutsig_0_28z[1:0], celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_2z } % { 1'h1, _05_[6:0], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_17z, in_data[0] };
  assign celloutsig_0_35z = - { celloutsig_0_21z[8:6], celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_3z = - { _06_[3], _02_, _04_[7], celloutsig_0_2z };
  assign celloutsig_0_42z = - { celloutsig_0_21z[8:2], celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_38z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_48z = - celloutsig_0_13z;
  assign celloutsig_1_6z = - { in_data[133], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_10z = - { _05_[3], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_28z = - in_data[78:68];
  assign _03_[1] = _01_;
  assign { _04_[8], _04_[6:0] } = { _02_, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z };
  assign _06_[2:0] = { _02_, _04_[7], _00_ };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
