{
    "title": "Tiny Classifier Circuits: Evolving Accelerators for Tabular Data. (arXiv:2303.00031v2 [cs.AR] UPDATED)",
    "abstract": "A typical machine learning (ML) development cycle for edge computing is to maximise the performance during model training and then minimise the memory/area footprint of the trained model for deployment on edge devices targeting CPUs, GPUs, microcontrollers, or custom hardware accelerators. This paper proposes a methodology for automatically generating predictor circuits for classification of tabular data with comparable prediction performance to conventional ML techniques while using substantially fewer hardware resources and power. The proposed methodology uses an evolutionary algorithm to search over the space of logic gates and automatically generates a classifier circuit with maximised training prediction accuracy. Classifier circuits are so tiny (i.e., consisting of no more than 300 logic gates) that they are called \"Tiny Classifier\" circuits, and can efficiently be implemented in ASIC or on an FPGA. We empirically evaluate the automatic Tiny Classifier circuit generation methodol",
    "link": "http://arxiv.org/abs/2303.00031",
    "context": "Title: Tiny Classifier Circuits: Evolving Accelerators for Tabular Data. (arXiv:2303.00031v2 [cs.AR] UPDATED)\nAbstract: A typical machine learning (ML) development cycle for edge computing is to maximise the performance during model training and then minimise the memory/area footprint of the trained model for deployment on edge devices targeting CPUs, GPUs, microcontrollers, or custom hardware accelerators. This paper proposes a methodology for automatically generating predictor circuits for classification of tabular data with comparable prediction performance to conventional ML techniques while using substantially fewer hardware resources and power. The proposed methodology uses an evolutionary algorithm to search over the space of logic gates and automatically generates a classifier circuit with maximised training prediction accuracy. Classifier circuits are so tiny (i.e., consisting of no more than 300 logic gates) that they are called \"Tiny Classifier\" circuits, and can efficiently be implemented in ASIC or on an FPGA. We empirically evaluate the automatic Tiny Classifier circuit generation methodol",
    "path": "papers/23/03/2303.00031.json",
    "total_tokens": 887,
    "translated_title": "微小分类器电路：用于表格式数据的演化加速器",
    "translated_abstract": "边缘计算中典型的机器学习(ML)开发循环是在模型训练期间最大化性能，然后在部署在针对CPU、GPU、微控制器或定制硬件加速器的边缘设备上时最小化经过训练的模型的内存/面积占用。本文提出了一种自动生成分类器电路的方法，用于对表格式数据进行分类，具有与传统ML技术相当的预测性能，同时使用更少的硬件资源和功耗。该提出的方法利用演化算法在逻辑门空间上进行搜索，并自动生成具有最大化训练预测准确性的分类器电路。分类器电路非常微小(即由不超过300个逻辑门组成)，被称为\"微小分类器\"电路，并可以在ASIC上或者FPGA上高效地实现。我们通过实验证明了自动生成微小分类器电路的方法的有效性。",
    "tldr": "本文提出了一种自动生成分类器电路的方法，用于对表格式数据进行分类，利用演化算法搜索逻辑门空间，生成具有最大化训练预测准确性的微小分类器电路，在使用更少的硬件资源和功耗的同时，具有与传统机器学习技术相当的预测性能。"
}