# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pong.srcs/sources_1/new/adc_if.vhd" \
"../../../../pong.srcs/sources_1/new/adc_if2.vhd" \
"../../../../pong.srcs/sources_1/new/bat_n_ball.vhd" \
"../../../../pong.srcs/sources_1/new/clk_wiz_0.vhd" \
"../../../../pong.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd" \
"../../../../pong.srcs/sources_1/new/vga_sync.vhd" \
"../../../../pong.srcs/sources_1/new/pong.vhd" \

# Do not sort compile order
nosort
