Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Sep  4 04:09:18 2018
| Host         : DESKTOP-GJPCRJL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    87 |
| Unused register locations in slices containing registers |   178 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5230 |         2699 |
| No           | No                    | Yes                    |              80 |           42 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             136 |           60 |
| Yes          | Yes                   | No                     |              24 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------------------+--------------------------------------+------------------+----------------+
|               Clock Signal               |       Enable Signal       |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------------------+--------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                           | U1/tx_buff[4][6]_i_1_n_0  | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[1][6]_i_1_n_0  | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              1 |
|  AES1/ledDone_reg_i_1_n_0                |                           |                                      |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[2][6]_i_1_n_0  | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[6][6]_i_1_n_0  | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[9][6]_i_1_n_0  | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[8][6]_i_1_n_0  | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[7][6]_i_1_n_0  | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[3][6]_i_1_n_0  | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[5][6]_i_1_n_0  | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[10][6]_i_1_n_0 | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[11][6]_i_1_n_0 | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[0][6]_i_1_n_0  | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[14][6]_i_1_n_0 | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[12][6]_i_1_n_0 | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[13][6]_i_1_n_0 | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[15][6]_i_1_n_0 | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/bit_count              | AES1/FSM_onehot_curr_state_reg[61]_0 |                1 |              4 |
|  clk_IBUF_BUFG                           |                           |                                      |                2 |              4 |
|  clk_IBUF_BUFG                           | U1/tx_buff[0][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0            |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[12][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0            |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[14][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0            |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[13][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0            |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[15][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0            |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[8][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[7][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[9][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[6][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0            |                4 |              6 |
|  clk_IBUF_BUFG                           | U1/byte_count             | AES1/FSM_onehot_curr_state_reg[61]_0 |                3 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[18][5]_i_2_n_0 | U1/tx_buff[18][5]_i_1_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[10][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[17][5]_i_2_n_0 | U1/tx_buff[17][5]_i_1_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[3][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0            |                3 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[11][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[4][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[2][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[19][5]_i_2_n_0 | U1/tx_buff[19][5]_i_1_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[1][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[5][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[16][5]_i_2_n_0 | U1/tx_buff[16][5]_i_1_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/p_3_in                 | AES1/FSM_onehot_curr_state_reg[61]_0 |                5 |             14 |
|  clk_IBUF_BUFG                           |                           | U1/tx_buff[15][6]_i_3_n_0            |                8 |             16 |
|  AES1/d6                                 |                           |                                      |                9 |             23 |
|  next_state                              |                           |                                      |               33 |             62 |
|  AES1/d7                                 |                           |                                      |               20 |             64 |
|  AES1/tempRow4                           |                           |                                      |               22 |             64 |
|  clk_IBUF_BUFG                           |                           | AES1/FSM_onehot_curr_state_reg[61]_0 |               34 |             64 |
|  AES1/tempSbox4                          |                           |                                      |               64 |             64 |
|  AES1/d8                                 |                           |                                      |               36 |             84 |
|  AES1/d10                                |                           |                                      |               45 |            128 |
|  AES1/d11                                |                           |                                      |               59 |            128 |
|  AES1/tempSbox7                          |                           |                                      |              128 |            128 |
|  AES1/tempSbox8                          |                           |                                      |              128 |            128 |
|  AES1/w1                                 |                           |                                      |               37 |            128 |
|  AES1/tempSbox6                          |                           |                                      |              128 |            128 |
|  AES1/d20                                |                           |                                      |               37 |            128 |
|  AES1/d21                                |                           |                                      |               68 |            128 |
|  AES1/d17                                |                           |                                      |               69 |            128 |
|  AES1/d18                                |                           |                                      |               41 |            128 |
|  AES1/d19                                |                           |                                      |               66 |            128 |
|  AES1/d24                                |                           |                                      |               46 |            128 |
|  AES1/d25                                |                           |                                      |               68 |            128 |
|  AES1/d26                                |                           |                                      |               36 |            128 |
|  AES1/tempSbox9                          |                           |                                      |              128 |            128 |
|  AES1/d22                                |                           |                                      |               42 |            128 |
|  AES1/d23                                |                           |                                      |               62 |            128 |
|  AES1/d9                                 |                           |                                      |               49 |            128 |
|  AES1/tempSbox10                         |                           |                                      |              128 |            128 |
|  AES1/tempRow10                          |                           |                                      |               35 |            128 |
|  AES1/tempRow11                          |                           |                                      |               33 |            128 |
|  AES1/tempRow12                          |                           |                                      |               44 |            128 |
|  AES1/tempRow13                          |                           |                                      |               41 |            128 |
|  AES1/tempRow6                           |                           |                                      |               38 |            128 |
|  AES1/tempRow7                           |                           |                                      |               38 |            128 |
|  AES1/tempRow8                           |                           |                                      |               40 |            128 |
|  AES1/tempRow9                           |                           |                                      |               40 |            128 |
|  AES1/tempRow5                           |                           |                                      |               42 |            128 |
|  AES1/tempSbox13                         |                           |                                      |              128 |            128 |
|  AES1/tempSbox5                          |                           |                                      |              128 |            128 |
|  AES1/tempSbox11                         |                           |                                      |              128 |            128 |
|  AES1/tempSbox12                         |                           |                                      |              128 |            128 |
|  AES1/d16                                |                           |                                      |               41 |            128 |
|  AES1/d12                                |                           |                                      |               40 |            128 |
|  AES1/d13                                |                           |                                      |               64 |            128 |
|  AES1/d14                                |                           |                                      |               38 |            128 |
|  AES1/d15                                |                           |                                      |               66 |            128 |
|  AES1/FSM_onehot_curr_state_reg_n_0_[60] |                           |                                      |               35 |            128 |
+------------------------------------------+---------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 2      |                     5 |
| 4      |                     2 |
| 5      |                     5 |
| 6      |                    16 |
| 14     |                     1 |
| 16+    |                    46 |
+--------+-----------------------+


