.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set LED__0__MASK, 0x10
.set LED__0__PC, CYREG_PRT5_PC4
.set LED__0__PORT, 5
.set LED__0__SHIFT, 4
.set LED__AG, CYREG_PRT5_AG
.set LED__AMUX, CYREG_PRT5_AMUX
.set LED__BIE, CYREG_PRT5_BIE
.set LED__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED__BYP, CYREG_PRT5_BYP
.set LED__CTL, CYREG_PRT5_CTL
.set LED__DM0, CYREG_PRT5_DM0
.set LED__DM1, CYREG_PRT5_DM1
.set LED__DM2, CYREG_PRT5_DM2
.set LED__DR, CYREG_PRT5_DR
.set LED__INP_DIS, CYREG_PRT5_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT5_LCD_EN
.set LED__MASK, 0x10
.set LED__PORT, 5
.set LED__PRT, CYREG_PRT5_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED__PS, CYREG_PRT5_PS
.set LED__SHIFT, 4
.set LED__SLW, CYREG_PRT5_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT6_PC6
.set Rx_1__0__PORT, 6
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT6_AG
.set Rx_1__AMUX, CYREG_PRT6_AMUX
.set Rx_1__BIE, CYREG_PRT6_BIE
.set Rx_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Rx_1__BYP, CYREG_PRT6_BYP
.set Rx_1__CTL, CYREG_PRT6_CTL
.set Rx_1__DM0, CYREG_PRT6_DM0
.set Rx_1__DM1, CYREG_PRT6_DM1
.set Rx_1__DM2, CYREG_PRT6_DM2
.set Rx_1__DR, CYREG_PRT6_DR
.set Rx_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 6
.set Rx_1__PRT, CYREG_PRT6_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Rx_1__PS, CYREG_PRT6_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SLW, CYREG_PRT6_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT6_PC7
.set Tx_1__0__PORT, 6
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT6_AG
.set Tx_1__AMUX, CYREG_PRT6_AMUX
.set Tx_1__BIE, CYREG_PRT6_BIE
.set Tx_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Tx_1__BYP, CYREG_PRT6_BYP
.set Tx_1__CTL, CYREG_PRT6_CTL
.set Tx_1__DM0, CYREG_PRT6_DM0
.set Tx_1__DM1, CYREG_PRT6_DM1
.set Tx_1__DM2, CYREG_PRT6_DM2
.set Tx_1__DR, CYREG_PRT6_DR
.set Tx_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 6
.set Tx_1__PRT, CYREG_PRT6_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Tx_1__PS, CYREG_PRT6_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SLW, CYREG_PRT6_SLW

/* APWM1 */
.set APWM1__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set APWM1__0__MASK, 0x20
.set APWM1__0__PC, CYREG_PRT4_PC5
.set APWM1__0__PORT, 4
.set APWM1__0__SHIFT, 5
.set APWM1__AG, CYREG_PRT4_AG
.set APWM1__AMUX, CYREG_PRT4_AMUX
.set APWM1__BIE, CYREG_PRT4_BIE
.set APWM1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set APWM1__BYP, CYREG_PRT4_BYP
.set APWM1__CTL, CYREG_PRT4_CTL
.set APWM1__DM0, CYREG_PRT4_DM0
.set APWM1__DM1, CYREG_PRT4_DM1
.set APWM1__DM2, CYREG_PRT4_DM2
.set APWM1__DR, CYREG_PRT4_DR
.set APWM1__INP_DIS, CYREG_PRT4_INP_DIS
.set APWM1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set APWM1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set APWM1__LCD_EN, CYREG_PRT4_LCD_EN
.set APWM1__MASK, 0x20
.set APWM1__PORT, 4
.set APWM1__PRT, CYREG_PRT4_PRT
.set APWM1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set APWM1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set APWM1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set APWM1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set APWM1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set APWM1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set APWM1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set APWM1__PS, CYREG_PRT4_PS
.set APWM1__SHIFT, 5
.set APWM1__SLW, CYREG_PRT4_SLW

/* APWM2 */
.set APWM2__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set APWM2__0__MASK, 0x10
.set APWM2__0__PC, CYREG_PRT4_PC4
.set APWM2__0__PORT, 4
.set APWM2__0__SHIFT, 4
.set APWM2__AG, CYREG_PRT4_AG
.set APWM2__AMUX, CYREG_PRT4_AMUX
.set APWM2__BIE, CYREG_PRT4_BIE
.set APWM2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set APWM2__BYP, CYREG_PRT4_BYP
.set APWM2__CTL, CYREG_PRT4_CTL
.set APWM2__DM0, CYREG_PRT4_DM0
.set APWM2__DM1, CYREG_PRT4_DM1
.set APWM2__DM2, CYREG_PRT4_DM2
.set APWM2__DR, CYREG_PRT4_DR
.set APWM2__INP_DIS, CYREG_PRT4_INP_DIS
.set APWM2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set APWM2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set APWM2__LCD_EN, CYREG_PRT4_LCD_EN
.set APWM2__MASK, 0x10
.set APWM2__PORT, 4
.set APWM2__PRT, CYREG_PRT4_PRT
.set APWM2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set APWM2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set APWM2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set APWM2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set APWM2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set APWM2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set APWM2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set APWM2__PS, CYREG_PRT4_PS
.set APWM2__SHIFT, 4
.set APWM2__SLW, CYREG_PRT4_SLW

/* APWM3 */
.set APWM3__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set APWM3__0__MASK, 0x08
.set APWM3__0__PC, CYREG_PRT4_PC3
.set APWM3__0__PORT, 4
.set APWM3__0__SHIFT, 3
.set APWM3__AG, CYREG_PRT4_AG
.set APWM3__AMUX, CYREG_PRT4_AMUX
.set APWM3__BIE, CYREG_PRT4_BIE
.set APWM3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set APWM3__BYP, CYREG_PRT4_BYP
.set APWM3__CTL, CYREG_PRT4_CTL
.set APWM3__DM0, CYREG_PRT4_DM0
.set APWM3__DM1, CYREG_PRT4_DM1
.set APWM3__DM2, CYREG_PRT4_DM2
.set APWM3__DR, CYREG_PRT4_DR
.set APWM3__INP_DIS, CYREG_PRT4_INP_DIS
.set APWM3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set APWM3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set APWM3__LCD_EN, CYREG_PRT4_LCD_EN
.set APWM3__MASK, 0x08
.set APWM3__PORT, 4
.set APWM3__PRT, CYREG_PRT4_PRT
.set APWM3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set APWM3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set APWM3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set APWM3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set APWM3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set APWM3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set APWM3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set APWM3__PS, CYREG_PRT4_PS
.set APWM3__SHIFT, 3
.set APWM3__SLW, CYREG_PRT4_SLW

/* APWM4 */
.set APWM4__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set APWM4__0__MASK, 0x04
.set APWM4__0__PC, CYREG_PRT4_PC2
.set APWM4__0__PORT, 4
.set APWM4__0__SHIFT, 2
.set APWM4__AG, CYREG_PRT4_AG
.set APWM4__AMUX, CYREG_PRT4_AMUX
.set APWM4__BIE, CYREG_PRT4_BIE
.set APWM4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set APWM4__BYP, CYREG_PRT4_BYP
.set APWM4__CTL, CYREG_PRT4_CTL
.set APWM4__DM0, CYREG_PRT4_DM0
.set APWM4__DM1, CYREG_PRT4_DM1
.set APWM4__DM2, CYREG_PRT4_DM2
.set APWM4__DR, CYREG_PRT4_DR
.set APWM4__INP_DIS, CYREG_PRT4_INP_DIS
.set APWM4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set APWM4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set APWM4__LCD_EN, CYREG_PRT4_LCD_EN
.set APWM4__MASK, 0x04
.set APWM4__PORT, 4
.set APWM4__PRT, CYREG_PRT4_PRT
.set APWM4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set APWM4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set APWM4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set APWM4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set APWM4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set APWM4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set APWM4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set APWM4__PS, CYREG_PRT4_PS
.set APWM4__SHIFT, 2
.set APWM4__SLW, CYREG_PRT4_SLW

/* APWM5 */
.set APWM5__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set APWM5__0__MASK, 0x80
.set APWM5__0__PC, CYREG_PRT0_PC7
.set APWM5__0__PORT, 0
.set APWM5__0__SHIFT, 7
.set APWM5__AG, CYREG_PRT0_AG
.set APWM5__AMUX, CYREG_PRT0_AMUX
.set APWM5__BIE, CYREG_PRT0_BIE
.set APWM5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set APWM5__BYP, CYREG_PRT0_BYP
.set APWM5__CTL, CYREG_PRT0_CTL
.set APWM5__DM0, CYREG_PRT0_DM0
.set APWM5__DM1, CYREG_PRT0_DM1
.set APWM5__DM2, CYREG_PRT0_DM2
.set APWM5__DR, CYREG_PRT0_DR
.set APWM5__INP_DIS, CYREG_PRT0_INP_DIS
.set APWM5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set APWM5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set APWM5__LCD_EN, CYREG_PRT0_LCD_EN
.set APWM5__MASK, 0x80
.set APWM5__PORT, 0
.set APWM5__PRT, CYREG_PRT0_PRT
.set APWM5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set APWM5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set APWM5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set APWM5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set APWM5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set APWM5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set APWM5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set APWM5__PS, CYREG_PRT0_PS
.set APWM5__SHIFT, 7
.set APWM5__SLW, CYREG_PRT0_SLW

/* APWM6 */
.set APWM6__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set APWM6__0__MASK, 0x40
.set APWM6__0__PC, CYREG_PRT0_PC6
.set APWM6__0__PORT, 0
.set APWM6__0__SHIFT, 6
.set APWM6__AG, CYREG_PRT0_AG
.set APWM6__AMUX, CYREG_PRT0_AMUX
.set APWM6__BIE, CYREG_PRT0_BIE
.set APWM6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set APWM6__BYP, CYREG_PRT0_BYP
.set APWM6__CTL, CYREG_PRT0_CTL
.set APWM6__DM0, CYREG_PRT0_DM0
.set APWM6__DM1, CYREG_PRT0_DM1
.set APWM6__DM2, CYREG_PRT0_DM2
.set APWM6__DR, CYREG_PRT0_DR
.set APWM6__INP_DIS, CYREG_PRT0_INP_DIS
.set APWM6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set APWM6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set APWM6__LCD_EN, CYREG_PRT0_LCD_EN
.set APWM6__MASK, 0x40
.set APWM6__PORT, 0
.set APWM6__PRT, CYREG_PRT0_PRT
.set APWM6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set APWM6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set APWM6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set APWM6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set APWM6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set APWM6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set APWM6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set APWM6__PS, CYREG_PRT0_PS
.set APWM6__SHIFT, 6
.set APWM6__SLW, CYREG_PRT0_SLW

/* APWM7 */
.set APWM7__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set APWM7__0__MASK, 0x20
.set APWM7__0__PC, CYREG_PRT0_PC5
.set APWM7__0__PORT, 0
.set APWM7__0__SHIFT, 5
.set APWM7__AG, CYREG_PRT0_AG
.set APWM7__AMUX, CYREG_PRT0_AMUX
.set APWM7__BIE, CYREG_PRT0_BIE
.set APWM7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set APWM7__BYP, CYREG_PRT0_BYP
.set APWM7__CTL, CYREG_PRT0_CTL
.set APWM7__DM0, CYREG_PRT0_DM0
.set APWM7__DM1, CYREG_PRT0_DM1
.set APWM7__DM2, CYREG_PRT0_DM2
.set APWM7__DR, CYREG_PRT0_DR
.set APWM7__INP_DIS, CYREG_PRT0_INP_DIS
.set APWM7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set APWM7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set APWM7__LCD_EN, CYREG_PRT0_LCD_EN
.set APWM7__MASK, 0x20
.set APWM7__PORT, 0
.set APWM7__PRT, CYREG_PRT0_PRT
.set APWM7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set APWM7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set APWM7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set APWM7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set APWM7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set APWM7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set APWM7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set APWM7__PS, CYREG_PRT0_PS
.set APWM7__SHIFT, 5
.set APWM7__SLW, CYREG_PRT0_SLW

/* APWM8 */
.set APWM8__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set APWM8__0__MASK, 0x10
.set APWM8__0__PC, CYREG_PRT0_PC4
.set APWM8__0__PORT, 0
.set APWM8__0__SHIFT, 4
.set APWM8__AG, CYREG_PRT0_AG
.set APWM8__AMUX, CYREG_PRT0_AMUX
.set APWM8__BIE, CYREG_PRT0_BIE
.set APWM8__BIT_MASK, CYREG_PRT0_BIT_MASK
.set APWM8__BYP, CYREG_PRT0_BYP
.set APWM8__CTL, CYREG_PRT0_CTL
.set APWM8__DM0, CYREG_PRT0_DM0
.set APWM8__DM1, CYREG_PRT0_DM1
.set APWM8__DM2, CYREG_PRT0_DM2
.set APWM8__DR, CYREG_PRT0_DR
.set APWM8__INP_DIS, CYREG_PRT0_INP_DIS
.set APWM8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set APWM8__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set APWM8__LCD_EN, CYREG_PRT0_LCD_EN
.set APWM8__MASK, 0x10
.set APWM8__PORT, 0
.set APWM8__PRT, CYREG_PRT0_PRT
.set APWM8__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set APWM8__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set APWM8__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set APWM8__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set APWM8__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set APWM8__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set APWM8__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set APWM8__PS, CYREG_PRT0_PS
.set APWM8__SHIFT, 4
.set APWM8__SLW, CYREG_PRT0_SLW

/* APWM9 */
.set APWM9__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set APWM9__0__MASK, 0x08
.set APWM9__0__PC, CYREG_PRT0_PC3
.set APWM9__0__PORT, 0
.set APWM9__0__SHIFT, 3
.set APWM9__AG, CYREG_PRT0_AG
.set APWM9__AMUX, CYREG_PRT0_AMUX
.set APWM9__BIE, CYREG_PRT0_BIE
.set APWM9__BIT_MASK, CYREG_PRT0_BIT_MASK
.set APWM9__BYP, CYREG_PRT0_BYP
.set APWM9__CTL, CYREG_PRT0_CTL
.set APWM9__DM0, CYREG_PRT0_DM0
.set APWM9__DM1, CYREG_PRT0_DM1
.set APWM9__DM2, CYREG_PRT0_DM2
.set APWM9__DR, CYREG_PRT0_DR
.set APWM9__INP_DIS, CYREG_PRT0_INP_DIS
.set APWM9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set APWM9__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set APWM9__LCD_EN, CYREG_PRT0_LCD_EN
.set APWM9__MASK, 0x08
.set APWM9__PORT, 0
.set APWM9__PRT, CYREG_PRT0_PRT
.set APWM9__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set APWM9__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set APWM9__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set APWM9__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set APWM9__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set APWM9__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set APWM9__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set APWM9__PS, CYREG_PRT0_PS
.set APWM9__SHIFT, 3
.set APWM9__SLW, CYREG_PRT0_SLW

/* I2C_1_I2C_FF */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL_1__0__MASK, 0x10
.set SCL_1__0__PC, CYREG_PRT12_PC4
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 4
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x10
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 4
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA_1__0__MASK, 0x20
.set SDA_1__0__PC, CYREG_PRT12_PC5
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 5
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x20
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 5
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* APWM10 */
.set APWM10__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set APWM10__0__MASK, 0x04
.set APWM10__0__PC, CYREG_PRT0_PC2
.set APWM10__0__PORT, 0
.set APWM10__0__SHIFT, 2
.set APWM10__AG, CYREG_PRT0_AG
.set APWM10__AMUX, CYREG_PRT0_AMUX
.set APWM10__BIE, CYREG_PRT0_BIE
.set APWM10__BIT_MASK, CYREG_PRT0_BIT_MASK
.set APWM10__BYP, CYREG_PRT0_BYP
.set APWM10__CTL, CYREG_PRT0_CTL
.set APWM10__DM0, CYREG_PRT0_DM0
.set APWM10__DM1, CYREG_PRT0_DM1
.set APWM10__DM2, CYREG_PRT0_DM2
.set APWM10__DR, CYREG_PRT0_DR
.set APWM10__INP_DIS, CYREG_PRT0_INP_DIS
.set APWM10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set APWM10__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set APWM10__LCD_EN, CYREG_PRT0_LCD_EN
.set APWM10__MASK, 0x04
.set APWM10__PORT, 0
.set APWM10__PRT, CYREG_PRT0_PRT
.set APWM10__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set APWM10__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set APWM10__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set APWM10__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set APWM10__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set APWM10__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set APWM10__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set APWM10__PS, CYREG_PRT0_PS
.set APWM10__SHIFT, 2
.set APWM10__SLW, CYREG_PRT0_SLW

/* APWM11 */
.set APWM11__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set APWM11__0__MASK, 0x02
.set APWM11__0__PC, CYREG_PRT0_PC1
.set APWM11__0__PORT, 0
.set APWM11__0__SHIFT, 1
.set APWM11__AG, CYREG_PRT0_AG
.set APWM11__AMUX, CYREG_PRT0_AMUX
.set APWM11__BIE, CYREG_PRT0_BIE
.set APWM11__BIT_MASK, CYREG_PRT0_BIT_MASK
.set APWM11__BYP, CYREG_PRT0_BYP
.set APWM11__CTL, CYREG_PRT0_CTL
.set APWM11__DM0, CYREG_PRT0_DM0
.set APWM11__DM1, CYREG_PRT0_DM1
.set APWM11__DM2, CYREG_PRT0_DM2
.set APWM11__DR, CYREG_PRT0_DR
.set APWM11__INP_DIS, CYREG_PRT0_INP_DIS
.set APWM11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set APWM11__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set APWM11__LCD_EN, CYREG_PRT0_LCD_EN
.set APWM11__MASK, 0x02
.set APWM11__PORT, 0
.set APWM11__PRT, CYREG_PRT0_PRT
.set APWM11__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set APWM11__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set APWM11__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set APWM11__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set APWM11__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set APWM11__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set APWM11__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set APWM11__PS, CYREG_PRT0_PS
.set APWM11__SHIFT, 1
.set APWM11__SLW, CYREG_PRT0_SLW

/* APWM12 */
.set APWM12__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set APWM12__0__MASK, 0x01
.set APWM12__0__PC, CYREG_PRT0_PC0
.set APWM12__0__PORT, 0
.set APWM12__0__SHIFT, 0
.set APWM12__AG, CYREG_PRT0_AG
.set APWM12__AMUX, CYREG_PRT0_AMUX
.set APWM12__BIE, CYREG_PRT0_BIE
.set APWM12__BIT_MASK, CYREG_PRT0_BIT_MASK
.set APWM12__BYP, CYREG_PRT0_BYP
.set APWM12__CTL, CYREG_PRT0_CTL
.set APWM12__DM0, CYREG_PRT0_DM0
.set APWM12__DM1, CYREG_PRT0_DM1
.set APWM12__DM2, CYREG_PRT0_DM2
.set APWM12__DR, CYREG_PRT0_DR
.set APWM12__INP_DIS, CYREG_PRT0_INP_DIS
.set APWM12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set APWM12__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set APWM12__LCD_EN, CYREG_PRT0_LCD_EN
.set APWM12__MASK, 0x01
.set APWM12__PORT, 0
.set APWM12__PRT, CYREG_PRT0_PRT
.set APWM12__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set APWM12__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set APWM12__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set APWM12__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set APWM12__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set APWM12__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set APWM12__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set APWM12__PS, CYREG_PRT0_PS
.set APWM12__SHIFT, 0
.set APWM12__SLW, CYREG_PRT0_SLW

/* APWM13 */
.set APWM13__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set APWM13__0__MASK, 0x02
.set APWM13__0__PC, CYREG_PRT4_PC1
.set APWM13__0__PORT, 4
.set APWM13__0__SHIFT, 1
.set APWM13__AG, CYREG_PRT4_AG
.set APWM13__AMUX, CYREG_PRT4_AMUX
.set APWM13__BIE, CYREG_PRT4_BIE
.set APWM13__BIT_MASK, CYREG_PRT4_BIT_MASK
.set APWM13__BYP, CYREG_PRT4_BYP
.set APWM13__CTL, CYREG_PRT4_CTL
.set APWM13__DM0, CYREG_PRT4_DM0
.set APWM13__DM1, CYREG_PRT4_DM1
.set APWM13__DM2, CYREG_PRT4_DM2
.set APWM13__DR, CYREG_PRT4_DR
.set APWM13__INP_DIS, CYREG_PRT4_INP_DIS
.set APWM13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set APWM13__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set APWM13__LCD_EN, CYREG_PRT4_LCD_EN
.set APWM13__MASK, 0x02
.set APWM13__PORT, 4
.set APWM13__PRT, CYREG_PRT4_PRT
.set APWM13__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set APWM13__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set APWM13__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set APWM13__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set APWM13__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set APWM13__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set APWM13__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set APWM13__PS, CYREG_PRT4_PS
.set APWM13__SHIFT, 1
.set APWM13__SLW, CYREG_PRT4_SLW

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB03_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB02_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB02_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB02_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB02_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB02_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB02_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x00
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x01
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x01

/* A_PWM_IN */
.set A_PWM_IN__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set A_PWM_IN__0__MASK, 0x80
.set A_PWM_IN__0__PC, CYREG_PRT4_PC7
.set A_PWM_IN__0__PORT, 4
.set A_PWM_IN__0__SHIFT, 7
.set A_PWM_IN__AG, CYREG_PRT4_AG
.set A_PWM_IN__AMUX, CYREG_PRT4_AMUX
.set A_PWM_IN__BIE, CYREG_PRT4_BIE
.set A_PWM_IN__BIT_MASK, CYREG_PRT4_BIT_MASK
.set A_PWM_IN__BYP, CYREG_PRT4_BYP
.set A_PWM_IN__CTL, CYREG_PRT4_CTL
.set A_PWM_IN__DM0, CYREG_PRT4_DM0
.set A_PWM_IN__DM1, CYREG_PRT4_DM1
.set A_PWM_IN__DM2, CYREG_PRT4_DM2
.set A_PWM_IN__DR, CYREG_PRT4_DR
.set A_PWM_IN__INP_DIS, CYREG_PRT4_INP_DIS
.set A_PWM_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set A_PWM_IN__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set A_PWM_IN__LCD_EN, CYREG_PRT4_LCD_EN
.set A_PWM_IN__MASK, 0x80
.set A_PWM_IN__PORT, 4
.set A_PWM_IN__PRT, CYREG_PRT4_PRT
.set A_PWM_IN__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set A_PWM_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set A_PWM_IN__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set A_PWM_IN__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set A_PWM_IN__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set A_PWM_IN__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set A_PWM_IN__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set A_PWM_IN__PS, CYREG_PRT4_PS
.set A_PWM_IN__SHIFT, 7
.set A_PWM_IN__SLW, CYREG_PRT4_SLW

/* B_PWM_IN */
.set B_PWM_IN__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set B_PWM_IN__0__MASK, 0x40
.set B_PWM_IN__0__PC, CYREG_PRT4_PC6
.set B_PWM_IN__0__PORT, 4
.set B_PWM_IN__0__SHIFT, 6
.set B_PWM_IN__AG, CYREG_PRT4_AG
.set B_PWM_IN__AMUX, CYREG_PRT4_AMUX
.set B_PWM_IN__BIE, CYREG_PRT4_BIE
.set B_PWM_IN__BIT_MASK, CYREG_PRT4_BIT_MASK
.set B_PWM_IN__BYP, CYREG_PRT4_BYP
.set B_PWM_IN__CTL, CYREG_PRT4_CTL
.set B_PWM_IN__DM0, CYREG_PRT4_DM0
.set B_PWM_IN__DM1, CYREG_PRT4_DM1
.set B_PWM_IN__DM2, CYREG_PRT4_DM2
.set B_PWM_IN__DR, CYREG_PRT4_DR
.set B_PWM_IN__INP_DIS, CYREG_PRT4_INP_DIS
.set B_PWM_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set B_PWM_IN__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set B_PWM_IN__LCD_EN, CYREG_PRT4_LCD_EN
.set B_PWM_IN__MASK, 0x40
.set B_PWM_IN__PORT, 4
.set B_PWM_IN__PRT, CYREG_PRT4_PRT
.set B_PWM_IN__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set B_PWM_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set B_PWM_IN__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set B_PWM_IN__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set B_PWM_IN__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set B_PWM_IN__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set B_PWM_IN__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set B_PWM_IN__PS, CYREG_PRT4_PS
.set B_PWM_IN__SHIFT, 6
.set B_PWM_IN__SLW, CYREG_PRT4_SLW

/* B_PWM_OUT1 */
.set B_PWM_OUT1__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set B_PWM_OUT1__0__MASK, 0x01
.set B_PWM_OUT1__0__PC, CYREG_PRT4_PC0
.set B_PWM_OUT1__0__PORT, 4
.set B_PWM_OUT1__0__SHIFT, 0
.set B_PWM_OUT1__AG, CYREG_PRT4_AG
.set B_PWM_OUT1__AMUX, CYREG_PRT4_AMUX
.set B_PWM_OUT1__BIE, CYREG_PRT4_BIE
.set B_PWM_OUT1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set B_PWM_OUT1__BYP, CYREG_PRT4_BYP
.set B_PWM_OUT1__CTL, CYREG_PRT4_CTL
.set B_PWM_OUT1__DM0, CYREG_PRT4_DM0
.set B_PWM_OUT1__DM1, CYREG_PRT4_DM1
.set B_PWM_OUT1__DM2, CYREG_PRT4_DM2
.set B_PWM_OUT1__DR, CYREG_PRT4_DR
.set B_PWM_OUT1__INP_DIS, CYREG_PRT4_INP_DIS
.set B_PWM_OUT1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set B_PWM_OUT1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set B_PWM_OUT1__LCD_EN, CYREG_PRT4_LCD_EN
.set B_PWM_OUT1__MASK, 0x01
.set B_PWM_OUT1__PORT, 4
.set B_PWM_OUT1__PRT, CYREG_PRT4_PRT
.set B_PWM_OUT1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set B_PWM_OUT1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set B_PWM_OUT1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set B_PWM_OUT1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set B_PWM_OUT1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set B_PWM_OUT1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set B_PWM_OUT1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set B_PWM_OUT1__PS, CYREG_PRT4_PS
.set B_PWM_OUT1__SHIFT, 0
.set B_PWM_OUT1__SLW, CYREG_PRT4_SLW

/* B_PWM_OUT2 */
.set B_PWM_OUT2__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set B_PWM_OUT2__0__MASK, 0x08
.set B_PWM_OUT2__0__PC, CYREG_PRT12_PC3
.set B_PWM_OUT2__0__PORT, 12
.set B_PWM_OUT2__0__SHIFT, 3
.set B_PWM_OUT2__AG, CYREG_PRT12_AG
.set B_PWM_OUT2__BIE, CYREG_PRT12_BIE
.set B_PWM_OUT2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set B_PWM_OUT2__BYP, CYREG_PRT12_BYP
.set B_PWM_OUT2__DM0, CYREG_PRT12_DM0
.set B_PWM_OUT2__DM1, CYREG_PRT12_DM1
.set B_PWM_OUT2__DM2, CYREG_PRT12_DM2
.set B_PWM_OUT2__DR, CYREG_PRT12_DR
.set B_PWM_OUT2__INP_DIS, CYREG_PRT12_INP_DIS
.set B_PWM_OUT2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set B_PWM_OUT2__MASK, 0x08
.set B_PWM_OUT2__PORT, 12
.set B_PWM_OUT2__PRT, CYREG_PRT12_PRT
.set B_PWM_OUT2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set B_PWM_OUT2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set B_PWM_OUT2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set B_PWM_OUT2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set B_PWM_OUT2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set B_PWM_OUT2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set B_PWM_OUT2__PS, CYREG_PRT12_PS
.set B_PWM_OUT2__SHIFT, 3
.set B_PWM_OUT2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set B_PWM_OUT2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set B_PWM_OUT2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set B_PWM_OUT2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set B_PWM_OUT2__SLW, CYREG_PRT12_SLW

/* B_PWM_OUT3 */
.set B_PWM_OUT3__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set B_PWM_OUT3__0__MASK, 0x04
.set B_PWM_OUT3__0__PC, CYREG_PRT12_PC2
.set B_PWM_OUT3__0__PORT, 12
.set B_PWM_OUT3__0__SHIFT, 2
.set B_PWM_OUT3__AG, CYREG_PRT12_AG
.set B_PWM_OUT3__BIE, CYREG_PRT12_BIE
.set B_PWM_OUT3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set B_PWM_OUT3__BYP, CYREG_PRT12_BYP
.set B_PWM_OUT3__DM0, CYREG_PRT12_DM0
.set B_PWM_OUT3__DM1, CYREG_PRT12_DM1
.set B_PWM_OUT3__DM2, CYREG_PRT12_DM2
.set B_PWM_OUT3__DR, CYREG_PRT12_DR
.set B_PWM_OUT3__INP_DIS, CYREG_PRT12_INP_DIS
.set B_PWM_OUT3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set B_PWM_OUT3__MASK, 0x04
.set B_PWM_OUT3__PORT, 12
.set B_PWM_OUT3__PRT, CYREG_PRT12_PRT
.set B_PWM_OUT3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set B_PWM_OUT3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set B_PWM_OUT3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set B_PWM_OUT3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set B_PWM_OUT3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set B_PWM_OUT3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set B_PWM_OUT3__PS, CYREG_PRT12_PS
.set B_PWM_OUT3__SHIFT, 2
.set B_PWM_OUT3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set B_PWM_OUT3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set B_PWM_OUT3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set B_PWM_OUT3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set B_PWM_OUT3__SLW, CYREG_PRT12_SLW

/* B_PWM_OUT4 */
.set B_PWM_OUT4__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set B_PWM_OUT4__0__MASK, 0x08
.set B_PWM_OUT4__0__PC, CYREG_IO_PC_PRT15_PC3
.set B_PWM_OUT4__0__PORT, 15
.set B_PWM_OUT4__0__SHIFT, 3
.set B_PWM_OUT4__AG, CYREG_PRT15_AG
.set B_PWM_OUT4__AMUX, CYREG_PRT15_AMUX
.set B_PWM_OUT4__BIE, CYREG_PRT15_BIE
.set B_PWM_OUT4__BIT_MASK, CYREG_PRT15_BIT_MASK
.set B_PWM_OUT4__BYP, CYREG_PRT15_BYP
.set B_PWM_OUT4__CTL, CYREG_PRT15_CTL
.set B_PWM_OUT4__DM0, CYREG_PRT15_DM0
.set B_PWM_OUT4__DM1, CYREG_PRT15_DM1
.set B_PWM_OUT4__DM2, CYREG_PRT15_DM2
.set B_PWM_OUT4__DR, CYREG_PRT15_DR
.set B_PWM_OUT4__INP_DIS, CYREG_PRT15_INP_DIS
.set B_PWM_OUT4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set B_PWM_OUT4__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set B_PWM_OUT4__LCD_EN, CYREG_PRT15_LCD_EN
.set B_PWM_OUT4__MASK, 0x08
.set B_PWM_OUT4__PORT, 15
.set B_PWM_OUT4__PRT, CYREG_PRT15_PRT
.set B_PWM_OUT4__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set B_PWM_OUT4__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set B_PWM_OUT4__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set B_PWM_OUT4__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set B_PWM_OUT4__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set B_PWM_OUT4__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set B_PWM_OUT4__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set B_PWM_OUT4__PS, CYREG_PRT15_PS
.set B_PWM_OUT4__SHIFT, 3
.set B_PWM_OUT4__SLW, CYREG_PRT15_SLW

/* B_PWM_OUT5 */
.set B_PWM_OUT5__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set B_PWM_OUT5__0__MASK, 0x04
.set B_PWM_OUT5__0__PC, CYREG_IO_PC_PRT15_PC2
.set B_PWM_OUT5__0__PORT, 15
.set B_PWM_OUT5__0__SHIFT, 2
.set B_PWM_OUT5__AG, CYREG_PRT15_AG
.set B_PWM_OUT5__AMUX, CYREG_PRT15_AMUX
.set B_PWM_OUT5__BIE, CYREG_PRT15_BIE
.set B_PWM_OUT5__BIT_MASK, CYREG_PRT15_BIT_MASK
.set B_PWM_OUT5__BYP, CYREG_PRT15_BYP
.set B_PWM_OUT5__CTL, CYREG_PRT15_CTL
.set B_PWM_OUT5__DM0, CYREG_PRT15_DM0
.set B_PWM_OUT5__DM1, CYREG_PRT15_DM1
.set B_PWM_OUT5__DM2, CYREG_PRT15_DM2
.set B_PWM_OUT5__DR, CYREG_PRT15_DR
.set B_PWM_OUT5__INP_DIS, CYREG_PRT15_INP_DIS
.set B_PWM_OUT5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set B_PWM_OUT5__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set B_PWM_OUT5__LCD_EN, CYREG_PRT15_LCD_EN
.set B_PWM_OUT5__MASK, 0x04
.set B_PWM_OUT5__PORT, 15
.set B_PWM_OUT5__PRT, CYREG_PRT15_PRT
.set B_PWM_OUT5__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set B_PWM_OUT5__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set B_PWM_OUT5__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set B_PWM_OUT5__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set B_PWM_OUT5__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set B_PWM_OUT5__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set B_PWM_OUT5__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set B_PWM_OUT5__PS, CYREG_PRT15_PS
.set B_PWM_OUT5__SHIFT, 2
.set B_PWM_OUT5__SLW, CYREG_PRT15_SLW

/* B_PWM_OUT6 */
.set B_PWM_OUT6__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set B_PWM_OUT6__0__MASK, 0x02
.set B_PWM_OUT6__0__PC, CYREG_PRT12_PC1
.set B_PWM_OUT6__0__PORT, 12
.set B_PWM_OUT6__0__SHIFT, 1
.set B_PWM_OUT6__AG, CYREG_PRT12_AG
.set B_PWM_OUT6__BIE, CYREG_PRT12_BIE
.set B_PWM_OUT6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set B_PWM_OUT6__BYP, CYREG_PRT12_BYP
.set B_PWM_OUT6__DM0, CYREG_PRT12_DM0
.set B_PWM_OUT6__DM1, CYREG_PRT12_DM1
.set B_PWM_OUT6__DM2, CYREG_PRT12_DM2
.set B_PWM_OUT6__DR, CYREG_PRT12_DR
.set B_PWM_OUT6__INP_DIS, CYREG_PRT12_INP_DIS
.set B_PWM_OUT6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set B_PWM_OUT6__MASK, 0x02
.set B_PWM_OUT6__PORT, 12
.set B_PWM_OUT6__PRT, CYREG_PRT12_PRT
.set B_PWM_OUT6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set B_PWM_OUT6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set B_PWM_OUT6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set B_PWM_OUT6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set B_PWM_OUT6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set B_PWM_OUT6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set B_PWM_OUT6__PS, CYREG_PRT12_PS
.set B_PWM_OUT6__SHIFT, 1
.set B_PWM_OUT6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set B_PWM_OUT6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set B_PWM_OUT6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set B_PWM_OUT6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set B_PWM_OUT6__SLW, CYREG_PRT12_SLW

/* B_PWM_OUT7 */
.set B_PWM_OUT7__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set B_PWM_OUT7__0__MASK, 0x01
.set B_PWM_OUT7__0__PC, CYREG_PRT12_PC0
.set B_PWM_OUT7__0__PORT, 12
.set B_PWM_OUT7__0__SHIFT, 0
.set B_PWM_OUT7__AG, CYREG_PRT12_AG
.set B_PWM_OUT7__BIE, CYREG_PRT12_BIE
.set B_PWM_OUT7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set B_PWM_OUT7__BYP, CYREG_PRT12_BYP
.set B_PWM_OUT7__DM0, CYREG_PRT12_DM0
.set B_PWM_OUT7__DM1, CYREG_PRT12_DM1
.set B_PWM_OUT7__DM2, CYREG_PRT12_DM2
.set B_PWM_OUT7__DR, CYREG_PRT12_DR
.set B_PWM_OUT7__INP_DIS, CYREG_PRT12_INP_DIS
.set B_PWM_OUT7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set B_PWM_OUT7__MASK, 0x01
.set B_PWM_OUT7__PORT, 12
.set B_PWM_OUT7__PRT, CYREG_PRT12_PRT
.set B_PWM_OUT7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set B_PWM_OUT7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set B_PWM_OUT7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set B_PWM_OUT7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set B_PWM_OUT7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set B_PWM_OUT7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set B_PWM_OUT7__PS, CYREG_PRT12_PS
.set B_PWM_OUT7__SHIFT, 0
.set B_PWM_OUT7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set B_PWM_OUT7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set B_PWM_OUT7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set B_PWM_OUT7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set B_PWM_OUT7__SLW, CYREG_PRT12_SLW

/* B_PWM_OUT8 */
.set B_PWM_OUT8__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set B_PWM_OUT8__0__MASK, 0x80
.set B_PWM_OUT8__0__PC, CYREG_PRT3_PC7
.set B_PWM_OUT8__0__PORT, 3
.set B_PWM_OUT8__0__SHIFT, 7
.set B_PWM_OUT8__AG, CYREG_PRT3_AG
.set B_PWM_OUT8__AMUX, CYREG_PRT3_AMUX
.set B_PWM_OUT8__BIE, CYREG_PRT3_BIE
.set B_PWM_OUT8__BIT_MASK, CYREG_PRT3_BIT_MASK
.set B_PWM_OUT8__BYP, CYREG_PRT3_BYP
.set B_PWM_OUT8__CTL, CYREG_PRT3_CTL
.set B_PWM_OUT8__DM0, CYREG_PRT3_DM0
.set B_PWM_OUT8__DM1, CYREG_PRT3_DM1
.set B_PWM_OUT8__DM2, CYREG_PRT3_DM2
.set B_PWM_OUT8__DR, CYREG_PRT3_DR
.set B_PWM_OUT8__INP_DIS, CYREG_PRT3_INP_DIS
.set B_PWM_OUT8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set B_PWM_OUT8__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set B_PWM_OUT8__LCD_EN, CYREG_PRT3_LCD_EN
.set B_PWM_OUT8__MASK, 0x80
.set B_PWM_OUT8__PORT, 3
.set B_PWM_OUT8__PRT, CYREG_PRT3_PRT
.set B_PWM_OUT8__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set B_PWM_OUT8__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set B_PWM_OUT8__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set B_PWM_OUT8__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set B_PWM_OUT8__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set B_PWM_OUT8__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set B_PWM_OUT8__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set B_PWM_OUT8__PS, CYREG_PRT3_PS
.set B_PWM_OUT8__SHIFT, 7
.set B_PWM_OUT8__SLW, CYREG_PRT3_SLW

/* B_PWM_OUT9 */
.set B_PWM_OUT9__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set B_PWM_OUT9__0__MASK, 0x40
.set B_PWM_OUT9__0__PC, CYREG_PRT3_PC6
.set B_PWM_OUT9__0__PORT, 3
.set B_PWM_OUT9__0__SHIFT, 6
.set B_PWM_OUT9__AG, CYREG_PRT3_AG
.set B_PWM_OUT9__AMUX, CYREG_PRT3_AMUX
.set B_PWM_OUT9__BIE, CYREG_PRT3_BIE
.set B_PWM_OUT9__BIT_MASK, CYREG_PRT3_BIT_MASK
.set B_PWM_OUT9__BYP, CYREG_PRT3_BYP
.set B_PWM_OUT9__CTL, CYREG_PRT3_CTL
.set B_PWM_OUT9__DM0, CYREG_PRT3_DM0
.set B_PWM_OUT9__DM1, CYREG_PRT3_DM1
.set B_PWM_OUT9__DM2, CYREG_PRT3_DM2
.set B_PWM_OUT9__DR, CYREG_PRT3_DR
.set B_PWM_OUT9__INP_DIS, CYREG_PRT3_INP_DIS
.set B_PWM_OUT9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set B_PWM_OUT9__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set B_PWM_OUT9__LCD_EN, CYREG_PRT3_LCD_EN
.set B_PWM_OUT9__MASK, 0x40
.set B_PWM_OUT9__PORT, 3
.set B_PWM_OUT9__PRT, CYREG_PRT3_PRT
.set B_PWM_OUT9__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set B_PWM_OUT9__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set B_PWM_OUT9__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set B_PWM_OUT9__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set B_PWM_OUT9__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set B_PWM_OUT9__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set B_PWM_OUT9__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set B_PWM_OUT9__PS, CYREG_PRT3_PS
.set B_PWM_OUT9__SHIFT, 6
.set B_PWM_OUT9__SLW, CYREG_PRT3_SLW

/* B_PWM_OUT10 */
.set B_PWM_OUT10__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set B_PWM_OUT10__0__MASK, 0x20
.set B_PWM_OUT10__0__PC, CYREG_PRT3_PC5
.set B_PWM_OUT10__0__PORT, 3
.set B_PWM_OUT10__0__SHIFT, 5
.set B_PWM_OUT10__AG, CYREG_PRT3_AG
.set B_PWM_OUT10__AMUX, CYREG_PRT3_AMUX
.set B_PWM_OUT10__BIE, CYREG_PRT3_BIE
.set B_PWM_OUT10__BIT_MASK, CYREG_PRT3_BIT_MASK
.set B_PWM_OUT10__BYP, CYREG_PRT3_BYP
.set B_PWM_OUT10__CTL, CYREG_PRT3_CTL
.set B_PWM_OUT10__DM0, CYREG_PRT3_DM0
.set B_PWM_OUT10__DM1, CYREG_PRT3_DM1
.set B_PWM_OUT10__DM2, CYREG_PRT3_DM2
.set B_PWM_OUT10__DR, CYREG_PRT3_DR
.set B_PWM_OUT10__INP_DIS, CYREG_PRT3_INP_DIS
.set B_PWM_OUT10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set B_PWM_OUT10__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set B_PWM_OUT10__LCD_EN, CYREG_PRT3_LCD_EN
.set B_PWM_OUT10__MASK, 0x20
.set B_PWM_OUT10__PORT, 3
.set B_PWM_OUT10__PRT, CYREG_PRT3_PRT
.set B_PWM_OUT10__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set B_PWM_OUT10__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set B_PWM_OUT10__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set B_PWM_OUT10__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set B_PWM_OUT10__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set B_PWM_OUT10__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set B_PWM_OUT10__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set B_PWM_OUT10__PS, CYREG_PRT3_PS
.set B_PWM_OUT10__SHIFT, 5
.set B_PWM_OUT10__SLW, CYREG_PRT3_SLW

/* B_PWM_OUT11 */
.set B_PWM_OUT11__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set B_PWM_OUT11__0__MASK, 0x10
.set B_PWM_OUT11__0__PC, CYREG_PRT3_PC4
.set B_PWM_OUT11__0__PORT, 3
.set B_PWM_OUT11__0__SHIFT, 4
.set B_PWM_OUT11__AG, CYREG_PRT3_AG
.set B_PWM_OUT11__AMUX, CYREG_PRT3_AMUX
.set B_PWM_OUT11__BIE, CYREG_PRT3_BIE
.set B_PWM_OUT11__BIT_MASK, CYREG_PRT3_BIT_MASK
.set B_PWM_OUT11__BYP, CYREG_PRT3_BYP
.set B_PWM_OUT11__CTL, CYREG_PRT3_CTL
.set B_PWM_OUT11__DM0, CYREG_PRT3_DM0
.set B_PWM_OUT11__DM1, CYREG_PRT3_DM1
.set B_PWM_OUT11__DM2, CYREG_PRT3_DM2
.set B_PWM_OUT11__DR, CYREG_PRT3_DR
.set B_PWM_OUT11__INP_DIS, CYREG_PRT3_INP_DIS
.set B_PWM_OUT11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set B_PWM_OUT11__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set B_PWM_OUT11__LCD_EN, CYREG_PRT3_LCD_EN
.set B_PWM_OUT11__MASK, 0x10
.set B_PWM_OUT11__PORT, 3
.set B_PWM_OUT11__PRT, CYREG_PRT3_PRT
.set B_PWM_OUT11__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set B_PWM_OUT11__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set B_PWM_OUT11__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set B_PWM_OUT11__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set B_PWM_OUT11__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set B_PWM_OUT11__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set B_PWM_OUT11__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set B_PWM_OUT11__PS, CYREG_PRT3_PS
.set B_PWM_OUT11__SHIFT, 4
.set B_PWM_OUT11__SLW, CYREG_PRT3_SLW

/* B_PWM_OUT12 */
.set B_PWM_OUT12__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set B_PWM_OUT12__0__MASK, 0x08
.set B_PWM_OUT12__0__PC, CYREG_PRT3_PC3
.set B_PWM_OUT12__0__PORT, 3
.set B_PWM_OUT12__0__SHIFT, 3
.set B_PWM_OUT12__AG, CYREG_PRT3_AG
.set B_PWM_OUT12__AMUX, CYREG_PRT3_AMUX
.set B_PWM_OUT12__BIE, CYREG_PRT3_BIE
.set B_PWM_OUT12__BIT_MASK, CYREG_PRT3_BIT_MASK
.set B_PWM_OUT12__BYP, CYREG_PRT3_BYP
.set B_PWM_OUT12__CTL, CYREG_PRT3_CTL
.set B_PWM_OUT12__DM0, CYREG_PRT3_DM0
.set B_PWM_OUT12__DM1, CYREG_PRT3_DM1
.set B_PWM_OUT12__DM2, CYREG_PRT3_DM2
.set B_PWM_OUT12__DR, CYREG_PRT3_DR
.set B_PWM_OUT12__INP_DIS, CYREG_PRT3_INP_DIS
.set B_PWM_OUT12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set B_PWM_OUT12__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set B_PWM_OUT12__LCD_EN, CYREG_PRT3_LCD_EN
.set B_PWM_OUT12__MASK, 0x08
.set B_PWM_OUT12__PORT, 3
.set B_PWM_OUT12__PRT, CYREG_PRT3_PRT
.set B_PWM_OUT12__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set B_PWM_OUT12__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set B_PWM_OUT12__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set B_PWM_OUT12__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set B_PWM_OUT12__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set B_PWM_OUT12__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set B_PWM_OUT12__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set B_PWM_OUT12__PS, CYREG_PRT3_PS
.set B_PWM_OUT12__SHIFT, 3
.set B_PWM_OUT12__SLW, CYREG_PRT3_SLW

/* B_PWM_OUT13 */
.set B_PWM_OUT13__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set B_PWM_OUT13__0__MASK, 0x04
.set B_PWM_OUT13__0__PC, CYREG_PRT3_PC2
.set B_PWM_OUT13__0__PORT, 3
.set B_PWM_OUT13__0__SHIFT, 2
.set B_PWM_OUT13__AG, CYREG_PRT3_AG
.set B_PWM_OUT13__AMUX, CYREG_PRT3_AMUX
.set B_PWM_OUT13__BIE, CYREG_PRT3_BIE
.set B_PWM_OUT13__BIT_MASK, CYREG_PRT3_BIT_MASK
.set B_PWM_OUT13__BYP, CYREG_PRT3_BYP
.set B_PWM_OUT13__CTL, CYREG_PRT3_CTL
.set B_PWM_OUT13__DM0, CYREG_PRT3_DM0
.set B_PWM_OUT13__DM1, CYREG_PRT3_DM1
.set B_PWM_OUT13__DM2, CYREG_PRT3_DM2
.set B_PWM_OUT13__DR, CYREG_PRT3_DR
.set B_PWM_OUT13__INP_DIS, CYREG_PRT3_INP_DIS
.set B_PWM_OUT13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set B_PWM_OUT13__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set B_PWM_OUT13__LCD_EN, CYREG_PRT3_LCD_EN
.set B_PWM_OUT13__MASK, 0x04
.set B_PWM_OUT13__PORT, 3
.set B_PWM_OUT13__PRT, CYREG_PRT3_PRT
.set B_PWM_OUT13__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set B_PWM_OUT13__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set B_PWM_OUT13__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set B_PWM_OUT13__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set B_PWM_OUT13__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set B_PWM_OUT13__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set B_PWM_OUT13__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set B_PWM_OUT13__PS, CYREG_PRT3_PS
.set B_PWM_OUT13__SHIFT, 2
.set B_PWM_OUT13__SLW, CYREG_PRT3_SLW

/* Mux_Control */
.set Mux_Control_Sync_ctrl_reg__0__MASK, 0x01
.set Mux_Control_Sync_ctrl_reg__0__POS, 0
.set Mux_Control_Sync_ctrl_reg__1__MASK, 0x02
.set Mux_Control_Sync_ctrl_reg__1__POS, 1
.set Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Mux_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Mux_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Mux_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Mux_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Mux_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Mux_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Mux_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Mux_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set Mux_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Mux_Control_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB01_CTL
.set Mux_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Mux_Control_Sync_ctrl_reg__MASK, 0x03
.set Mux_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Mux_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Mux_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB01_MSK

/* PWM_Mask_Lower */
.set PWM_Mask_Lower_Sync_ctrl_reg__0__MASK, 0x01
.set PWM_Mask_Lower_Sync_ctrl_reg__0__POS, 0
.set PWM_Mask_Lower_Sync_ctrl_reg__1__MASK, 0x02
.set PWM_Mask_Lower_Sync_ctrl_reg__1__POS, 1
.set PWM_Mask_Lower_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_Mask_Lower_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Mask_Lower_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Mask_Lower_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Mask_Lower_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Mask_Lower_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Mask_Lower_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Mask_Lower_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Mask_Lower_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Mask_Lower_Sync_ctrl_reg__2__MASK, 0x04
.set PWM_Mask_Lower_Sync_ctrl_reg__2__POS, 2
.set PWM_Mask_Lower_Sync_ctrl_reg__3__MASK, 0x08
.set PWM_Mask_Lower_Sync_ctrl_reg__3__POS, 3
.set PWM_Mask_Lower_Sync_ctrl_reg__4__MASK, 0x10
.set PWM_Mask_Lower_Sync_ctrl_reg__4__POS, 4
.set PWM_Mask_Lower_Sync_ctrl_reg__5__MASK, 0x20
.set PWM_Mask_Lower_Sync_ctrl_reg__5__POS, 5
.set PWM_Mask_Lower_Sync_ctrl_reg__6__MASK, 0x40
.set PWM_Mask_Lower_Sync_ctrl_reg__6__POS, 6
.set PWM_Mask_Lower_Sync_ctrl_reg__7__MASK, 0x80
.set PWM_Mask_Lower_Sync_ctrl_reg__7__POS, 7
.set PWM_Mask_Lower_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_Mask_Lower_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set PWM_Mask_Lower_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_Mask_Lower_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set PWM_Mask_Lower_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_Mask_Lower_Sync_ctrl_reg__MASK, 0xFF
.set PWM_Mask_Lower_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_Mask_Lower_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_Mask_Lower_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* PWM_Mask_Upper */
.set PWM_Mask_Upper_Sync_ctrl_reg__0__MASK, 0x01
.set PWM_Mask_Upper_Sync_ctrl_reg__0__POS, 0
.set PWM_Mask_Upper_Sync_ctrl_reg__1__MASK, 0x02
.set PWM_Mask_Upper_Sync_ctrl_reg__1__POS, 1
.set PWM_Mask_Upper_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_Mask_Upper_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Mask_Upper_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Mask_Upper_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Mask_Upper_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Mask_Upper_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Mask_Upper_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Mask_Upper_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Mask_Upper_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Mask_Upper_Sync_ctrl_reg__2__MASK, 0x04
.set PWM_Mask_Upper_Sync_ctrl_reg__2__POS, 2
.set PWM_Mask_Upper_Sync_ctrl_reg__3__MASK, 0x08
.set PWM_Mask_Upper_Sync_ctrl_reg__3__POS, 3
.set PWM_Mask_Upper_Sync_ctrl_reg__4__MASK, 0x10
.set PWM_Mask_Upper_Sync_ctrl_reg__4__POS, 4
.set PWM_Mask_Upper_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_Mask_Upper_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set PWM_Mask_Upper_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_Mask_Upper_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set PWM_Mask_Upper_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_Mask_Upper_Sync_ctrl_reg__MASK, 0x1F
.set PWM_Mask_Upper_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_Mask_Upper_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_Mask_Upper_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
