Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May  6 14:17:51 2024
| Host         : C26-5CG2493MR5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_inst/f_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: controller_fsm_inst/f_Q_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: controller_fsm_inst/f_Q_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.260        0.000                      0                   32        0.264        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.260        0.000                      0                   32        0.264        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.076ns (22.635%)  route 3.678ns (77.365%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    clkdiv_inst/clk
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  clkdiv_inst/f_count_reg[14]/Q
                         net (fo=2, routed)           0.702     6.300    clkdiv_inst/f_count[14]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  clkdiv_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.436     6.859    clkdiv_inst/f_count[30]_i_10_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124     6.983 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.561     7.545    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.669 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=1, routed)           0.438     8.107    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.231 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.541     9.772    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  clkdiv_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     9.896    clkdiv_inst/f_clk_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.500    14.841    clkdiv_inst/clk
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_clk_reg/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y25          FDCE (Setup_fdce_C_D)        0.077    15.156    clkdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.102ns (23.055%)  route 3.678ns (76.945%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    clkdiv_inst/clk
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  clkdiv_inst/f_count_reg[14]/Q
                         net (fo=2, routed)           0.702     6.300    clkdiv_inst/f_count[14]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  clkdiv_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.436     6.859    clkdiv_inst/f_count[30]_i_10_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124     6.983 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.561     7.545    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.669 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=1, routed)           0.438     8.107    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.231 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.541     9.772    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.150     9.922 r  clkdiv_inst/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.922    clkdiv_inst/f_count_0[1]
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.500    14.841    clkdiv_inst/clk
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y25          FDCE (Setup_fdce_C_D)        0.118    15.197    clkdiv_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.076ns (23.291%)  route 3.544ns (76.709%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    clkdiv_inst/clk
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  clkdiv_inst/f_count_reg[14]/Q
                         net (fo=2, routed)           0.702     6.300    clkdiv_inst/f_count[14]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  clkdiv_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.436     6.859    clkdiv_inst/f_count[30]_i_10_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124     6.983 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.561     7.545    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.669 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=1, routed)           0.438     8.107    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.231 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.407     9.638    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.762 r  clkdiv_inst/f_count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.762    clkdiv_inst/f_count_0[2]
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.500    14.841    clkdiv_inst/clk
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_count_reg[2]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y25          FDCE (Setup_fdce_C_D)        0.081    15.160    clkdiv_inst/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.102ns (23.720%)  route 3.544ns (76.280%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    clkdiv_inst/clk
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  clkdiv_inst/f_count_reg[14]/Q
                         net (fo=2, routed)           0.702     6.300    clkdiv_inst/f_count[14]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  clkdiv_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.436     6.859    clkdiv_inst/f_count[30]_i_10_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124     6.983 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.561     7.545    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.669 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=1, routed)           0.438     8.107    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.231 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.407     9.638    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.150     9.788 r  clkdiv_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.788    clkdiv_inst/f_count_0[3]
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.500    14.841    clkdiv_inst/clk
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_count_reg[3]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y25          FDCE (Setup_fdce_C_D)        0.118    15.197    clkdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.076ns (24.056%)  route 3.397ns (75.944%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    clkdiv_inst/clk
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  clkdiv_inst/f_count_reg[14]/Q
                         net (fo=2, routed)           0.702     6.300    clkdiv_inst/f_count[14]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  clkdiv_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.436     6.859    clkdiv_inst/f_count[30]_i_10_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124     6.983 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.561     7.545    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.669 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=1, routed)           0.438     8.107    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.231 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.260     9.491    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.124     9.615 r  clkdiv_inst/f_count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.615    clkdiv_inst/f_count_0[5]
    SLICE_X6Y26          FDCE                                         r  clkdiv_inst/f_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    clkdiv_inst/clk
    SLICE_X6Y26          FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y26          FDCE (Setup_fdce_C_D)        0.077    15.158    clkdiv_inst/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.076ns (24.110%)  route 3.387ns (75.890%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    clkdiv_inst/clk
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  clkdiv_inst/f_count_reg[14]/Q
                         net (fo=2, routed)           0.702     6.300    clkdiv_inst/f_count[14]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  clkdiv_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.436     6.859    clkdiv_inst/f_count[30]_i_10_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124     6.983 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.561     7.545    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.669 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=1, routed)           0.438     8.107    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.231 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.250     9.481    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.605 r  clkdiv_inst/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.605    clkdiv_inst/f_count_0[4]
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.500    14.841    clkdiv_inst/clk
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y25          FDCE (Setup_fdce_C_D)        0.079    15.158    clkdiv_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.100ns (24.461%)  route 3.397ns (75.539%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    clkdiv_inst/clk
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  clkdiv_inst/f_count_reg[14]/Q
                         net (fo=2, routed)           0.702     6.300    clkdiv_inst/f_count[14]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  clkdiv_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.436     6.859    clkdiv_inst/f_count[30]_i_10_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124     6.983 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.561     7.545    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.669 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=1, routed)           0.438     8.107    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.231 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.260     9.491    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.148     9.639 r  clkdiv_inst/f_count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.639    clkdiv_inst/f_count_0[7]
    SLICE_X6Y26          FDCE                                         r  clkdiv_inst/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    clkdiv_inst/clk
    SLICE_X6Y26          FDCE                                         r  clkdiv_inst/f_count_reg[7]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y26          FDCE (Setup_fdce_C_D)        0.118    15.199    clkdiv_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.076ns (26.056%)  route 3.054ns (73.944%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    clkdiv_inst/clk
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  clkdiv_inst/f_count_reg[14]/Q
                         net (fo=2, routed)           0.702     6.300    clkdiv_inst/f_count[14]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  clkdiv_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.436     6.859    clkdiv_inst/f_count[30]_i_10_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124     6.983 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.561     7.545    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.669 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=1, routed)           0.438     8.107    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.231 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          0.917     9.148    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.124     9.272 r  clkdiv_inst/f_count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.272    clkdiv_inst/f_count_0[21]
    SLICE_X5Y30          FDCE                                         r  clkdiv_inst/f_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.847    clkdiv_inst/clk
    SLICE_X5Y30          FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDCE (Setup_fdce_C_D)        0.029    15.114    clkdiv_inst/f_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 2.540ns (60.751%)  route 1.641ns (39.249%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.615     5.136    clkdiv_inst/clk
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 r  clkdiv_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.827     6.441    clkdiv_inst/f_count[1]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.268 r  clkdiv_inst/f_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_inst/f_count_reg[4]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  clkdiv_inst/f_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.382    clkdiv_inst/f_count_reg[8]_i_2_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  clkdiv_inst/f_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.496    clkdiv_inst/f_count_reg[12]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  clkdiv_inst/f_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    clkdiv_inst/f_count_reg[16]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  clkdiv_inst/f_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    clkdiv_inst/f_count_reg[20]_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  clkdiv_inst/f_count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.838    clkdiv_inst/f_count_reg[24]_i_2_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  clkdiv_inst/f_count_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.814     8.986    clkdiv_inst/f_count_reg[28]_i_2_n_6
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.331     9.317 r  clkdiv_inst/f_count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.317    clkdiv_inst/f_count_0[26]
    SLICE_X5Y30          FDCE                                         r  clkdiv_inst/f_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.847    clkdiv_inst/clk
    SLICE_X5Y30          FDCE                                         r  clkdiv_inst/f_count_reg[26]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDCE (Setup_fdce_C_D)        0.075    15.160    clkdiv_inst/f_count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.538ns (60.768%)  route 1.639ns (39.232%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.615     5.136    clkdiv_inst/clk
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 r  clkdiv_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.827     6.441    clkdiv_inst/f_count[1]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.268 r  clkdiv_inst/f_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_inst/f_count_reg[4]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  clkdiv_inst/f_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.382    clkdiv_inst/f_count_reg[8]_i_2_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  clkdiv_inst/f_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.496    clkdiv_inst/f_count_reg[12]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  clkdiv_inst/f_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    clkdiv_inst/f_count_reg[16]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  clkdiv_inst/f_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    clkdiv_inst/f_count_reg[20]_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  clkdiv_inst/f_count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.838    clkdiv_inst/f_count_reg[24]_i_2_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.952 r  clkdiv_inst/f_count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.952    clkdiv_inst/f_count_reg[28]_i_2_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.174 r  clkdiv_inst/f_count_reg[30]_i_3/O[0]
                         net (fo=1, routed)           0.812     8.986    clkdiv_inst/f_count_reg[30]_i_3_n_7
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.327     9.313 r  clkdiv_inst/f_count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.313    clkdiv_inst/f_count_0[29]
    SLICE_X5Y30          FDCE                                         r  clkdiv_inst/f_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.847    clkdiv_inst/clk
    SLICE_X5Y30          FDCE                                         r  clkdiv_inst/f_count_reg[29]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDCE (Setup_fdce_C_D)        0.075    15.160    clkdiv_inst/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.580     1.463    clkdiv_inst/clk
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.164     1.627 r  clkdiv_inst/f_clk_reg/Q
                         net (fo=3, routed)           0.175     1.802    clkdiv_inst/CLK
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  clkdiv_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.847    clkdiv_inst/f_clk_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.848     1.975    clkdiv_inst/clk
    SLICE_X6Y25          FDCE                                         r  clkdiv_inst/f_clk_reg/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y25          FDCE (Hold_fdce_C_D)         0.120     1.583    clkdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.438%)  route 0.242ns (56.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.467    clkdiv_inst/clk
    SLICE_X5Y29          FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 f  clkdiv_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.242     1.850    clkdiv_inst/f_count[0]
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.895 r  clkdiv_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    clkdiv_inst/f_count_0[0]
    SLICE_X5Y29          FDCE                                         r  clkdiv_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    clkdiv_inst/clk
    SLICE_X5Y29          FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.092     1.559    clkdiv_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    clkdiv_inst/clk
    SLICE_X5Y27          FDCE                                         r  clkdiv_inst/f_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  clkdiv_inst/f_count_reg[11]/Q
                         net (fo=2, routed)           0.069     1.676    clkdiv_inst/f_count[11]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.787 r  clkdiv_inst/f_count_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.949    clkdiv_inst/f_count_reg[12]_i_2_n_5
    SLICE_X5Y27          LUT2 (Prop_lut2_I1_O)        0.108     2.057 r  clkdiv_inst/f_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.057    clkdiv_inst/f_count_0[11]
    SLICE_X5Y27          FDCE                                         r  clkdiv_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.978    clkdiv_inst/clk
    SLICE_X5Y27          FDCE                                         r  clkdiv_inst/f_count_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.092     1.558    clkdiv_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    clkdiv_inst/clk
    SLICE_X5Y30          FDCE                                         r  clkdiv_inst/f_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clkdiv_inst/f_count_reg[23]/Q
                         net (fo=2, routed)           0.069     1.678    clkdiv_inst/f_count[23]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.789 r  clkdiv_inst/f_count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.951    clkdiv_inst/f_count_reg[24]_i_2_n_5
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.108     2.059 r  clkdiv_inst/f_count[23]_i_1/O
                         net (fo=1, routed)           0.000     2.059    clkdiv_inst/f_count_0[23]
    SLICE_X5Y30          FDCE                                         r  clkdiv_inst/f_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    clkdiv_inst/clk
    SLICE_X5Y30          FDCE                                         r  clkdiv_inst/f_count_reg[23]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.092     1.560    clkdiv_inst/f_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.480ns (69.687%)  route 0.209ns (30.313%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    clkdiv_inst/clk
    SLICE_X5Y30          FDCE                                         r  clkdiv_inst/f_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clkdiv_inst/f_count_reg[23]/Q
                         net (fo=2, routed)           0.069     1.678    clkdiv_inst/f_count[23]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.838 r  clkdiv_inst/f_count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.838    clkdiv_inst/f_count_reg[24]_i_2_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.903 r  clkdiv_inst/f_count_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.140     2.043    clkdiv_inst/f_count_reg[28]_i_2_n_5
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.114     2.157 r  clkdiv_inst/f_count[27]_i_1/O
                         net (fo=1, routed)           0.000     2.157    clkdiv_inst/f_count_0[27]
    SLICE_X5Y31          FDCE                                         r  clkdiv_inst/f_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.982    clkdiv_inst/clk
    SLICE_X5Y31          FDCE                                         r  clkdiv_inst/f_count_reg[27]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.107     1.590    clkdiv_inst/f_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.276ns (40.138%)  route 0.412ns (59.862%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    clkdiv_inst/clk
    SLICE_X5Y31          FDCE                                         r  clkdiv_inst/f_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  clkdiv_inst/f_count_reg[19]/Q
                         net (fo=2, routed)           0.122     1.732    clkdiv_inst/f_count[19]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.045     1.777 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.082     1.859    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          0.208     2.112    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  clkdiv_inst/f_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.157    clkdiv_inst/f_count_0[6]
    SLICE_X5Y27          FDCE                                         r  clkdiv_inst/f_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.978    clkdiv_inst/clk
    SLICE_X5Y27          FDCE                                         r  clkdiv_inst/f_count_reg[6]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.107     1.586    clkdiv_inst/f_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.279ns (40.279%)  route 0.414ns (59.721%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    clkdiv_inst/clk
    SLICE_X5Y31          FDCE                                         r  clkdiv_inst/f_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  clkdiv_inst/f_count_reg[19]/Q
                         net (fo=2, routed)           0.122     1.732    clkdiv_inst/f_count[19]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.045     1.777 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.082     1.859    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          0.210     2.114    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.048     2.162 r  clkdiv_inst/f_count[22]_i_1/O
                         net (fo=1, routed)           0.000     2.162    clkdiv_inst/f_count_0[22]
    SLICE_X5Y29          FDCE                                         r  clkdiv_inst/f_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    clkdiv_inst/clk
    SLICE_X5Y29          FDCE                                         r  clkdiv_inst/f_count_reg[22]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.107     1.588    clkdiv_inst/f_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.471ns (67.340%)  route 0.228ns (32.660%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    clkdiv_inst/clk
    SLICE_X5Y27          FDCE                                         r  clkdiv_inst/f_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  clkdiv_inst/f_count_reg[11]/Q
                         net (fo=2, routed)           0.069     1.676    clkdiv_inst/f_count[11]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.836 r  clkdiv_inst/f_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_inst/f_count_reg[12]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.901 r  clkdiv_inst/f_count_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.159     2.061    clkdiv_inst/f_count_reg[16]_i_2_n_5
    SLICE_X5Y28          LUT2 (Prop_lut2_I1_O)        0.105     2.166 r  clkdiv_inst/f_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.166    clkdiv_inst/f_count_0[15]
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.852     1.979    clkdiv_inst/clk
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[15]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.107     1.587    clkdiv_inst/f_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.399ns (58.961%)  route 0.278ns (41.039%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    clkdiv_inst/clk
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  clkdiv_inst/f_count_reg[13]/Q
                         net (fo=2, routed)           0.130     1.737    clkdiv_inst/f_count[13]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.888 r  clkdiv_inst/f_count_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.147     2.036    clkdiv_inst/f_count_reg[16]_i_2_n_6
    SLICE_X5Y28          LUT2 (Prop_lut2_I1_O)        0.107     2.143 r  clkdiv_inst/f_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.143    clkdiv_inst/f_count_0[14]
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.852     1.979    clkdiv_inst/clk
    SLICE_X5Y28          FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.092     1.558    clkdiv_inst/f_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.276ns (40.138%)  route 0.412ns (59.862%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    clkdiv_inst/clk
    SLICE_X5Y31          FDCE                                         r  clkdiv_inst/f_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  clkdiv_inst/f_count_reg[19]/Q
                         net (fo=2, routed)           0.122     1.732    clkdiv_inst/f_count[19]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.045     1.777 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.082     1.859    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          0.208     2.112    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  clkdiv_inst/f_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.157    clkdiv_inst/f_count_0[12]
    SLICE_X5Y27          FDCE                                         r  clkdiv_inst/f_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.978    clkdiv_inst/clk
    SLICE_X5Y27          FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.092     1.571    clkdiv_inst/f_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.586    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y25    clkdiv_inst/f_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    clkdiv_inst/f_count_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    clkdiv_inst/f_count_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    clkdiv_inst/f_count_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    clkdiv_inst/f_count_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    clkdiv_inst/f_count_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    clkdiv_inst/f_count_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    clkdiv_inst/f_count_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    clkdiv_inst/f_count_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    clkdiv_inst/f_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    clkdiv_inst/f_count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    clkdiv_inst/f_count_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    clkdiv_inst/f_count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    clkdiv_inst/f_count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    clkdiv_inst/f_count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    clkdiv_inst/f_count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    clkdiv_inst/f_count_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    clkdiv_inst/f_count_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    clkdiv_inst/f_count_reg[28]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    clkdiv_inst/f_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    clkdiv_inst/f_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    clkdiv_inst/f_count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    clkdiv_inst/f_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    clkdiv_inst/f_count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    clkdiv_inst/f_count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    clkdiv_inst/f_count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    clkdiv_inst/f_count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    clkdiv_inst/f_count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    clkdiv_inst/f_count_reg[8]/C



