SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,fpga_top_design_0.flag_out[0:2],OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,TBEC_RSC_decoder|un1_quad118_inferred_clock,fpga_top_design_0.modulo.decodificador1.bit3,Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
2,fpga_top_design_0.flag_out[0:2],OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,TBEC_RSC_decoder|un1_quad118_2_inferred_clock,fpga_top_design_0.modulo.decodificador1.bit2,Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
3,fpga_top_design_0.flag_out[0:2],OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,TBEC_RSC_decoder|un1_quad118_3_inferred_clock,fpga_top_design_0.modulo.decodificador1.bit1,Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
4,fpga_top_design_0.modulo.data_out_right_down[0:15],ecc_design|data_out_right_up7_inferred_clock,ecc_design|data_out_right_up8_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
5,fpga_top_design_0.modulo.data_out_right_down[0:15],ecc_design|data_out_right_up7_inferred_clock,OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,lfsr_random_generator_position_0.lfsr[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
6,fpga_top_design_0.modulo.data_out_right_up[0:15],ecc_design|data_out_right_up8_inferred_clock,ecc_design|data_out_right_up7_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
7,fpga_top_design_0.modulo.data_out_right_up[0:15],ecc_design|data_out_right_up8_inferred_clock,OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,lfsr_random_generator_position_0.lfsr[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
8,fpga_top_design_0.modulo.decodificador1.bit1,TBEC_RSC_decoder|un1_quad118_3_inferred_clock,ecc_design|data_out_right_up7_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
9,fpga_top_design_0.modulo.decodificador1.bit1,TBEC_RSC_decoder|un1_quad118_3_inferred_clock,ecc_design|data_out_right_up8_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
10,fpga_top_design_0.modulo.decodificador1.bit2,TBEC_RSC_decoder|un1_quad118_2_inferred_clock,ecc_design|data_out_right_up7_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
11,fpga_top_design_0.modulo.decodificador1.bit2,TBEC_RSC_decoder|un1_quad118_2_inferred_clock,ecc_design|data_out_right_up8_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
12,fpga_top_design_0.modulo.decodificador1.bit3,TBEC_RSC_decoder|un1_quad118_inferred_clock,ecc_design|data_out_right_up7_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
13,fpga_top_design_0.modulo.decodificador1.bit3,TBEC_RSC_decoder|un1_quad118_inferred_clock,ecc_design|data_out_right_up8_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.