-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CNN is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_image_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_0_V_ce0 : OUT STD_LOGIC;
    in_image_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_0_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_0_V_we0 : OUT STD_LOGIC;
    in_image_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_0_V_ce1 : OUT STD_LOGIC;
    in_image_0_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_0_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_0_V_we1 : OUT STD_LOGIC;
    in_image_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_1_V_ce0 : OUT STD_LOGIC;
    in_image_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_1_V_we0 : OUT STD_LOGIC;
    in_image_1_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_1_V_ce1 : OUT STD_LOGIC;
    in_image_1_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_1_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_1_V_we1 : OUT STD_LOGIC;
    in_image_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_2_V_ce0 : OUT STD_LOGIC;
    in_image_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_2_V_we0 : OUT STD_LOGIC;
    in_image_2_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_2_V_ce1 : OUT STD_LOGIC;
    in_image_2_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_2_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_2_V_we1 : OUT STD_LOGIC;
    in_image_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_3_V_ce0 : OUT STD_LOGIC;
    in_image_3_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_3_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_3_V_we0 : OUT STD_LOGIC;
    in_image_3_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_3_V_ce1 : OUT STD_LOGIC;
    in_image_3_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_3_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_3_V_we1 : OUT STD_LOGIC;
    in_image_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_4_V_ce0 : OUT STD_LOGIC;
    in_image_4_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_4_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_4_V_we0 : OUT STD_LOGIC;
    in_image_4_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_4_V_ce1 : OUT STD_LOGIC;
    in_image_4_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_4_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_4_V_we1 : OUT STD_LOGIC;
    in_image_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_5_V_ce0 : OUT STD_LOGIC;
    in_image_5_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_5_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_5_V_we0 : OUT STD_LOGIC;
    in_image_5_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_5_V_ce1 : OUT STD_LOGIC;
    in_image_5_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_5_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_5_V_we1 : OUT STD_LOGIC;
    in_image_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_6_V_ce0 : OUT STD_LOGIC;
    in_image_6_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_6_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_6_V_we0 : OUT STD_LOGIC;
    in_image_6_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_6_V_ce1 : OUT STD_LOGIC;
    in_image_6_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_6_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_6_V_we1 : OUT STD_LOGIC;
    in_image_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_7_V_ce0 : OUT STD_LOGIC;
    in_image_7_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_7_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_7_V_we0 : OUT STD_LOGIC;
    in_image_7_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_7_V_ce1 : OUT STD_LOGIC;
    in_image_7_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_7_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_7_V_we1 : OUT STD_LOGIC;
    in_image_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_8_V_ce0 : OUT STD_LOGIC;
    in_image_8_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_8_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_8_V_we0 : OUT STD_LOGIC;
    in_image_8_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_8_V_ce1 : OUT STD_LOGIC;
    in_image_8_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_8_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_8_V_we1 : OUT STD_LOGIC;
    in_image_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_9_V_ce0 : OUT STD_LOGIC;
    in_image_9_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_9_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_9_V_we0 : OUT STD_LOGIC;
    in_image_9_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_9_V_ce1 : OUT STD_LOGIC;
    in_image_9_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_9_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_9_V_we1 : OUT STD_LOGIC;
    in_image_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_10_V_ce0 : OUT STD_LOGIC;
    in_image_10_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_10_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_10_V_we0 : OUT STD_LOGIC;
    in_image_10_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_10_V_ce1 : OUT STD_LOGIC;
    in_image_10_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_10_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_10_V_we1 : OUT STD_LOGIC;
    in_image_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_11_V_ce0 : OUT STD_LOGIC;
    in_image_11_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_11_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_11_V_we0 : OUT STD_LOGIC;
    in_image_11_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_11_V_ce1 : OUT STD_LOGIC;
    in_image_11_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_11_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_11_V_we1 : OUT STD_LOGIC;
    in_image_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_12_V_ce0 : OUT STD_LOGIC;
    in_image_12_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_12_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_12_V_we0 : OUT STD_LOGIC;
    in_image_12_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_12_V_ce1 : OUT STD_LOGIC;
    in_image_12_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_12_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_12_V_we1 : OUT STD_LOGIC;
    in_image_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_13_V_ce0 : OUT STD_LOGIC;
    in_image_13_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_13_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_13_V_we0 : OUT STD_LOGIC;
    in_image_13_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_13_V_ce1 : OUT STD_LOGIC;
    in_image_13_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_13_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_13_V_we1 : OUT STD_LOGIC;
    in_image_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_14_V_ce0 : OUT STD_LOGIC;
    in_image_14_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_14_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_14_V_we0 : OUT STD_LOGIC;
    in_image_14_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_14_V_ce1 : OUT STD_LOGIC;
    in_image_14_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_14_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_14_V_we1 : OUT STD_LOGIC;
    in_image_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_15_V_ce0 : OUT STD_LOGIC;
    in_image_15_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_15_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_15_V_we0 : OUT STD_LOGIC;
    in_image_15_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_15_V_ce1 : OUT STD_LOGIC;
    in_image_15_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_15_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_15_V_we1 : OUT STD_LOGIC;
    in_image_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_16_V_ce0 : OUT STD_LOGIC;
    in_image_16_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_16_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_16_V_we0 : OUT STD_LOGIC;
    in_image_16_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_16_V_ce1 : OUT STD_LOGIC;
    in_image_16_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_16_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_16_V_we1 : OUT STD_LOGIC;
    in_image_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_17_V_ce0 : OUT STD_LOGIC;
    in_image_17_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_17_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_17_V_we0 : OUT STD_LOGIC;
    in_image_17_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_17_V_ce1 : OUT STD_LOGIC;
    in_image_17_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_17_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_17_V_we1 : OUT STD_LOGIC;
    in_image_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_18_V_ce0 : OUT STD_LOGIC;
    in_image_18_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_18_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_18_V_we0 : OUT STD_LOGIC;
    in_image_18_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_18_V_ce1 : OUT STD_LOGIC;
    in_image_18_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_18_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_18_V_we1 : OUT STD_LOGIC;
    in_image_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_19_V_ce0 : OUT STD_LOGIC;
    in_image_19_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_19_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_19_V_we0 : OUT STD_LOGIC;
    in_image_19_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_19_V_ce1 : OUT STD_LOGIC;
    in_image_19_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_19_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_19_V_we1 : OUT STD_LOGIC;
    in_image_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_20_V_ce0 : OUT STD_LOGIC;
    in_image_20_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_20_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_20_V_we0 : OUT STD_LOGIC;
    in_image_20_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_20_V_ce1 : OUT STD_LOGIC;
    in_image_20_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_20_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_20_V_we1 : OUT STD_LOGIC;
    in_image_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_21_V_ce0 : OUT STD_LOGIC;
    in_image_21_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_21_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_21_V_we0 : OUT STD_LOGIC;
    in_image_21_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_21_V_ce1 : OUT STD_LOGIC;
    in_image_21_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_21_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_21_V_we1 : OUT STD_LOGIC;
    in_image_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_22_V_ce0 : OUT STD_LOGIC;
    in_image_22_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_22_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_22_V_we0 : OUT STD_LOGIC;
    in_image_22_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_22_V_ce1 : OUT STD_LOGIC;
    in_image_22_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_22_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_22_V_we1 : OUT STD_LOGIC;
    in_image_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_23_V_ce0 : OUT STD_LOGIC;
    in_image_23_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_23_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_23_V_we0 : OUT STD_LOGIC;
    in_image_23_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_23_V_ce1 : OUT STD_LOGIC;
    in_image_23_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_23_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_23_V_we1 : OUT STD_LOGIC;
    in_image_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_24_V_ce0 : OUT STD_LOGIC;
    in_image_24_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_24_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_24_V_we0 : OUT STD_LOGIC;
    in_image_24_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_24_V_ce1 : OUT STD_LOGIC;
    in_image_24_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_24_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_24_V_we1 : OUT STD_LOGIC;
    in_image_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_25_V_ce0 : OUT STD_LOGIC;
    in_image_25_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_25_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_25_V_we0 : OUT STD_LOGIC;
    in_image_25_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_25_V_ce1 : OUT STD_LOGIC;
    in_image_25_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_25_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_25_V_we1 : OUT STD_LOGIC;
    in_image_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_26_V_ce0 : OUT STD_LOGIC;
    in_image_26_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_26_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_26_V_we0 : OUT STD_LOGIC;
    in_image_26_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_26_V_ce1 : OUT STD_LOGIC;
    in_image_26_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_26_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_26_V_we1 : OUT STD_LOGIC;
    in_image_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_27_V_ce0 : OUT STD_LOGIC;
    in_image_27_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_27_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_27_V_we0 : OUT STD_LOGIC;
    in_image_27_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_image_27_V_ce1 : OUT STD_LOGIC;
    in_image_27_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    in_image_27_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    in_image_27_V_we1 : OUT STD_LOGIC;
    means_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_0_V_ce0 : OUT STD_LOGIC;
    means_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_0_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_0_V_we0 : OUT STD_LOGIC;
    means_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_0_V_ce1 : OUT STD_LOGIC;
    means_0_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_0_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_0_V_we1 : OUT STD_LOGIC;
    means_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_1_V_ce0 : OUT STD_LOGIC;
    means_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_1_V_we0 : OUT STD_LOGIC;
    means_1_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_1_V_ce1 : OUT STD_LOGIC;
    means_1_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_1_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_1_V_we1 : OUT STD_LOGIC;
    means_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_2_V_ce0 : OUT STD_LOGIC;
    means_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_2_V_we0 : OUT STD_LOGIC;
    means_2_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_2_V_ce1 : OUT STD_LOGIC;
    means_2_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_2_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_2_V_we1 : OUT STD_LOGIC;
    means_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_3_V_ce0 : OUT STD_LOGIC;
    means_3_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_3_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_3_V_we0 : OUT STD_LOGIC;
    means_3_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_3_V_ce1 : OUT STD_LOGIC;
    means_3_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_3_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_3_V_we1 : OUT STD_LOGIC;
    means_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_4_V_ce0 : OUT STD_LOGIC;
    means_4_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_4_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_4_V_we0 : OUT STD_LOGIC;
    means_4_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_4_V_ce1 : OUT STD_LOGIC;
    means_4_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_4_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_4_V_we1 : OUT STD_LOGIC;
    means_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_5_V_ce0 : OUT STD_LOGIC;
    means_5_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_5_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_5_V_we0 : OUT STD_LOGIC;
    means_5_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_5_V_ce1 : OUT STD_LOGIC;
    means_5_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_5_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_5_V_we1 : OUT STD_LOGIC;
    means_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_6_V_ce0 : OUT STD_LOGIC;
    means_6_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_6_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_6_V_we0 : OUT STD_LOGIC;
    means_6_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_6_V_ce1 : OUT STD_LOGIC;
    means_6_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_6_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_6_V_we1 : OUT STD_LOGIC;
    means_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_7_V_ce0 : OUT STD_LOGIC;
    means_7_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_7_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_7_V_we0 : OUT STD_LOGIC;
    means_7_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_7_V_ce1 : OUT STD_LOGIC;
    means_7_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_7_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_7_V_we1 : OUT STD_LOGIC;
    means_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_8_V_ce0 : OUT STD_LOGIC;
    means_8_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_8_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_8_V_we0 : OUT STD_LOGIC;
    means_8_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_8_V_ce1 : OUT STD_LOGIC;
    means_8_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_8_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_8_V_we1 : OUT STD_LOGIC;
    means_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_9_V_ce0 : OUT STD_LOGIC;
    means_9_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_9_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_9_V_we0 : OUT STD_LOGIC;
    means_9_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_9_V_ce1 : OUT STD_LOGIC;
    means_9_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_9_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_9_V_we1 : OUT STD_LOGIC;
    means_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_10_V_ce0 : OUT STD_LOGIC;
    means_10_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_10_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_10_V_we0 : OUT STD_LOGIC;
    means_10_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_10_V_ce1 : OUT STD_LOGIC;
    means_10_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_10_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_10_V_we1 : OUT STD_LOGIC;
    means_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_11_V_ce0 : OUT STD_LOGIC;
    means_11_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_11_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_11_V_we0 : OUT STD_LOGIC;
    means_11_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_11_V_ce1 : OUT STD_LOGIC;
    means_11_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_11_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_11_V_we1 : OUT STD_LOGIC;
    means_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_12_V_ce0 : OUT STD_LOGIC;
    means_12_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_12_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_12_V_we0 : OUT STD_LOGIC;
    means_12_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_12_V_ce1 : OUT STD_LOGIC;
    means_12_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_12_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_12_V_we1 : OUT STD_LOGIC;
    means_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_13_V_ce0 : OUT STD_LOGIC;
    means_13_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_13_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_13_V_we0 : OUT STD_LOGIC;
    means_13_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_13_V_ce1 : OUT STD_LOGIC;
    means_13_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_13_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_13_V_we1 : OUT STD_LOGIC;
    means_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_14_V_ce0 : OUT STD_LOGIC;
    means_14_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_14_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_14_V_we0 : OUT STD_LOGIC;
    means_14_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_14_V_ce1 : OUT STD_LOGIC;
    means_14_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_14_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_14_V_we1 : OUT STD_LOGIC;
    means_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_15_V_ce0 : OUT STD_LOGIC;
    means_15_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_15_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_15_V_we0 : OUT STD_LOGIC;
    means_15_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_15_V_ce1 : OUT STD_LOGIC;
    means_15_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_15_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_15_V_we1 : OUT STD_LOGIC;
    means_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_16_V_ce0 : OUT STD_LOGIC;
    means_16_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_16_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_16_V_we0 : OUT STD_LOGIC;
    means_16_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_16_V_ce1 : OUT STD_LOGIC;
    means_16_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_16_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_16_V_we1 : OUT STD_LOGIC;
    means_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_17_V_ce0 : OUT STD_LOGIC;
    means_17_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_17_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_17_V_we0 : OUT STD_LOGIC;
    means_17_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_17_V_ce1 : OUT STD_LOGIC;
    means_17_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_17_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_17_V_we1 : OUT STD_LOGIC;
    means_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_18_V_ce0 : OUT STD_LOGIC;
    means_18_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_18_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_18_V_we0 : OUT STD_LOGIC;
    means_18_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_18_V_ce1 : OUT STD_LOGIC;
    means_18_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_18_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_18_V_we1 : OUT STD_LOGIC;
    means_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_19_V_ce0 : OUT STD_LOGIC;
    means_19_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_19_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_19_V_we0 : OUT STD_LOGIC;
    means_19_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_19_V_ce1 : OUT STD_LOGIC;
    means_19_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_19_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_19_V_we1 : OUT STD_LOGIC;
    means_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_20_V_ce0 : OUT STD_LOGIC;
    means_20_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_20_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_20_V_we0 : OUT STD_LOGIC;
    means_20_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_20_V_ce1 : OUT STD_LOGIC;
    means_20_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_20_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_20_V_we1 : OUT STD_LOGIC;
    means_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_21_V_ce0 : OUT STD_LOGIC;
    means_21_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_21_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_21_V_we0 : OUT STD_LOGIC;
    means_21_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_21_V_ce1 : OUT STD_LOGIC;
    means_21_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_21_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_21_V_we1 : OUT STD_LOGIC;
    means_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_22_V_ce0 : OUT STD_LOGIC;
    means_22_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_22_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_22_V_we0 : OUT STD_LOGIC;
    means_22_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_22_V_ce1 : OUT STD_LOGIC;
    means_22_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_22_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_22_V_we1 : OUT STD_LOGIC;
    means_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_23_V_ce0 : OUT STD_LOGIC;
    means_23_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_23_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_23_V_we0 : OUT STD_LOGIC;
    means_23_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_23_V_ce1 : OUT STD_LOGIC;
    means_23_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_23_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_23_V_we1 : OUT STD_LOGIC;
    means_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_24_V_ce0 : OUT STD_LOGIC;
    means_24_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_24_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_24_V_we0 : OUT STD_LOGIC;
    means_24_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_24_V_ce1 : OUT STD_LOGIC;
    means_24_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_24_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_24_V_we1 : OUT STD_LOGIC;
    means_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_25_V_ce0 : OUT STD_LOGIC;
    means_25_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_25_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_25_V_we0 : OUT STD_LOGIC;
    means_25_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_25_V_ce1 : OUT STD_LOGIC;
    means_25_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_25_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_25_V_we1 : OUT STD_LOGIC;
    means_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_26_V_ce0 : OUT STD_LOGIC;
    means_26_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_26_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_26_V_we0 : OUT STD_LOGIC;
    means_26_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_26_V_ce1 : OUT STD_LOGIC;
    means_26_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_26_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_26_V_we1 : OUT STD_LOGIC;
    means_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_27_V_ce0 : OUT STD_LOGIC;
    means_27_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_27_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_27_V_we0 : OUT STD_LOGIC;
    means_27_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    means_27_V_ce1 : OUT STD_LOGIC;
    means_27_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    means_27_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    means_27_V_we1 : OUT STD_LOGIC;
    conv_kernel_L1_0_V : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L1_1_V : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L1_2_V : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L1_3_V : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L1_4_V : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L1_5_V : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L1_6_V : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L1_7_V : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L1_8_V : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_bias_L1_V : IN STD_LOGIC_VECTOR (47 downto 0);
    a_V : IN STD_LOGIC_VECTOR (17 downto 0);
    b_V : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_0_V_ce0 : OUT STD_LOGIC;
    conv_kernel_L2_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_0_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_0_V_we0 : OUT STD_LOGIC;
    conv_kernel_L2_0_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_0_V_ce1 : OUT STD_LOGIC;
    conv_kernel_L2_0_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_0_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_0_V_we1 : OUT STD_LOGIC;
    conv_kernel_L2_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_1_V_ce0 : OUT STD_LOGIC;
    conv_kernel_L2_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_1_V_we0 : OUT STD_LOGIC;
    conv_kernel_L2_1_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_1_V_ce1 : OUT STD_LOGIC;
    conv_kernel_L2_1_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_1_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_1_V_we1 : OUT STD_LOGIC;
    conv_kernel_L2_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_2_V_ce0 : OUT STD_LOGIC;
    conv_kernel_L2_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_2_V_we0 : OUT STD_LOGIC;
    conv_kernel_L2_2_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_2_V_ce1 : OUT STD_LOGIC;
    conv_kernel_L2_2_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_2_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_2_V_we1 : OUT STD_LOGIC;
    conv_kernel_L2_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_3_V_ce0 : OUT STD_LOGIC;
    conv_kernel_L2_3_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_3_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_3_V_we0 : OUT STD_LOGIC;
    conv_kernel_L2_3_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_3_V_ce1 : OUT STD_LOGIC;
    conv_kernel_L2_3_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_3_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_3_V_we1 : OUT STD_LOGIC;
    conv_kernel_L2_4_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_4_V_ce0 : OUT STD_LOGIC;
    conv_kernel_L2_4_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_4_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_4_V_we0 : OUT STD_LOGIC;
    conv_kernel_L2_4_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_4_V_ce1 : OUT STD_LOGIC;
    conv_kernel_L2_4_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_4_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_4_V_we1 : OUT STD_LOGIC;
    conv_kernel_L2_5_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_5_V_ce0 : OUT STD_LOGIC;
    conv_kernel_L2_5_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_5_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_5_V_we0 : OUT STD_LOGIC;
    conv_kernel_L2_5_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_5_V_ce1 : OUT STD_LOGIC;
    conv_kernel_L2_5_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_5_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_5_V_we1 : OUT STD_LOGIC;
    conv_kernel_L2_6_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_6_V_ce0 : OUT STD_LOGIC;
    conv_kernel_L2_6_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_6_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_6_V_we0 : OUT STD_LOGIC;
    conv_kernel_L2_6_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_6_V_ce1 : OUT STD_LOGIC;
    conv_kernel_L2_6_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_6_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_6_V_we1 : OUT STD_LOGIC;
    conv_kernel_L2_7_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_7_V_ce0 : OUT STD_LOGIC;
    conv_kernel_L2_7_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_7_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_7_V_we0 : OUT STD_LOGIC;
    conv_kernel_L2_7_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_7_V_ce1 : OUT STD_LOGIC;
    conv_kernel_L2_7_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_7_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_7_V_we1 : OUT STD_LOGIC;
    conv_kernel_L2_8_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_8_V_ce0 : OUT STD_LOGIC;
    conv_kernel_L2_8_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_8_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_8_V_we0 : OUT STD_LOGIC;
    conv_kernel_L2_8_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_kernel_L2_8_V_ce1 : OUT STD_LOGIC;
    conv_kernel_L2_8_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_8_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_kernel_L2_8_V_we1 : OUT STD_LOGIC;
    conv_bias_L2_0_V : IN STD_LOGIC_VECTOR (47 downto 0);
    conv_bias_L2_1_V : IN STD_LOGIC_VECTOR (47 downto 0);
    conv_bias_L2_2_V : IN STD_LOGIC_VECTOR (47 downto 0);
    conv_bias_L2_3_V : IN STD_LOGIC_VECTOR (47 downto 0);
    result_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_0_V_ce0 : OUT STD_LOGIC;
    result_0_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_0_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_0_V_we0 : OUT STD_LOGIC;
    result_0_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_0_V_ce1 : OUT STD_LOGIC;
    result_0_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_0_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_0_V_we1 : OUT STD_LOGIC;
    result_1_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_1_V_ce0 : OUT STD_LOGIC;
    result_1_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_1_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_1_V_we0 : OUT STD_LOGIC;
    result_1_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_1_V_ce1 : OUT STD_LOGIC;
    result_1_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_1_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_1_V_we1 : OUT STD_LOGIC;
    result_2_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_2_V_ce0 : OUT STD_LOGIC;
    result_2_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_2_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_2_V_we0 : OUT STD_LOGIC;
    result_2_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_2_V_ce1 : OUT STD_LOGIC;
    result_2_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_2_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_2_V_we1 : OUT STD_LOGIC;
    result_3_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_3_V_ce0 : OUT STD_LOGIC;
    result_3_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_3_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_3_V_we0 : OUT STD_LOGIC;
    result_3_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_3_V_ce1 : OUT STD_LOGIC;
    result_3_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_3_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_3_V_we1 : OUT STD_LOGIC;
    result_4_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_4_V_ce0 : OUT STD_LOGIC;
    result_4_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_4_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_4_V_we0 : OUT STD_LOGIC;
    result_4_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_4_V_ce1 : OUT STD_LOGIC;
    result_4_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_4_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_4_V_we1 : OUT STD_LOGIC;
    result_5_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_5_V_ce0 : OUT STD_LOGIC;
    result_5_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_5_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_5_V_we0 : OUT STD_LOGIC;
    result_5_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_5_V_ce1 : OUT STD_LOGIC;
    result_5_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_5_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_5_V_we1 : OUT STD_LOGIC;
    result_6_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_6_V_ce0 : OUT STD_LOGIC;
    result_6_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_6_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_6_V_we0 : OUT STD_LOGIC;
    result_6_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_6_V_ce1 : OUT STD_LOGIC;
    result_6_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_6_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_6_V_we1 : OUT STD_LOGIC;
    result_7_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_7_V_ce0 : OUT STD_LOGIC;
    result_7_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_7_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_7_V_we0 : OUT STD_LOGIC;
    result_7_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_7_V_ce1 : OUT STD_LOGIC;
    result_7_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_7_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_7_V_we1 : OUT STD_LOGIC;
    result_8_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_8_V_ce0 : OUT STD_LOGIC;
    result_8_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_8_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_8_V_we0 : OUT STD_LOGIC;
    result_8_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_8_V_ce1 : OUT STD_LOGIC;
    result_8_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_8_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_8_V_we1 : OUT STD_LOGIC;
    result_9_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_9_V_ce0 : OUT STD_LOGIC;
    result_9_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_9_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_9_V_we0 : OUT STD_LOGIC;
    result_9_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_9_V_ce1 : OUT STD_LOGIC;
    result_9_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_9_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_9_V_we1 : OUT STD_LOGIC;
    result_10_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_10_V_ce0 : OUT STD_LOGIC;
    result_10_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_10_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_10_V_we0 : OUT STD_LOGIC;
    result_10_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_10_V_ce1 : OUT STD_LOGIC;
    result_10_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_10_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_10_V_we1 : OUT STD_LOGIC;
    result_11_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_11_V_ce0 : OUT STD_LOGIC;
    result_11_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_11_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_11_V_we0 : OUT STD_LOGIC;
    result_11_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_11_V_ce1 : OUT STD_LOGIC;
    result_11_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_11_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_11_V_we1 : OUT STD_LOGIC;
    result_12_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_12_V_ce0 : OUT STD_LOGIC;
    result_12_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_12_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_12_V_we0 : OUT STD_LOGIC;
    result_12_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_12_V_ce1 : OUT STD_LOGIC;
    result_12_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_12_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_12_V_we1 : OUT STD_LOGIC;
    result_13_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_13_V_ce0 : OUT STD_LOGIC;
    result_13_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_13_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_13_V_we0 : OUT STD_LOGIC;
    result_13_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    result_13_V_ce1 : OUT STD_LOGIC;
    result_13_V_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    result_13_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    result_13_V_we1 : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of CNN is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "CNN,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg676-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.950000,HLS_SYN_LAT=8458,HLS_SYN_TPT=2048,HLS_SYN_MEM=219,HLS_SYN_DSP=19,HLS_SYN_FF=8616,HLS_SYN_LUT=11769,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

    signal mean_removed_0_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_0_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_1_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_1_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_2_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_2_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_3_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_3_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_4_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_4_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_5_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_5_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_6_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_6_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_7_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_7_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_8_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_8_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_9_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_9_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_10_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_10_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_11_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_11_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_12_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_12_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_13_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_13_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_14_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_14_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_15_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_15_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_16_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_16_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_17_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_17_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_18_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_18_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_19_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_19_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_20_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_20_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_21_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_21_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_22_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_22_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_23_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_23_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_24_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_24_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_25_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_25_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_26_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_26_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_27_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_removed_27_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_0_V_i_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_0_V_i_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_0_V_t_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_0_V_t_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_1_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_1_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_1_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_1_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_2_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_2_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_2_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_2_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_3_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_3_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_3_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_3_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_4_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_4_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_4_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_4_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_5_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_5_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_5_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_5_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_6_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_6_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_6_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_6_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_7_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_7_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_7_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_7_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_8_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_8_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_8_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_8_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_9_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_9_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_9_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_9_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_10_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_10_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_10_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_10_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_11_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_11_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_11_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_11_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_12_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_12_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_12_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_12_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_13_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_13_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_13_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_13_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_14_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_14_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_14_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_14_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_15_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_15_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_15_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_15_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_16_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_16_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_16_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_16_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_17_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_17_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_17_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_17_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_18_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_18_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_18_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_18_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_19_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_19_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_19_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_19_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_20_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_20_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_20_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_20_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_21_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_21_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_21_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_21_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_22_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_22_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_22_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_22_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_23_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_23_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_23_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_23_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_24_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_24_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_24_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_24_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_25_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_25_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_25_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_25_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_26_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_26_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_26_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_26_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_27_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_27_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_27_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_27_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_28_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_28_V_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_28_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_28_V_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal padded_29_V_i_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_29_V_i_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_29_V_t_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_29_V_t_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal resampled_0_0_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_0_0_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_0_1_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_0_1_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_0_2_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_0_2_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_1_0_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_1_0_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_1_1_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_1_1_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_1_2_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_1_2_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_2_0_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_2_0_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_2_1_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_2_1_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_2_2_V_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resampled_2_2_V_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal conv_0_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_0_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_1_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_1_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_2_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_2_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_3_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_3_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_4_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_4_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_5_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_5_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_6_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_6_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_7_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_7_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_8_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_8_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_9_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_9_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_10_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_10_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_11_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_11_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_12_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_12_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_13_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_13_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_14_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_14_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_15_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_15_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_16_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_16_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_17_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_17_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_18_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_18_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_19_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_19_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_20_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_20_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_21_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_21_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_22_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_22_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_23_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_23_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_24_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_24_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_25_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_25_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_26_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_26_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_27_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv_27_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal batchnorm_0_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_0_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_1_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_1_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_2_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_2_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_3_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_3_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_4_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_4_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_5_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_5_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_6_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_6_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_7_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_7_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_8_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_8_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_9_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_9_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_10_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_10_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_11_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_11_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_12_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_12_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_13_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_13_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_14_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_14_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_15_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_15_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_16_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_16_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_17_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_17_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_18_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_18_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_19_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_19_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_20_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_20_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_21_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_21_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_22_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_22_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_23_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_23_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_24_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_24_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_25_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_25_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_26_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_26_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_27_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batchnorm_27_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_0_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_0_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_0_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_0_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_1_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_1_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_1_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_1_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_2_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_2_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_2_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_2_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_3_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_3_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_3_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_3_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_4_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_4_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_4_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_4_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_5_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_5_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_5_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_5_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_6_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_6_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_6_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_6_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_7_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_7_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_7_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_7_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_8_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_8_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_8_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_8_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_9_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_9_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_9_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_9_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_10_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_10_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_10_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_10_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_11_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_11_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_11_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_11_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_12_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_12_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_12_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_12_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_13_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_13_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_13_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_13_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_14_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_14_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_14_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_14_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_15_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_15_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_15_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_15_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_16_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_16_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_16_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_16_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_17_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_17_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_17_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_17_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_18_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_18_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_18_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_18_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_19_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_19_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_19_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_19_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_20_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_20_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_20_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_20_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_21_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_21_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_21_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_21_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_22_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_22_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_22_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_22_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_23_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_23_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_23_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_23_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_24_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_24_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_24_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_24_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_25_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_25_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_25_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_25_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_26_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_26_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_26_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_26_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_27_V_i_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_27_V_i_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_27_V_t_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_27_V_t_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal maxpool_0_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_0_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_1_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_1_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_2_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_2_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_3_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_3_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_4_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_4_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_5_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_5_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_6_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_6_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_7_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_7_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_8_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_8_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_9_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_9_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_10_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_10_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_11_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_11_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_12_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_12_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_13_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal maxpool_13_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_0_V_i_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_L2_0_V_i_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_L2_0_V_t_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_L2_0_V_t_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_L2_1_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_1_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_1_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_1_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_2_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_2_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_2_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_2_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_3_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_3_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_3_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_3_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_4_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_4_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_4_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_4_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_5_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_5_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_5_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_5_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_6_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_6_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_6_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_6_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_7_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_7_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_7_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_7_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_8_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_8_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_8_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_8_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_9_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_9_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_9_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_9_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_10_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_10_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_10_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_10_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_11_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_11_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_11_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_11_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_12_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_12_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_12_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_12_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_13_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_13_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_13_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_13_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_14_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_14_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_14_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_14_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal padded_L2_15_V_i_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_L2_15_V_i_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_L2_15_V_t_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_L2_15_V_t_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal resampled_L2_0_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal resampled_L2_0_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal resampled_L2_0_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal resampled_L2_0_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal resampled_L2_1_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal resampled_L2_1_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal resampled_L2_1_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal resampled_L2_1_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal resampled_L2_2_V_i_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal resampled_L2_2_V_i_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal resampled_L2_2_V_t_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal resampled_L2_2_V_t_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zero_mean_1chan_U0_ap_start : STD_LOGIC;
    signal zero_mean_1chan_U0_ap_done : STD_LOGIC;
    signal zero_mean_1chan_U0_ap_continue : STD_LOGIC;
    signal zero_mean_1chan_U0_ap_idle : STD_LOGIC;
    signal zero_mean_1chan_U0_ap_ready : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_0_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_1_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_2_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_3_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_4_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_5_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_6_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_7_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_8_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_9_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_10_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_11_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_12_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_13_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_14_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_15_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_16_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_17_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_18_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_19_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_20_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_21_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_22_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_23_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_24_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_25_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_26_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_in_image_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_in_image_27_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_0_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_0_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_0_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_1_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_1_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_1_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_2_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_2_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_2_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_3_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_3_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_3_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_4_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_4_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_4_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_5_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_5_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_5_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_6_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_6_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_6_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_7_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_7_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_7_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_8_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_8_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_8_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_9_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_9_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_9_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_10_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_10_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_10_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_11_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_11_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_11_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_12_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_12_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_12_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_13_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_13_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_13_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_14_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_14_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_14_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_15_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_15_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_15_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_16_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_16_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_16_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_17_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_17_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_17_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_18_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_18_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_18_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_19_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_19_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_19_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_20_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_20_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_20_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_21_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_21_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_21_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_22_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_22_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_22_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_23_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_23_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_23_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_24_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_24_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_24_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_25_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_25_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_25_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_26_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_26_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_26_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_out_image_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_out_image_27_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_27_V_we0 : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_27_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal zero_mean_1chan_U0_means_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_0_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_1_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_2_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_3_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_4_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_5_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_6_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_7_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_8_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_9_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_10_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_11_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_12_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_13_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_14_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_15_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_16_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_17_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_18_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_19_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_20_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_21_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_22_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_23_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_24_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_25_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_26_V_ce0 : STD_LOGIC;
    signal zero_mean_1chan_U0_means_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zero_mean_1chan_U0_means_27_V_ce0 : STD_LOGIC;
    signal ap_channel_done_mean_removed_27_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_27_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_27_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_27_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_26_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_26_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_26_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_26_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_25_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_25_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_25_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_25_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_24_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_24_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_24_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_24_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_23_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_23_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_23_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_23_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_22_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_22_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_22_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_22_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_21_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_21_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_21_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_21_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_20_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_20_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_20_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_20_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_19_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_19_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_19_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_19_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_18_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_18_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_17_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_17_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_16_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_16_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_15_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_15_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_14_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_14_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_13_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_13_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_12_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_12_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_11_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_11_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_10_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_10_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_9_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_9_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_8_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_8_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_7_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_7_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_6_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_6_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_5_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_5_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_4_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_4_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_3_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_3_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_2_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_2_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_1_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_1_V : STD_LOGIC;
    signal ap_channel_done_mean_removed_0_V : STD_LOGIC;
    signal zero_mean_1chan_U0_out_image_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_removed_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_removed_0_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_ap_start : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_ap_done : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_ap_continue : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_ap_idle : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_ap_ready : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_0_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_1_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_2_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_3_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_4_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_5_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_6_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_7_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_8_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_9_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_10_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_11_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_12_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_13_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_14_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_15_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_16_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_17_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_18_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_19_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_20_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_21_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_22_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_23_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_24_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_25_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_26_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_in_image_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_in_image_27_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_0_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_0_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_0_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_0_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_0_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_0_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_1_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_1_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_1_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_1_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_1_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_1_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_1_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_2_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_2_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_2_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_2_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_2_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_2_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_2_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_3_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_3_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_3_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_3_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_3_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_3_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_3_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_4_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_4_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_4_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_4_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_4_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_4_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_4_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_5_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_5_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_5_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_5_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_5_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_5_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_5_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_6_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_6_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_6_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_6_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_6_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_6_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_6_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_7_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_7_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_7_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_7_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_7_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_7_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_7_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_8_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_8_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_8_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_8_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_8_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_8_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_8_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_9_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_9_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_9_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_9_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_9_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_9_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_9_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_10_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_10_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_10_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_10_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_10_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_10_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_10_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_11_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_11_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_11_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_11_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_11_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_11_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_11_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_12_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_12_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_12_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_12_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_12_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_12_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_12_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_13_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_13_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_13_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_13_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_13_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_13_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_13_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_14_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_14_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_14_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_14_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_14_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_14_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_14_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_15_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_15_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_15_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_15_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_15_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_15_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_15_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_16_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_16_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_16_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_16_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_16_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_16_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_16_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_17_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_17_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_17_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_17_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_17_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_17_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_17_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_18_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_18_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_18_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_18_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_18_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_18_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_18_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_19_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_19_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_19_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_19_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_19_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_19_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_19_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_20_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_20_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_20_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_20_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_20_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_20_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_20_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_21_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_21_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_21_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_21_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_21_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_21_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_21_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_22_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_22_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_22_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_22_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_22_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_22_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_22_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_23_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_23_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_23_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_23_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_23_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_23_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_23_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_24_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_24_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_24_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_24_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_24_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_24_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_24_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_25_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_25_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_25_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_25_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_25_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_25_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_25_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_26_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_26_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_26_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_26_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_26_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_26_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_26_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_27_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_27_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_27_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_27_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_27_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_27_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_27_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_28_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_28_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_28_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_28_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_28_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_28_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_28_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_28_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_29_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_29_V_ce0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_29_V_we0 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_29_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_29_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal efficient_pad_n_1cha_U0_out_image_29_V_ce1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_29_V_we1 : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_29_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_channel_done_padded_29_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_29_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_29_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_29_V : STD_LOGIC;
    signal ap_channel_done_padded_28_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_28_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_28_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_28_V : STD_LOGIC;
    signal ap_channel_done_padded_27_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_27_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_27_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_27_V : STD_LOGIC;
    signal ap_channel_done_padded_26_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_26_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_26_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_26_V : STD_LOGIC;
    signal ap_channel_done_padded_25_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_25_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_25_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_25_V : STD_LOGIC;
    signal ap_channel_done_padded_24_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_24_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_24_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_24_V : STD_LOGIC;
    signal ap_channel_done_padded_23_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_23_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_23_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_23_V : STD_LOGIC;
    signal ap_channel_done_padded_22_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_22_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_22_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_22_V : STD_LOGIC;
    signal ap_channel_done_padded_21_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_21_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_21_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_21_V : STD_LOGIC;
    signal ap_channel_done_padded_20_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_20_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_20_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_20_V : STD_LOGIC;
    signal ap_channel_done_padded_19_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_19_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_19_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_19_V : STD_LOGIC;
    signal ap_channel_done_padded_18_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_18_V : STD_LOGIC;
    signal ap_channel_done_padded_17_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_17_V : STD_LOGIC;
    signal ap_channel_done_padded_16_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_16_V : STD_LOGIC;
    signal ap_channel_done_padded_15_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_15_V : STD_LOGIC;
    signal ap_channel_done_padded_14_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_14_V : STD_LOGIC;
    signal ap_channel_done_padded_13_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_13_V : STD_LOGIC;
    signal ap_channel_done_padded_12_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_12_V : STD_LOGIC;
    signal ap_channel_done_padded_11_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_11_V : STD_LOGIC;
    signal ap_channel_done_padded_10_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_10_V : STD_LOGIC;
    signal ap_channel_done_padded_9_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_9_V : STD_LOGIC;
    signal ap_channel_done_padded_8_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_8_V : STD_LOGIC;
    signal ap_channel_done_padded_7_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_7_V : STD_LOGIC;
    signal ap_channel_done_padded_6_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_6_V : STD_LOGIC;
    signal ap_channel_done_padded_5_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_5_V : STD_LOGIC;
    signal ap_channel_done_padded_4_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_4_V : STD_LOGIC;
    signal ap_channel_done_padded_3_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_3_V : STD_LOGIC;
    signal ap_channel_done_padded_2_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_2_V : STD_LOGIC;
    signal ap_channel_done_padded_1_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_1_V : STD_LOGIC;
    signal ap_channel_done_padded_0_V : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_out_image_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_0_V : STD_LOGIC;
    signal resample_U0_ap_start : STD_LOGIC;
    signal resample_U0_ap_done : STD_LOGIC;
    signal resample_U0_ap_continue : STD_LOGIC;
    signal resample_U0_ap_idle : STD_LOGIC;
    signal resample_U0_ap_ready : STD_LOGIC;
    signal resample_U0_square_image_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_0_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_0_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_1_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_1_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_1_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_2_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_2_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_2_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_3_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_3_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_3_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_4_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_4_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_4_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_5_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_5_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_5_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_6_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_6_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_6_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_7_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_7_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_7_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_8_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_8_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_8_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_9_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_9_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_9_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_10_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_10_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_10_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_11_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_11_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_11_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_12_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_12_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_12_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_13_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_13_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_13_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_14_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_14_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_14_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_15_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_15_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_15_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_16_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_16_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_16_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_17_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_17_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_17_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_18_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_18_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_18_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_19_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_19_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_19_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_20_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_20_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_20_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_21_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_21_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_21_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_22_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_22_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_22_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_23_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_23_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_23_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_24_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_24_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_24_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_25_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_25_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_25_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_26_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_26_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_26_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_27_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_27_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_27_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_28_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_28_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_28_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_28_V_ce1 : STD_LOGIC;
    signal resample_U0_square_image_29_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_29_V_ce0 : STD_LOGIC;
    signal resample_U0_square_image_29_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal resample_U0_square_image_29_V_ce1 : STD_LOGIC;
    signal resample_U0_resampled_0_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_U0_resampled_0_0_V_ce0 : STD_LOGIC;
    signal resample_U0_resampled_0_0_V_we0 : STD_LOGIC;
    signal resample_U0_resampled_0_0_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resample_U0_resampled_0_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_U0_resampled_0_1_V_ce0 : STD_LOGIC;
    signal resample_U0_resampled_0_1_V_we0 : STD_LOGIC;
    signal resample_U0_resampled_0_1_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resample_U0_resampled_0_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_U0_resampled_0_2_V_ce0 : STD_LOGIC;
    signal resample_U0_resampled_0_2_V_we0 : STD_LOGIC;
    signal resample_U0_resampled_0_2_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resample_U0_resampled_1_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_U0_resampled_1_0_V_ce0 : STD_LOGIC;
    signal resample_U0_resampled_1_0_V_we0 : STD_LOGIC;
    signal resample_U0_resampled_1_0_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resample_U0_resampled_1_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_U0_resampled_1_1_V_ce0 : STD_LOGIC;
    signal resample_U0_resampled_1_1_V_we0 : STD_LOGIC;
    signal resample_U0_resampled_1_1_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resample_U0_resampled_1_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_U0_resampled_1_2_V_ce0 : STD_LOGIC;
    signal resample_U0_resampled_1_2_V_we0 : STD_LOGIC;
    signal resample_U0_resampled_1_2_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resample_U0_resampled_2_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_U0_resampled_2_0_V_ce0 : STD_LOGIC;
    signal resample_U0_resampled_2_0_V_we0 : STD_LOGIC;
    signal resample_U0_resampled_2_0_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resample_U0_resampled_2_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_U0_resampled_2_1_V_ce0 : STD_LOGIC;
    signal resample_U0_resampled_2_1_V_we0 : STD_LOGIC;
    signal resample_U0_resampled_2_1_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal resample_U0_resampled_2_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_U0_resampled_2_2_V_ce0 : STD_LOGIC;
    signal resample_U0_resampled_2_2_V_we0 : STD_LOGIC;
    signal resample_U0_resampled_2_2_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_channel_done_resampled_2_2_V : STD_LOGIC;
    signal resample_U0_resampled_2_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_2_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_2_2_V : STD_LOGIC;
    signal ap_channel_done_resampled_2_1_V : STD_LOGIC;
    signal resample_U0_resampled_2_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_2_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_2_1_V : STD_LOGIC;
    signal ap_channel_done_resampled_2_0_V : STD_LOGIC;
    signal resample_U0_resampled_2_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_2_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_2_0_V : STD_LOGIC;
    signal ap_channel_done_resampled_1_2_V : STD_LOGIC;
    signal resample_U0_resampled_1_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_1_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_1_2_V : STD_LOGIC;
    signal ap_channel_done_resampled_1_1_V : STD_LOGIC;
    signal resample_U0_resampled_1_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_1_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_1_1_V : STD_LOGIC;
    signal ap_channel_done_resampled_1_0_V : STD_LOGIC;
    signal resample_U0_resampled_1_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_1_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_1_0_V : STD_LOGIC;
    signal ap_channel_done_resampled_0_2_V : STD_LOGIC;
    signal resample_U0_resampled_0_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_0_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_0_2_V : STD_LOGIC;
    signal ap_channel_done_resampled_0_1_V : STD_LOGIC;
    signal resample_U0_resampled_0_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_0_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_0_1_V : STD_LOGIC;
    signal ap_channel_done_resampled_0_0_V : STD_LOGIC;
    signal resample_U0_resampled_0_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_0_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_0_0_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_ap_start : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_ap_done : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_ap_continue : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_ap_idle : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_ap_ready : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_in_image_0_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_1chan_rev_U0_in_image_0_0_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_in_image_0_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_1chan_rev_U0_in_image_0_1_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_in_image_0_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_1chan_rev_U0_in_image_0_2_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_in_image_1_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_1chan_rev_U0_in_image_1_0_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_in_image_1_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_1chan_rev_U0_in_image_1_1_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_in_image_1_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_1chan_rev_U0_in_image_1_2_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_in_image_2_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_1chan_rev_U0_in_image_2_0_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_in_image_2_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_1chan_rev_U0_in_image_2_1_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_in_image_2_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_1chan_rev_U0_in_image_2_2_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_0_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_0_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_0_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_1_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_1_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_1_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_2_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_2_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_2_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_3_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_3_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_3_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_4_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_4_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_4_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_5_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_5_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_5_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_6_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_6_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_6_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_7_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_7_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_7_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_8_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_8_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_8_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_9_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_9_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_9_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_10_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_10_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_10_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_11_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_11_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_11_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_12_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_12_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_12_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_13_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_13_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_13_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_14_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_14_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_14_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_15_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_15_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_15_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_16_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_16_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_16_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_17_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_17_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_17_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_18_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_18_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_18_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_19_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_19_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_19_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_20_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_20_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_20_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_21_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_21_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_21_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_22_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_22_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_22_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_23_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_23_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_23_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_24_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_24_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_24_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_25_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_25_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_25_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_26_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_26_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_26_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_3x3_1chan_rev_U0_out_image_27_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_27_V_we0 : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_27_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_channel_done_conv_27_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_27_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_27_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_27_V : STD_LOGIC;
    signal ap_channel_done_conv_26_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_26_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_26_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_26_V : STD_LOGIC;
    signal ap_channel_done_conv_25_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_25_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_25_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_25_V : STD_LOGIC;
    signal ap_channel_done_conv_24_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_24_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_24_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_24_V : STD_LOGIC;
    signal ap_channel_done_conv_23_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_23_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_23_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_23_V : STD_LOGIC;
    signal ap_channel_done_conv_22_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_22_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_22_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_22_V : STD_LOGIC;
    signal ap_channel_done_conv_21_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_21_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_21_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_21_V : STD_LOGIC;
    signal ap_channel_done_conv_20_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_20_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_20_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_20_V : STD_LOGIC;
    signal ap_channel_done_conv_19_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_19_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_19_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_19_V : STD_LOGIC;
    signal ap_channel_done_conv_18_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_18_V : STD_LOGIC;
    signal ap_channel_done_conv_17_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_17_V : STD_LOGIC;
    signal ap_channel_done_conv_16_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_16_V : STD_LOGIC;
    signal ap_channel_done_conv_15_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_15_V : STD_LOGIC;
    signal ap_channel_done_conv_14_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_14_V : STD_LOGIC;
    signal ap_channel_done_conv_13_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_13_V : STD_LOGIC;
    signal ap_channel_done_conv_12_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_12_V : STD_LOGIC;
    signal ap_channel_done_conv_11_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_11_V : STD_LOGIC;
    signal ap_channel_done_conv_10_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_10_V : STD_LOGIC;
    signal ap_channel_done_conv_9_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_9_V : STD_LOGIC;
    signal ap_channel_done_conv_8_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_8_V : STD_LOGIC;
    signal ap_channel_done_conv_7_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_7_V : STD_LOGIC;
    signal ap_channel_done_conv_6_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_6_V : STD_LOGIC;
    signal ap_channel_done_conv_5_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_5_V : STD_LOGIC;
    signal ap_channel_done_conv_4_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_4_V : STD_LOGIC;
    signal ap_channel_done_conv_3_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_3_V : STD_LOGIC;
    signal ap_channel_done_conv_2_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_2_V : STD_LOGIC;
    signal ap_channel_done_conv_1_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_1_V : STD_LOGIC;
    signal ap_channel_done_conv_0_V : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_out_image_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv_0_V : STD_LOGIC;
    signal batch_norm_U0_ap_start : STD_LOGIC;
    signal batch_norm_U0_ap_done : STD_LOGIC;
    signal batch_norm_U0_ap_continue : STD_LOGIC;
    signal batch_norm_U0_ap_idle : STD_LOGIC;
    signal batch_norm_U0_ap_ready : STD_LOGIC;
    signal batch_norm_U0_in_image_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_0_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_1_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_2_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_3_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_4_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_5_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_6_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_7_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_8_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_9_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_10_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_11_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_12_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_13_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_14_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_15_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_16_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_17_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_18_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_19_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_20_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_21_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_22_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_23_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_24_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_25_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_26_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_in_image_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_in_image_27_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_0_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_0_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_0_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_1_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_1_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_1_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_2_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_2_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_2_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_3_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_3_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_3_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_4_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_4_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_4_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_5_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_5_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_5_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_6_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_6_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_6_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_7_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_7_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_7_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_8_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_8_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_8_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_9_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_9_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_9_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_10_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_10_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_10_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_11_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_11_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_11_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_12_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_12_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_12_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_13_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_13_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_13_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_14_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_14_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_14_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_15_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_15_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_15_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_16_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_16_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_16_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_17_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_17_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_17_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_18_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_18_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_18_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_19_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_19_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_19_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_20_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_20_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_20_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_21_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_21_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_21_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_22_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_22_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_22_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_23_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_23_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_23_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_24_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_24_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_24_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_25_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_25_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_25_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_26_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_26_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_26_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal batch_norm_U0_out_image_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal batch_norm_U0_out_image_27_V_ce0 : STD_LOGIC;
    signal batch_norm_U0_out_image_27_V_we0 : STD_LOGIC;
    signal batch_norm_U0_out_image_27_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_channel_done_batchnorm_27_V : STD_LOGIC;
    signal batch_norm_U0_out_image_27_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_27_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_27_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_26_V : STD_LOGIC;
    signal batch_norm_U0_out_image_26_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_26_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_26_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_25_V : STD_LOGIC;
    signal batch_norm_U0_out_image_25_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_25_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_25_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_24_V : STD_LOGIC;
    signal batch_norm_U0_out_image_24_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_24_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_24_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_23_V : STD_LOGIC;
    signal batch_norm_U0_out_image_23_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_23_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_23_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_22_V : STD_LOGIC;
    signal batch_norm_U0_out_image_22_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_22_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_22_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_21_V : STD_LOGIC;
    signal batch_norm_U0_out_image_21_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_21_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_21_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_20_V : STD_LOGIC;
    signal batch_norm_U0_out_image_20_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_20_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_20_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_19_V : STD_LOGIC;
    signal batch_norm_U0_out_image_19_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_19_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_19_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_18_V : STD_LOGIC;
    signal batch_norm_U0_out_image_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_18_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_17_V : STD_LOGIC;
    signal batch_norm_U0_out_image_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_17_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_16_V : STD_LOGIC;
    signal batch_norm_U0_out_image_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_16_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_15_V : STD_LOGIC;
    signal batch_norm_U0_out_image_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_15_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_14_V : STD_LOGIC;
    signal batch_norm_U0_out_image_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_14_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_13_V : STD_LOGIC;
    signal batch_norm_U0_out_image_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_13_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_12_V : STD_LOGIC;
    signal batch_norm_U0_out_image_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_12_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_11_V : STD_LOGIC;
    signal batch_norm_U0_out_image_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_11_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_10_V : STD_LOGIC;
    signal batch_norm_U0_out_image_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_10_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_9_V : STD_LOGIC;
    signal batch_norm_U0_out_image_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_9_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_8_V : STD_LOGIC;
    signal batch_norm_U0_out_image_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_8_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_7_V : STD_LOGIC;
    signal batch_norm_U0_out_image_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_7_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_6_V : STD_LOGIC;
    signal batch_norm_U0_out_image_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_6_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_5_V : STD_LOGIC;
    signal batch_norm_U0_out_image_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_5_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_4_V : STD_LOGIC;
    signal batch_norm_U0_out_image_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_4_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_3_V : STD_LOGIC;
    signal batch_norm_U0_out_image_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_3_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_2_V : STD_LOGIC;
    signal batch_norm_U0_out_image_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_2_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_1_V : STD_LOGIC;
    signal batch_norm_U0_out_image_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_1_V : STD_LOGIC;
    signal ap_channel_done_batchnorm_0_V : STD_LOGIC;
    signal batch_norm_U0_out_image_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_batchnorm_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_batchnorm_0_V : STD_LOGIC;
    signal relu_U0_ap_start : STD_LOGIC;
    signal relu_U0_ap_done : STD_LOGIC;
    signal relu_U0_ap_continue : STD_LOGIC;
    signal relu_U0_ap_idle : STD_LOGIC;
    signal relu_U0_ap_ready : STD_LOGIC;
    signal relu_U0_in_features_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_0_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_1_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_2_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_3_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_4_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_5_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_6_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_7_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_8_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_9_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_10_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_11_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_12_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_13_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_14_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_15_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_16_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_17_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_18_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_19_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_20_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_21_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_22_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_23_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_24_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_25_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_26_V_ce0 : STD_LOGIC;
    signal relu_U0_in_features_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_in_features_27_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_0_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_0_V_we0 : STD_LOGIC;
    signal relu_U0_activations_0_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_1_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_1_V_we0 : STD_LOGIC;
    signal relu_U0_activations_1_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_2_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_2_V_we0 : STD_LOGIC;
    signal relu_U0_activations_2_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_3_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_3_V_we0 : STD_LOGIC;
    signal relu_U0_activations_3_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_4_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_4_V_we0 : STD_LOGIC;
    signal relu_U0_activations_4_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_5_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_5_V_we0 : STD_LOGIC;
    signal relu_U0_activations_5_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_6_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_6_V_we0 : STD_LOGIC;
    signal relu_U0_activations_6_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_7_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_7_V_we0 : STD_LOGIC;
    signal relu_U0_activations_7_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_8_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_8_V_we0 : STD_LOGIC;
    signal relu_U0_activations_8_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_9_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_9_V_we0 : STD_LOGIC;
    signal relu_U0_activations_9_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_10_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_10_V_we0 : STD_LOGIC;
    signal relu_U0_activations_10_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_11_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_11_V_we0 : STD_LOGIC;
    signal relu_U0_activations_11_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_12_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_12_V_we0 : STD_LOGIC;
    signal relu_U0_activations_12_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_13_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_13_V_we0 : STD_LOGIC;
    signal relu_U0_activations_13_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_14_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_14_V_we0 : STD_LOGIC;
    signal relu_U0_activations_14_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_15_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_15_V_we0 : STD_LOGIC;
    signal relu_U0_activations_15_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_16_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_16_V_we0 : STD_LOGIC;
    signal relu_U0_activations_16_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_17_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_17_V_we0 : STD_LOGIC;
    signal relu_U0_activations_17_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_18_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_18_V_we0 : STD_LOGIC;
    signal relu_U0_activations_18_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_19_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_19_V_we0 : STD_LOGIC;
    signal relu_U0_activations_19_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_20_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_20_V_we0 : STD_LOGIC;
    signal relu_U0_activations_20_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_21_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_21_V_we0 : STD_LOGIC;
    signal relu_U0_activations_21_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_22_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_22_V_we0 : STD_LOGIC;
    signal relu_U0_activations_22_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_23_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_23_V_we0 : STD_LOGIC;
    signal relu_U0_activations_23_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_24_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_24_V_we0 : STD_LOGIC;
    signal relu_U0_activations_24_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_25_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_25_V_we0 : STD_LOGIC;
    signal relu_U0_activations_25_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_26_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_26_V_we0 : STD_LOGIC;
    signal relu_U0_activations_26_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal relu_U0_activations_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_U0_activations_27_V_ce0 : STD_LOGIC;
    signal relu_U0_activations_27_V_we0 : STD_LOGIC;
    signal relu_U0_activations_27_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_channel_done_ReLU_27_V : STD_LOGIC;
    signal relu_U0_activations_27_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_27_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_27_V : STD_LOGIC;
    signal ap_channel_done_ReLU_26_V : STD_LOGIC;
    signal relu_U0_activations_26_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_26_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_26_V : STD_LOGIC;
    signal ap_channel_done_ReLU_25_V : STD_LOGIC;
    signal relu_U0_activations_25_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_25_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_25_V : STD_LOGIC;
    signal ap_channel_done_ReLU_24_V : STD_LOGIC;
    signal relu_U0_activations_24_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_24_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_24_V : STD_LOGIC;
    signal ap_channel_done_ReLU_23_V : STD_LOGIC;
    signal relu_U0_activations_23_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_23_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_23_V : STD_LOGIC;
    signal ap_channel_done_ReLU_22_V : STD_LOGIC;
    signal relu_U0_activations_22_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_22_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_22_V : STD_LOGIC;
    signal ap_channel_done_ReLU_21_V : STD_LOGIC;
    signal relu_U0_activations_21_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_21_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_21_V : STD_LOGIC;
    signal ap_channel_done_ReLU_20_V : STD_LOGIC;
    signal relu_U0_activations_20_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_20_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_20_V : STD_LOGIC;
    signal ap_channel_done_ReLU_19_V : STD_LOGIC;
    signal relu_U0_activations_19_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_19_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_19_V : STD_LOGIC;
    signal ap_channel_done_ReLU_18_V : STD_LOGIC;
    signal relu_U0_activations_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_18_V : STD_LOGIC;
    signal ap_channel_done_ReLU_17_V : STD_LOGIC;
    signal relu_U0_activations_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_17_V : STD_LOGIC;
    signal ap_channel_done_ReLU_16_V : STD_LOGIC;
    signal relu_U0_activations_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_16_V : STD_LOGIC;
    signal ap_channel_done_ReLU_15_V : STD_LOGIC;
    signal relu_U0_activations_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_15_V : STD_LOGIC;
    signal ap_channel_done_ReLU_14_V : STD_LOGIC;
    signal relu_U0_activations_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_14_V : STD_LOGIC;
    signal ap_channel_done_ReLU_13_V : STD_LOGIC;
    signal relu_U0_activations_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_13_V : STD_LOGIC;
    signal ap_channel_done_ReLU_12_V : STD_LOGIC;
    signal relu_U0_activations_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_12_V : STD_LOGIC;
    signal ap_channel_done_ReLU_11_V : STD_LOGIC;
    signal relu_U0_activations_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_11_V : STD_LOGIC;
    signal ap_channel_done_ReLU_10_V : STD_LOGIC;
    signal relu_U0_activations_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_10_V : STD_LOGIC;
    signal ap_channel_done_ReLU_9_V : STD_LOGIC;
    signal relu_U0_activations_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_9_V : STD_LOGIC;
    signal ap_channel_done_ReLU_8_V : STD_LOGIC;
    signal relu_U0_activations_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_8_V : STD_LOGIC;
    signal ap_channel_done_ReLU_7_V : STD_LOGIC;
    signal relu_U0_activations_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_7_V : STD_LOGIC;
    signal ap_channel_done_ReLU_6_V : STD_LOGIC;
    signal relu_U0_activations_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_6_V : STD_LOGIC;
    signal ap_channel_done_ReLU_5_V : STD_LOGIC;
    signal relu_U0_activations_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_5_V : STD_LOGIC;
    signal ap_channel_done_ReLU_4_V : STD_LOGIC;
    signal relu_U0_activations_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_4_V : STD_LOGIC;
    signal ap_channel_done_ReLU_3_V : STD_LOGIC;
    signal relu_U0_activations_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_3_V : STD_LOGIC;
    signal ap_channel_done_ReLU_2_V : STD_LOGIC;
    signal relu_U0_activations_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_2_V : STD_LOGIC;
    signal ap_channel_done_ReLU_1_V : STD_LOGIC;
    signal relu_U0_activations_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_1_V : STD_LOGIC;
    signal ap_channel_done_ReLU_0_V : STD_LOGIC;
    signal relu_U0_activations_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_ReLU_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_ReLU_0_V : STD_LOGIC;
    signal max_pool_1chan_U0_ap_start : STD_LOGIC;
    signal max_pool_1chan_U0_ap_done : STD_LOGIC;
    signal max_pool_1chan_U0_ap_continue : STD_LOGIC;
    signal max_pool_1chan_U0_ap_idle : STD_LOGIC;
    signal max_pool_1chan_U0_ap_ready : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_0_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_0_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_1_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_1_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_1_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_2_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_2_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_2_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_3_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_3_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_3_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_4_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_4_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_4_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_5_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_5_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_5_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_6_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_6_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_6_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_7_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_7_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_7_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_8_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_8_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_8_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_9_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_9_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_9_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_10_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_10_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_10_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_11_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_11_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_11_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_12_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_12_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_12_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_13_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_13_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_13_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_14_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_14_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_14_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_15_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_15_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_15_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_16_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_16_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_16_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_17_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_17_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_17_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_18_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_18_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_18_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_19_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_19_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_19_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_20_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_20_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_20_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_21_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_21_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_21_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_22_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_22_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_22_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_23_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_23_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_23_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_24_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_24_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_24_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_25_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_25_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_25_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_26_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_26_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_26_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_27_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_in_image_27_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1chan_U0_in_image_27_V_ce1 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_0_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_0_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_0_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_1_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_1_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_1_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_2_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_2_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_2_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_3_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_3_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_3_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_4_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_4_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_4_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_5_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_5_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_5_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_6_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_6_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_6_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_7_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_7_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_7_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_8_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_8_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_8_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_9_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_9_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_9_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_10_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_10_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_10_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_10_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_11_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_11_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_11_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_11_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_12_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_12_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_12_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_12_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal max_pool_1chan_U0_out_image_13_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1chan_U0_out_image_13_V_ce0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_13_V_we0 : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_13_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_channel_done_maxpool_13_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_13_V : STD_LOGIC;
    signal ap_channel_done_maxpool_12_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_12_V : STD_LOGIC;
    signal ap_channel_done_maxpool_11_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_11_V : STD_LOGIC;
    signal ap_channel_done_maxpool_10_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_10_V : STD_LOGIC;
    signal ap_channel_done_maxpool_9_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_9_V : STD_LOGIC;
    signal ap_channel_done_maxpool_8_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_8_V : STD_LOGIC;
    signal ap_channel_done_maxpool_7_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_7_V : STD_LOGIC;
    signal ap_channel_done_maxpool_6_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_6_V : STD_LOGIC;
    signal ap_channel_done_maxpool_5_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_5_V : STD_LOGIC;
    signal ap_channel_done_maxpool_4_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_4_V : STD_LOGIC;
    signal ap_channel_done_maxpool_3_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_3_V : STD_LOGIC;
    signal ap_channel_done_maxpool_2_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_2_V : STD_LOGIC;
    signal ap_channel_done_maxpool_1_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_1_V : STD_LOGIC;
    signal ap_channel_done_maxpool_0_V : STD_LOGIC;
    signal max_pool_1chan_U0_out_image_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_maxpool_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_maxpool_0_V : STD_LOGIC;
    signal pad_for_conv2_U0_ap_start : STD_LOGIC;
    signal pad_for_conv2_U0_ap_done : STD_LOGIC;
    signal pad_for_conv2_U0_ap_continue : STD_LOGIC;
    signal pad_for_conv2_U0_ap_idle : STD_LOGIC;
    signal pad_for_conv2_U0_ap_ready : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_0_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_1_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_2_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_3_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_4_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_5_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_6_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_7_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_8_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_9_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_10_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_10_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_11_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_11_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_12_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_12_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_in_image_13_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_in_image_13_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_0_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_0_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_0_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_for_conv2_U0_out_image_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_0_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_0_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_0_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_for_conv2_U0_out_image_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_1_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_1_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_1_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_1_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_1_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_1_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_2_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_2_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_2_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_2_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_2_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_2_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_3_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_3_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_3_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_3_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_3_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_3_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_4_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_4_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_4_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_4_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_4_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_4_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_5_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_5_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_5_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_5_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_5_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_5_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_6_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_6_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_6_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_6_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_6_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_6_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_7_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_7_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_7_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_7_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_7_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_7_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_8_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_8_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_8_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_8_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_8_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_8_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_9_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_9_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_9_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_9_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_9_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_9_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_10_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_10_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_10_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_10_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_10_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_10_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_10_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_10_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_11_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_11_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_11_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_11_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_11_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_11_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_11_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_11_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_12_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_12_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_12_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_12_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_12_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_12_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_12_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_12_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_13_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_13_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_13_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_13_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_13_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_13_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_13_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_13_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_14_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_14_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_14_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_14_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_14_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_14_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_14_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_14_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal pad_for_conv2_U0_out_image_15_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_15_V_ce0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_15_V_we0 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_15_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_for_conv2_U0_out_image_15_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal pad_for_conv2_U0_out_image_15_V_ce1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_15_V_we1 : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_15_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_channel_done_padded_L2_15_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_15_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_14_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_14_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_13_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_13_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_12_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_12_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_11_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_11_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_10_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_10_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_9_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_9_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_8_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_8_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_7_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_7_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_6_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_6_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_5_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_5_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_4_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_4_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_3_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_3_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_2_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_2_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_1_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_1_V : STD_LOGIC;
    signal ap_channel_done_padded_L2_0_V : STD_LOGIC;
    signal pad_for_conv2_U0_out_image_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_padded_L2_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_padded_L2_0_V : STD_LOGIC;
    signal resample_for_conv2_U0_ap_start : STD_LOGIC;
    signal resample_for_conv2_U0_ap_done : STD_LOGIC;
    signal resample_for_conv2_U0_ap_continue : STD_LOGIC;
    signal resample_for_conv2_U0_ap_idle : STD_LOGIC;
    signal resample_for_conv2_U0_ap_ready : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_0_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_0_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_1_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_1_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_2_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_2_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_3_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_3_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_4_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_4_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_5_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_5_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_6_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_6_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_7_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_7_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_8_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_8_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_9_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_9_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_10_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_10_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_10_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_10_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_11_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_11_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_11_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_11_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_12_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_12_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_12_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_12_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_13_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_13_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_13_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_13_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_14_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_14_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_14_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_14_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_15_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_15_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_square_image_15_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal resample_for_conv2_U0_square_image_15_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_for_conv2_U0_resampled_0_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_0_V_we0 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_0_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal resample_for_conv2_U0_resampled_0_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_for_conv2_U0_resampled_0_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_0_V_we1 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_0_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal resample_for_conv2_U0_resampled_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_for_conv2_U0_resampled_1_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_1_V_we0 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_1_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal resample_for_conv2_U0_resampled_1_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_for_conv2_U0_resampled_1_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_1_V_we1 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_1_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal resample_for_conv2_U0_resampled_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_for_conv2_U0_resampled_2_V_ce0 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_2_V_we0 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_2_V_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal resample_for_conv2_U0_resampled_2_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal resample_for_conv2_U0_resampled_2_V_ce1 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_2_V_we1 : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_2_V_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_channel_done_resampled_L2_2_V : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_L2_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_L2_2_V : STD_LOGIC;
    signal ap_channel_done_resampled_L2_1_V : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_L2_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_L2_1_V : STD_LOGIC;
    signal ap_channel_done_resampled_L2_0_V : STD_LOGIC;
    signal resample_for_conv2_U0_resampled_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_resampled_L2_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_resampled_L2_0_V : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_ap_start : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_ap_done : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_ap_continue : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_ap_idle : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_ap_ready : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_in_image_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_4chan_rev_U0_in_image_0_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_in_image_0_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_4chan_rev_U0_in_image_0_V_ce1 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_in_image_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_4chan_rev_U0_in_image_1_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_in_image_1_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_4chan_rev_U0_in_image_1_V_ce1 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_in_image_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_4chan_rev_U0_in_image_2_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_in_image_2_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_3x3_4chan_rev_U0_in_image_2_V_ce1 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_kernel_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv2d_3x3_4chan_rev_U0_kernel_0_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_kernel_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv2d_3x3_4chan_rev_U0_kernel_1_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_kernel_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv2d_3x3_4chan_rev_U0_kernel_2_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_kernel_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv2d_3x3_4chan_rev_U0_kernel_3_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_kernel_4_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv2d_3x3_4chan_rev_U0_kernel_4_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_kernel_5_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv2d_3x3_4chan_rev_U0_kernel_5_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_kernel_6_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv2d_3x3_4chan_rev_U0_kernel_6_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_kernel_7_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv2d_3x3_4chan_rev_U0_kernel_7_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_kernel_8_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv2d_3x3_4chan_rev_U0_kernel_8_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_0_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_0_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_0_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_0_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_1_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_1_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_1_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_1_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_2_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_2_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_2_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_2_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_3_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_3_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_3_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_3_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_4_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_4_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_4_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_4_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_5_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_5_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_5_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_5_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_6_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_6_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_6_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_6_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_7_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_7_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_7_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_7_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_8_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_8_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_8_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_8_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_9_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_9_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_9_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_9_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_10_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_10_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_10_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_10_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_11_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_11_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_11_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_11_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_12_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_12_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_12_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_12_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_13_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_3x3_4chan_rev_U0_out_image_13_V_ce0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_13_V_we0 : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_out_image_13_V_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal mean_removed_0_V_i_full_n : STD_LOGIC;
    signal mean_removed_0_V_t_empty_n : STD_LOGIC;
    signal mean_removed_1_V_i_full_n : STD_LOGIC;
    signal mean_removed_1_V_t_empty_n : STD_LOGIC;
    signal mean_removed_2_V_i_full_n : STD_LOGIC;
    signal mean_removed_2_V_t_empty_n : STD_LOGIC;
    signal mean_removed_3_V_i_full_n : STD_LOGIC;
    signal mean_removed_3_V_t_empty_n : STD_LOGIC;
    signal mean_removed_4_V_i_full_n : STD_LOGIC;
    signal mean_removed_4_V_t_empty_n : STD_LOGIC;
    signal mean_removed_5_V_i_full_n : STD_LOGIC;
    signal mean_removed_5_V_t_empty_n : STD_LOGIC;
    signal mean_removed_6_V_i_full_n : STD_LOGIC;
    signal mean_removed_6_V_t_empty_n : STD_LOGIC;
    signal mean_removed_7_V_i_full_n : STD_LOGIC;
    signal mean_removed_7_V_t_empty_n : STD_LOGIC;
    signal mean_removed_8_V_i_full_n : STD_LOGIC;
    signal mean_removed_8_V_t_empty_n : STD_LOGIC;
    signal mean_removed_9_V_i_full_n : STD_LOGIC;
    signal mean_removed_9_V_t_empty_n : STD_LOGIC;
    signal mean_removed_10_V_i_full_n : STD_LOGIC;
    signal mean_removed_10_V_t_empty_n : STD_LOGIC;
    signal mean_removed_11_V_i_full_n : STD_LOGIC;
    signal mean_removed_11_V_t_empty_n : STD_LOGIC;
    signal mean_removed_12_V_i_full_n : STD_LOGIC;
    signal mean_removed_12_V_t_empty_n : STD_LOGIC;
    signal mean_removed_13_V_i_full_n : STD_LOGIC;
    signal mean_removed_13_V_t_empty_n : STD_LOGIC;
    signal mean_removed_14_V_i_full_n : STD_LOGIC;
    signal mean_removed_14_V_t_empty_n : STD_LOGIC;
    signal mean_removed_15_V_i_full_n : STD_LOGIC;
    signal mean_removed_15_V_t_empty_n : STD_LOGIC;
    signal mean_removed_16_V_i_full_n : STD_LOGIC;
    signal mean_removed_16_V_t_empty_n : STD_LOGIC;
    signal mean_removed_17_V_i_full_n : STD_LOGIC;
    signal mean_removed_17_V_t_empty_n : STD_LOGIC;
    signal mean_removed_18_V_i_full_n : STD_LOGIC;
    signal mean_removed_18_V_t_empty_n : STD_LOGIC;
    signal mean_removed_19_V_i_full_n : STD_LOGIC;
    signal mean_removed_19_V_t_empty_n : STD_LOGIC;
    signal mean_removed_20_V_i_full_n : STD_LOGIC;
    signal mean_removed_20_V_t_empty_n : STD_LOGIC;
    signal mean_removed_21_V_i_full_n : STD_LOGIC;
    signal mean_removed_21_V_t_empty_n : STD_LOGIC;
    signal mean_removed_22_V_i_full_n : STD_LOGIC;
    signal mean_removed_22_V_t_empty_n : STD_LOGIC;
    signal mean_removed_23_V_i_full_n : STD_LOGIC;
    signal mean_removed_23_V_t_empty_n : STD_LOGIC;
    signal mean_removed_24_V_i_full_n : STD_LOGIC;
    signal mean_removed_24_V_t_empty_n : STD_LOGIC;
    signal mean_removed_25_V_i_full_n : STD_LOGIC;
    signal mean_removed_25_V_t_empty_n : STD_LOGIC;
    signal mean_removed_26_V_i_full_n : STD_LOGIC;
    signal mean_removed_26_V_t_empty_n : STD_LOGIC;
    signal mean_removed_27_V_i_full_n : STD_LOGIC;
    signal mean_removed_27_V_t_empty_n : STD_LOGIC;
    signal padded_0_V_i_full_n : STD_LOGIC;
    signal padded_0_V_t_empty_n : STD_LOGIC;
    signal padded_1_V_i_full_n : STD_LOGIC;
    signal padded_1_V_t_empty_n : STD_LOGIC;
    signal padded_2_V_i_full_n : STD_LOGIC;
    signal padded_2_V_t_empty_n : STD_LOGIC;
    signal padded_3_V_i_full_n : STD_LOGIC;
    signal padded_3_V_t_empty_n : STD_LOGIC;
    signal padded_4_V_i_full_n : STD_LOGIC;
    signal padded_4_V_t_empty_n : STD_LOGIC;
    signal padded_5_V_i_full_n : STD_LOGIC;
    signal padded_5_V_t_empty_n : STD_LOGIC;
    signal padded_6_V_i_full_n : STD_LOGIC;
    signal padded_6_V_t_empty_n : STD_LOGIC;
    signal padded_7_V_i_full_n : STD_LOGIC;
    signal padded_7_V_t_empty_n : STD_LOGIC;
    signal padded_8_V_i_full_n : STD_LOGIC;
    signal padded_8_V_t_empty_n : STD_LOGIC;
    signal padded_9_V_i_full_n : STD_LOGIC;
    signal padded_9_V_t_empty_n : STD_LOGIC;
    signal padded_10_V_i_full_n : STD_LOGIC;
    signal padded_10_V_t_empty_n : STD_LOGIC;
    signal padded_11_V_i_full_n : STD_LOGIC;
    signal padded_11_V_t_empty_n : STD_LOGIC;
    signal padded_12_V_i_full_n : STD_LOGIC;
    signal padded_12_V_t_empty_n : STD_LOGIC;
    signal padded_13_V_i_full_n : STD_LOGIC;
    signal padded_13_V_t_empty_n : STD_LOGIC;
    signal padded_14_V_i_full_n : STD_LOGIC;
    signal padded_14_V_t_empty_n : STD_LOGIC;
    signal padded_15_V_i_full_n : STD_LOGIC;
    signal padded_15_V_t_empty_n : STD_LOGIC;
    signal padded_16_V_i_full_n : STD_LOGIC;
    signal padded_16_V_t_empty_n : STD_LOGIC;
    signal padded_17_V_i_full_n : STD_LOGIC;
    signal padded_17_V_t_empty_n : STD_LOGIC;
    signal padded_18_V_i_full_n : STD_LOGIC;
    signal padded_18_V_t_empty_n : STD_LOGIC;
    signal padded_19_V_i_full_n : STD_LOGIC;
    signal padded_19_V_t_empty_n : STD_LOGIC;
    signal padded_20_V_i_full_n : STD_LOGIC;
    signal padded_20_V_t_empty_n : STD_LOGIC;
    signal padded_21_V_i_full_n : STD_LOGIC;
    signal padded_21_V_t_empty_n : STD_LOGIC;
    signal padded_22_V_i_full_n : STD_LOGIC;
    signal padded_22_V_t_empty_n : STD_LOGIC;
    signal padded_23_V_i_full_n : STD_LOGIC;
    signal padded_23_V_t_empty_n : STD_LOGIC;
    signal padded_24_V_i_full_n : STD_LOGIC;
    signal padded_24_V_t_empty_n : STD_LOGIC;
    signal padded_25_V_i_full_n : STD_LOGIC;
    signal padded_25_V_t_empty_n : STD_LOGIC;
    signal padded_26_V_i_full_n : STD_LOGIC;
    signal padded_26_V_t_empty_n : STD_LOGIC;
    signal padded_27_V_i_full_n : STD_LOGIC;
    signal padded_27_V_t_empty_n : STD_LOGIC;
    signal padded_28_V_i_full_n : STD_LOGIC;
    signal padded_28_V_t_empty_n : STD_LOGIC;
    signal padded_29_V_i_full_n : STD_LOGIC;
    signal padded_29_V_t_empty_n : STD_LOGIC;
    signal resampled_0_0_V_i_full_n : STD_LOGIC;
    signal resampled_0_0_V_t_empty_n : STD_LOGIC;
    signal resampled_0_1_V_i_full_n : STD_LOGIC;
    signal resampled_0_1_V_t_empty_n : STD_LOGIC;
    signal resampled_0_2_V_i_full_n : STD_LOGIC;
    signal resampled_0_2_V_t_empty_n : STD_LOGIC;
    signal resampled_1_0_V_i_full_n : STD_LOGIC;
    signal resampled_1_0_V_t_empty_n : STD_LOGIC;
    signal resampled_1_1_V_i_full_n : STD_LOGIC;
    signal resampled_1_1_V_t_empty_n : STD_LOGIC;
    signal resampled_1_2_V_i_full_n : STD_LOGIC;
    signal resampled_1_2_V_t_empty_n : STD_LOGIC;
    signal resampled_2_0_V_i_full_n : STD_LOGIC;
    signal resampled_2_0_V_t_empty_n : STD_LOGIC;
    signal resampled_2_1_V_i_full_n : STD_LOGIC;
    signal resampled_2_1_V_t_empty_n : STD_LOGIC;
    signal resampled_2_2_V_i_full_n : STD_LOGIC;
    signal resampled_2_2_V_t_empty_n : STD_LOGIC;
    signal conv_0_V_i_full_n : STD_LOGIC;
    signal conv_0_V_t_empty_n : STD_LOGIC;
    signal conv_1_V_i_full_n : STD_LOGIC;
    signal conv_1_V_t_empty_n : STD_LOGIC;
    signal conv_2_V_i_full_n : STD_LOGIC;
    signal conv_2_V_t_empty_n : STD_LOGIC;
    signal conv_3_V_i_full_n : STD_LOGIC;
    signal conv_3_V_t_empty_n : STD_LOGIC;
    signal conv_4_V_i_full_n : STD_LOGIC;
    signal conv_4_V_t_empty_n : STD_LOGIC;
    signal conv_5_V_i_full_n : STD_LOGIC;
    signal conv_5_V_t_empty_n : STD_LOGIC;
    signal conv_6_V_i_full_n : STD_LOGIC;
    signal conv_6_V_t_empty_n : STD_LOGIC;
    signal conv_7_V_i_full_n : STD_LOGIC;
    signal conv_7_V_t_empty_n : STD_LOGIC;
    signal conv_8_V_i_full_n : STD_LOGIC;
    signal conv_8_V_t_empty_n : STD_LOGIC;
    signal conv_9_V_i_full_n : STD_LOGIC;
    signal conv_9_V_t_empty_n : STD_LOGIC;
    signal conv_10_V_i_full_n : STD_LOGIC;
    signal conv_10_V_t_empty_n : STD_LOGIC;
    signal conv_11_V_i_full_n : STD_LOGIC;
    signal conv_11_V_t_empty_n : STD_LOGIC;
    signal conv_12_V_i_full_n : STD_LOGIC;
    signal conv_12_V_t_empty_n : STD_LOGIC;
    signal conv_13_V_i_full_n : STD_LOGIC;
    signal conv_13_V_t_empty_n : STD_LOGIC;
    signal conv_14_V_i_full_n : STD_LOGIC;
    signal conv_14_V_t_empty_n : STD_LOGIC;
    signal conv_15_V_i_full_n : STD_LOGIC;
    signal conv_15_V_t_empty_n : STD_LOGIC;
    signal conv_16_V_i_full_n : STD_LOGIC;
    signal conv_16_V_t_empty_n : STD_LOGIC;
    signal conv_17_V_i_full_n : STD_LOGIC;
    signal conv_17_V_t_empty_n : STD_LOGIC;
    signal conv_18_V_i_full_n : STD_LOGIC;
    signal conv_18_V_t_empty_n : STD_LOGIC;
    signal conv_19_V_i_full_n : STD_LOGIC;
    signal conv_19_V_t_empty_n : STD_LOGIC;
    signal conv_20_V_i_full_n : STD_LOGIC;
    signal conv_20_V_t_empty_n : STD_LOGIC;
    signal conv_21_V_i_full_n : STD_LOGIC;
    signal conv_21_V_t_empty_n : STD_LOGIC;
    signal conv_22_V_i_full_n : STD_LOGIC;
    signal conv_22_V_t_empty_n : STD_LOGIC;
    signal conv_23_V_i_full_n : STD_LOGIC;
    signal conv_23_V_t_empty_n : STD_LOGIC;
    signal conv_24_V_i_full_n : STD_LOGIC;
    signal conv_24_V_t_empty_n : STD_LOGIC;
    signal conv_25_V_i_full_n : STD_LOGIC;
    signal conv_25_V_t_empty_n : STD_LOGIC;
    signal conv_26_V_i_full_n : STD_LOGIC;
    signal conv_26_V_t_empty_n : STD_LOGIC;
    signal conv_27_V_i_full_n : STD_LOGIC;
    signal conv_27_V_t_empty_n : STD_LOGIC;
    signal batchnorm_0_V_i_full_n : STD_LOGIC;
    signal batchnorm_0_V_t_empty_n : STD_LOGIC;
    signal batchnorm_1_V_i_full_n : STD_LOGIC;
    signal batchnorm_1_V_t_empty_n : STD_LOGIC;
    signal batchnorm_2_V_i_full_n : STD_LOGIC;
    signal batchnorm_2_V_t_empty_n : STD_LOGIC;
    signal batchnorm_3_V_i_full_n : STD_LOGIC;
    signal batchnorm_3_V_t_empty_n : STD_LOGIC;
    signal batchnorm_4_V_i_full_n : STD_LOGIC;
    signal batchnorm_4_V_t_empty_n : STD_LOGIC;
    signal batchnorm_5_V_i_full_n : STD_LOGIC;
    signal batchnorm_5_V_t_empty_n : STD_LOGIC;
    signal batchnorm_6_V_i_full_n : STD_LOGIC;
    signal batchnorm_6_V_t_empty_n : STD_LOGIC;
    signal batchnorm_7_V_i_full_n : STD_LOGIC;
    signal batchnorm_7_V_t_empty_n : STD_LOGIC;
    signal batchnorm_8_V_i_full_n : STD_LOGIC;
    signal batchnorm_8_V_t_empty_n : STD_LOGIC;
    signal batchnorm_9_V_i_full_n : STD_LOGIC;
    signal batchnorm_9_V_t_empty_n : STD_LOGIC;
    signal batchnorm_10_V_i_full_n : STD_LOGIC;
    signal batchnorm_10_V_t_empty_n : STD_LOGIC;
    signal batchnorm_11_V_i_full_n : STD_LOGIC;
    signal batchnorm_11_V_t_empty_n : STD_LOGIC;
    signal batchnorm_12_V_i_full_n : STD_LOGIC;
    signal batchnorm_12_V_t_empty_n : STD_LOGIC;
    signal batchnorm_13_V_i_full_n : STD_LOGIC;
    signal batchnorm_13_V_t_empty_n : STD_LOGIC;
    signal batchnorm_14_V_i_full_n : STD_LOGIC;
    signal batchnorm_14_V_t_empty_n : STD_LOGIC;
    signal batchnorm_15_V_i_full_n : STD_LOGIC;
    signal batchnorm_15_V_t_empty_n : STD_LOGIC;
    signal batchnorm_16_V_i_full_n : STD_LOGIC;
    signal batchnorm_16_V_t_empty_n : STD_LOGIC;
    signal batchnorm_17_V_i_full_n : STD_LOGIC;
    signal batchnorm_17_V_t_empty_n : STD_LOGIC;
    signal batchnorm_18_V_i_full_n : STD_LOGIC;
    signal batchnorm_18_V_t_empty_n : STD_LOGIC;
    signal batchnorm_19_V_i_full_n : STD_LOGIC;
    signal batchnorm_19_V_t_empty_n : STD_LOGIC;
    signal batchnorm_20_V_i_full_n : STD_LOGIC;
    signal batchnorm_20_V_t_empty_n : STD_LOGIC;
    signal batchnorm_21_V_i_full_n : STD_LOGIC;
    signal batchnorm_21_V_t_empty_n : STD_LOGIC;
    signal batchnorm_22_V_i_full_n : STD_LOGIC;
    signal batchnorm_22_V_t_empty_n : STD_LOGIC;
    signal batchnorm_23_V_i_full_n : STD_LOGIC;
    signal batchnorm_23_V_t_empty_n : STD_LOGIC;
    signal batchnorm_24_V_i_full_n : STD_LOGIC;
    signal batchnorm_24_V_t_empty_n : STD_LOGIC;
    signal batchnorm_25_V_i_full_n : STD_LOGIC;
    signal batchnorm_25_V_t_empty_n : STD_LOGIC;
    signal batchnorm_26_V_i_full_n : STD_LOGIC;
    signal batchnorm_26_V_t_empty_n : STD_LOGIC;
    signal batchnorm_27_V_i_full_n : STD_LOGIC;
    signal batchnorm_27_V_t_empty_n : STD_LOGIC;
    signal ReLU_0_V_i_full_n : STD_LOGIC;
    signal ReLU_0_V_t_empty_n : STD_LOGIC;
    signal ReLU_0_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_0_V_t_we1 : STD_LOGIC;
    signal ReLU_1_V_i_full_n : STD_LOGIC;
    signal ReLU_1_V_t_empty_n : STD_LOGIC;
    signal ReLU_1_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_1_V_t_we1 : STD_LOGIC;
    signal ReLU_2_V_i_full_n : STD_LOGIC;
    signal ReLU_2_V_t_empty_n : STD_LOGIC;
    signal ReLU_2_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_2_V_t_we1 : STD_LOGIC;
    signal ReLU_3_V_i_full_n : STD_LOGIC;
    signal ReLU_3_V_t_empty_n : STD_LOGIC;
    signal ReLU_3_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_3_V_t_we1 : STD_LOGIC;
    signal ReLU_4_V_i_full_n : STD_LOGIC;
    signal ReLU_4_V_t_empty_n : STD_LOGIC;
    signal ReLU_4_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_4_V_t_we1 : STD_LOGIC;
    signal ReLU_5_V_i_full_n : STD_LOGIC;
    signal ReLU_5_V_t_empty_n : STD_LOGIC;
    signal ReLU_5_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_5_V_t_we1 : STD_LOGIC;
    signal ReLU_6_V_i_full_n : STD_LOGIC;
    signal ReLU_6_V_t_empty_n : STD_LOGIC;
    signal ReLU_6_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_6_V_t_we1 : STD_LOGIC;
    signal ReLU_7_V_i_full_n : STD_LOGIC;
    signal ReLU_7_V_t_empty_n : STD_LOGIC;
    signal ReLU_7_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_7_V_t_we1 : STD_LOGIC;
    signal ReLU_8_V_i_full_n : STD_LOGIC;
    signal ReLU_8_V_t_empty_n : STD_LOGIC;
    signal ReLU_8_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_8_V_t_we1 : STD_LOGIC;
    signal ReLU_9_V_i_full_n : STD_LOGIC;
    signal ReLU_9_V_t_empty_n : STD_LOGIC;
    signal ReLU_9_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_9_V_t_we1 : STD_LOGIC;
    signal ReLU_10_V_i_full_n : STD_LOGIC;
    signal ReLU_10_V_t_empty_n : STD_LOGIC;
    signal ReLU_10_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_10_V_t_we1 : STD_LOGIC;
    signal ReLU_11_V_i_full_n : STD_LOGIC;
    signal ReLU_11_V_t_empty_n : STD_LOGIC;
    signal ReLU_11_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_11_V_t_we1 : STD_LOGIC;
    signal ReLU_12_V_i_full_n : STD_LOGIC;
    signal ReLU_12_V_t_empty_n : STD_LOGIC;
    signal ReLU_12_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_12_V_t_we1 : STD_LOGIC;
    signal ReLU_13_V_i_full_n : STD_LOGIC;
    signal ReLU_13_V_t_empty_n : STD_LOGIC;
    signal ReLU_13_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_13_V_t_we1 : STD_LOGIC;
    signal ReLU_14_V_i_full_n : STD_LOGIC;
    signal ReLU_14_V_t_empty_n : STD_LOGIC;
    signal ReLU_14_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_14_V_t_we1 : STD_LOGIC;
    signal ReLU_15_V_i_full_n : STD_LOGIC;
    signal ReLU_15_V_t_empty_n : STD_LOGIC;
    signal ReLU_15_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_15_V_t_we1 : STD_LOGIC;
    signal ReLU_16_V_i_full_n : STD_LOGIC;
    signal ReLU_16_V_t_empty_n : STD_LOGIC;
    signal ReLU_16_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_16_V_t_we1 : STD_LOGIC;
    signal ReLU_17_V_i_full_n : STD_LOGIC;
    signal ReLU_17_V_t_empty_n : STD_LOGIC;
    signal ReLU_17_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_17_V_t_we1 : STD_LOGIC;
    signal ReLU_18_V_i_full_n : STD_LOGIC;
    signal ReLU_18_V_t_empty_n : STD_LOGIC;
    signal ReLU_18_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_18_V_t_we1 : STD_LOGIC;
    signal ReLU_19_V_i_full_n : STD_LOGIC;
    signal ReLU_19_V_t_empty_n : STD_LOGIC;
    signal ReLU_19_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_19_V_t_we1 : STD_LOGIC;
    signal ReLU_20_V_i_full_n : STD_LOGIC;
    signal ReLU_20_V_t_empty_n : STD_LOGIC;
    signal ReLU_20_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_20_V_t_we1 : STD_LOGIC;
    signal ReLU_21_V_i_full_n : STD_LOGIC;
    signal ReLU_21_V_t_empty_n : STD_LOGIC;
    signal ReLU_21_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_21_V_t_we1 : STD_LOGIC;
    signal ReLU_22_V_i_full_n : STD_LOGIC;
    signal ReLU_22_V_t_empty_n : STD_LOGIC;
    signal ReLU_22_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_22_V_t_we1 : STD_LOGIC;
    signal ReLU_23_V_i_full_n : STD_LOGIC;
    signal ReLU_23_V_t_empty_n : STD_LOGIC;
    signal ReLU_23_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_23_V_t_we1 : STD_LOGIC;
    signal ReLU_24_V_i_full_n : STD_LOGIC;
    signal ReLU_24_V_t_empty_n : STD_LOGIC;
    signal ReLU_24_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_24_V_t_we1 : STD_LOGIC;
    signal ReLU_25_V_i_full_n : STD_LOGIC;
    signal ReLU_25_V_t_empty_n : STD_LOGIC;
    signal ReLU_25_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_25_V_t_we1 : STD_LOGIC;
    signal ReLU_26_V_i_full_n : STD_LOGIC;
    signal ReLU_26_V_t_empty_n : STD_LOGIC;
    signal ReLU_26_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_26_V_t_we1 : STD_LOGIC;
    signal ReLU_27_V_i_full_n : STD_LOGIC;
    signal ReLU_27_V_t_empty_n : STD_LOGIC;
    signal ReLU_27_V_t_d1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ReLU_27_V_t_we1 : STD_LOGIC;
    signal maxpool_0_V_i_full_n : STD_LOGIC;
    signal maxpool_0_V_t_empty_n : STD_LOGIC;
    signal maxpool_1_V_i_full_n : STD_LOGIC;
    signal maxpool_1_V_t_empty_n : STD_LOGIC;
    signal maxpool_2_V_i_full_n : STD_LOGIC;
    signal maxpool_2_V_t_empty_n : STD_LOGIC;
    signal maxpool_3_V_i_full_n : STD_LOGIC;
    signal maxpool_3_V_t_empty_n : STD_LOGIC;
    signal maxpool_4_V_i_full_n : STD_LOGIC;
    signal maxpool_4_V_t_empty_n : STD_LOGIC;
    signal maxpool_5_V_i_full_n : STD_LOGIC;
    signal maxpool_5_V_t_empty_n : STD_LOGIC;
    signal maxpool_6_V_i_full_n : STD_LOGIC;
    signal maxpool_6_V_t_empty_n : STD_LOGIC;
    signal maxpool_7_V_i_full_n : STD_LOGIC;
    signal maxpool_7_V_t_empty_n : STD_LOGIC;
    signal maxpool_8_V_i_full_n : STD_LOGIC;
    signal maxpool_8_V_t_empty_n : STD_LOGIC;
    signal maxpool_9_V_i_full_n : STD_LOGIC;
    signal maxpool_9_V_t_empty_n : STD_LOGIC;
    signal maxpool_10_V_i_full_n : STD_LOGIC;
    signal maxpool_10_V_t_empty_n : STD_LOGIC;
    signal maxpool_11_V_i_full_n : STD_LOGIC;
    signal maxpool_11_V_t_empty_n : STD_LOGIC;
    signal maxpool_12_V_i_full_n : STD_LOGIC;
    signal maxpool_12_V_t_empty_n : STD_LOGIC;
    signal maxpool_13_V_i_full_n : STD_LOGIC;
    signal maxpool_13_V_t_empty_n : STD_LOGIC;
    signal padded_L2_0_V_i_full_n : STD_LOGIC;
    signal padded_L2_0_V_t_empty_n : STD_LOGIC;
    signal padded_L2_1_V_i_full_n : STD_LOGIC;
    signal padded_L2_1_V_t_empty_n : STD_LOGIC;
    signal padded_L2_2_V_i_full_n : STD_LOGIC;
    signal padded_L2_2_V_t_empty_n : STD_LOGIC;
    signal padded_L2_3_V_i_full_n : STD_LOGIC;
    signal padded_L2_3_V_t_empty_n : STD_LOGIC;
    signal padded_L2_4_V_i_full_n : STD_LOGIC;
    signal padded_L2_4_V_t_empty_n : STD_LOGIC;
    signal padded_L2_5_V_i_full_n : STD_LOGIC;
    signal padded_L2_5_V_t_empty_n : STD_LOGIC;
    signal padded_L2_6_V_i_full_n : STD_LOGIC;
    signal padded_L2_6_V_t_empty_n : STD_LOGIC;
    signal padded_L2_7_V_i_full_n : STD_LOGIC;
    signal padded_L2_7_V_t_empty_n : STD_LOGIC;
    signal padded_L2_8_V_i_full_n : STD_LOGIC;
    signal padded_L2_8_V_t_empty_n : STD_LOGIC;
    signal padded_L2_9_V_i_full_n : STD_LOGIC;
    signal padded_L2_9_V_t_empty_n : STD_LOGIC;
    signal padded_L2_10_V_i_full_n : STD_LOGIC;
    signal padded_L2_10_V_t_empty_n : STD_LOGIC;
    signal padded_L2_11_V_i_full_n : STD_LOGIC;
    signal padded_L2_11_V_t_empty_n : STD_LOGIC;
    signal padded_L2_12_V_i_full_n : STD_LOGIC;
    signal padded_L2_12_V_t_empty_n : STD_LOGIC;
    signal padded_L2_13_V_i_full_n : STD_LOGIC;
    signal padded_L2_13_V_t_empty_n : STD_LOGIC;
    signal padded_L2_14_V_i_full_n : STD_LOGIC;
    signal padded_L2_14_V_t_empty_n : STD_LOGIC;
    signal padded_L2_15_V_i_full_n : STD_LOGIC;
    signal padded_L2_15_V_t_empty_n : STD_LOGIC;
    signal resampled_L2_0_V_i_full_n : STD_LOGIC;
    signal resampled_L2_0_V_t_empty_n : STD_LOGIC;
    signal resampled_L2_1_V_i_full_n : STD_LOGIC;
    signal resampled_L2_1_V_t_empty_n : STD_LOGIC;
    signal resampled_L2_2_V_i_full_n : STD_LOGIC;
    signal resampled_L2_2_V_t_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_zero_mean_1chan_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_zero_mean_1chan_U0_ap_ready : STD_LOGIC;
    signal zero_mean_1chan_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_conv2d_3x3_1chan_rev_U0_ap_ready : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_batch_norm_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_batch_norm_U0_ap_ready : STD_LOGIC;
    signal batch_norm_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal zero_mean_1chan_U0_start_full_n : STD_LOGIC;
    signal zero_mean_1chan_U0_start_write : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_start_full_n : STD_LOGIC;
    signal efficient_pad_n_1cha_U0_start_write : STD_LOGIC;
    signal resample_U0_start_full_n : STD_LOGIC;
    signal resample_U0_start_write : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_start_full_n : STD_LOGIC;
    signal conv2d_3x3_1chan_rev_U0_start_write : STD_LOGIC;
    signal batch_norm_U0_start_full_n : STD_LOGIC;
    signal batch_norm_U0_start_write : STD_LOGIC;
    signal relu_U0_start_full_n : STD_LOGIC;
    signal relu_U0_start_write : STD_LOGIC;
    signal max_pool_1chan_U0_start_full_n : STD_LOGIC;
    signal max_pool_1chan_U0_start_write : STD_LOGIC;
    signal pad_for_conv2_U0_start_full_n : STD_LOGIC;
    signal pad_for_conv2_U0_start_write : STD_LOGIC;
    signal resample_for_conv2_U0_start_full_n : STD_LOGIC;
    signal resample_for_conv2_U0_start_write : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_start_full_n : STD_LOGIC;
    signal conv2d_3x3_4chan_rev_U0_start_write : STD_LOGIC;

    component zero_mean_1chan IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_image_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_0_V_ce0 : OUT STD_LOGIC;
        in_image_0_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_1_V_ce0 : OUT STD_LOGIC;
        in_image_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_2_V_ce0 : OUT STD_LOGIC;
        in_image_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_3_V_ce0 : OUT STD_LOGIC;
        in_image_3_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_4_V_ce0 : OUT STD_LOGIC;
        in_image_4_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_5_V_ce0 : OUT STD_LOGIC;
        in_image_5_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_6_V_ce0 : OUT STD_LOGIC;
        in_image_6_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_7_V_ce0 : OUT STD_LOGIC;
        in_image_7_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_8_V_ce0 : OUT STD_LOGIC;
        in_image_8_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_9_V_ce0 : OUT STD_LOGIC;
        in_image_9_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_10_V_ce0 : OUT STD_LOGIC;
        in_image_10_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_11_V_ce0 : OUT STD_LOGIC;
        in_image_11_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_12_V_ce0 : OUT STD_LOGIC;
        in_image_12_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_13_V_ce0 : OUT STD_LOGIC;
        in_image_13_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_14_V_ce0 : OUT STD_LOGIC;
        in_image_14_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_15_V_ce0 : OUT STD_LOGIC;
        in_image_15_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_16_V_ce0 : OUT STD_LOGIC;
        in_image_16_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_17_V_ce0 : OUT STD_LOGIC;
        in_image_17_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_18_V_ce0 : OUT STD_LOGIC;
        in_image_18_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_19_V_ce0 : OUT STD_LOGIC;
        in_image_19_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_20_V_ce0 : OUT STD_LOGIC;
        in_image_20_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_21_V_ce0 : OUT STD_LOGIC;
        in_image_21_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_22_V_ce0 : OUT STD_LOGIC;
        in_image_22_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_23_V_ce0 : OUT STD_LOGIC;
        in_image_23_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_24_V_ce0 : OUT STD_LOGIC;
        in_image_24_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_25_V_ce0 : OUT STD_LOGIC;
        in_image_25_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_26_V_ce0 : OUT STD_LOGIC;
        in_image_26_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_27_V_ce0 : OUT STD_LOGIC;
        in_image_27_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        out_image_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_0_V_ce0 : OUT STD_LOGIC;
        out_image_0_V_we0 : OUT STD_LOGIC;
        out_image_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_1_V_ce0 : OUT STD_LOGIC;
        out_image_1_V_we0 : OUT STD_LOGIC;
        out_image_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_2_V_ce0 : OUT STD_LOGIC;
        out_image_2_V_we0 : OUT STD_LOGIC;
        out_image_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_3_V_ce0 : OUT STD_LOGIC;
        out_image_3_V_we0 : OUT STD_LOGIC;
        out_image_3_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_4_V_ce0 : OUT STD_LOGIC;
        out_image_4_V_we0 : OUT STD_LOGIC;
        out_image_4_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_5_V_ce0 : OUT STD_LOGIC;
        out_image_5_V_we0 : OUT STD_LOGIC;
        out_image_5_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_6_V_ce0 : OUT STD_LOGIC;
        out_image_6_V_we0 : OUT STD_LOGIC;
        out_image_6_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_7_V_ce0 : OUT STD_LOGIC;
        out_image_7_V_we0 : OUT STD_LOGIC;
        out_image_7_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_8_V_ce0 : OUT STD_LOGIC;
        out_image_8_V_we0 : OUT STD_LOGIC;
        out_image_8_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_9_V_ce0 : OUT STD_LOGIC;
        out_image_9_V_we0 : OUT STD_LOGIC;
        out_image_9_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_10_V_ce0 : OUT STD_LOGIC;
        out_image_10_V_we0 : OUT STD_LOGIC;
        out_image_10_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_11_V_ce0 : OUT STD_LOGIC;
        out_image_11_V_we0 : OUT STD_LOGIC;
        out_image_11_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_12_V_ce0 : OUT STD_LOGIC;
        out_image_12_V_we0 : OUT STD_LOGIC;
        out_image_12_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_13_V_ce0 : OUT STD_LOGIC;
        out_image_13_V_we0 : OUT STD_LOGIC;
        out_image_13_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_14_V_ce0 : OUT STD_LOGIC;
        out_image_14_V_we0 : OUT STD_LOGIC;
        out_image_14_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_15_V_ce0 : OUT STD_LOGIC;
        out_image_15_V_we0 : OUT STD_LOGIC;
        out_image_15_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_16_V_ce0 : OUT STD_LOGIC;
        out_image_16_V_we0 : OUT STD_LOGIC;
        out_image_16_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_17_V_ce0 : OUT STD_LOGIC;
        out_image_17_V_we0 : OUT STD_LOGIC;
        out_image_17_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_18_V_ce0 : OUT STD_LOGIC;
        out_image_18_V_we0 : OUT STD_LOGIC;
        out_image_18_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_19_V_ce0 : OUT STD_LOGIC;
        out_image_19_V_we0 : OUT STD_LOGIC;
        out_image_19_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_20_V_ce0 : OUT STD_LOGIC;
        out_image_20_V_we0 : OUT STD_LOGIC;
        out_image_20_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_21_V_ce0 : OUT STD_LOGIC;
        out_image_21_V_we0 : OUT STD_LOGIC;
        out_image_21_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_22_V_ce0 : OUT STD_LOGIC;
        out_image_22_V_we0 : OUT STD_LOGIC;
        out_image_22_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_23_V_ce0 : OUT STD_LOGIC;
        out_image_23_V_we0 : OUT STD_LOGIC;
        out_image_23_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_24_V_ce0 : OUT STD_LOGIC;
        out_image_24_V_we0 : OUT STD_LOGIC;
        out_image_24_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_25_V_ce0 : OUT STD_LOGIC;
        out_image_25_V_we0 : OUT STD_LOGIC;
        out_image_25_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_26_V_ce0 : OUT STD_LOGIC;
        out_image_26_V_we0 : OUT STD_LOGIC;
        out_image_26_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_27_V_ce0 : OUT STD_LOGIC;
        out_image_27_V_we0 : OUT STD_LOGIC;
        out_image_27_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        means_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_0_V_ce0 : OUT STD_LOGIC;
        means_0_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_1_V_ce0 : OUT STD_LOGIC;
        means_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_2_V_ce0 : OUT STD_LOGIC;
        means_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_3_V_ce0 : OUT STD_LOGIC;
        means_3_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_4_V_ce0 : OUT STD_LOGIC;
        means_4_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_5_V_ce0 : OUT STD_LOGIC;
        means_5_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_6_V_ce0 : OUT STD_LOGIC;
        means_6_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_7_V_ce0 : OUT STD_LOGIC;
        means_7_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_8_V_ce0 : OUT STD_LOGIC;
        means_8_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_9_V_ce0 : OUT STD_LOGIC;
        means_9_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_10_V_ce0 : OUT STD_LOGIC;
        means_10_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_11_V_ce0 : OUT STD_LOGIC;
        means_11_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_12_V_ce0 : OUT STD_LOGIC;
        means_12_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_13_V_ce0 : OUT STD_LOGIC;
        means_13_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_14_V_ce0 : OUT STD_LOGIC;
        means_14_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_15_V_ce0 : OUT STD_LOGIC;
        means_15_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_16_V_ce0 : OUT STD_LOGIC;
        means_16_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_17_V_ce0 : OUT STD_LOGIC;
        means_17_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_18_V_ce0 : OUT STD_LOGIC;
        means_18_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_19_V_ce0 : OUT STD_LOGIC;
        means_19_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_20_V_ce0 : OUT STD_LOGIC;
        means_20_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_21_V_ce0 : OUT STD_LOGIC;
        means_21_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_22_V_ce0 : OUT STD_LOGIC;
        means_22_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_23_V_ce0 : OUT STD_LOGIC;
        means_23_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_24_V_ce0 : OUT STD_LOGIC;
        means_24_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_25_V_ce0 : OUT STD_LOGIC;
        means_25_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_26_V_ce0 : OUT STD_LOGIC;
        means_26_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        means_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        means_27_V_ce0 : OUT STD_LOGIC;
        means_27_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component efficient_pad_n_1cha IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_image_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_0_V_ce0 : OUT STD_LOGIC;
        in_image_0_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_1_V_ce0 : OUT STD_LOGIC;
        in_image_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_2_V_ce0 : OUT STD_LOGIC;
        in_image_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_3_V_ce0 : OUT STD_LOGIC;
        in_image_3_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_4_V_ce0 : OUT STD_LOGIC;
        in_image_4_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_5_V_ce0 : OUT STD_LOGIC;
        in_image_5_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_6_V_ce0 : OUT STD_LOGIC;
        in_image_6_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_7_V_ce0 : OUT STD_LOGIC;
        in_image_7_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_8_V_ce0 : OUT STD_LOGIC;
        in_image_8_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_9_V_ce0 : OUT STD_LOGIC;
        in_image_9_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_10_V_ce0 : OUT STD_LOGIC;
        in_image_10_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_11_V_ce0 : OUT STD_LOGIC;
        in_image_11_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_12_V_ce0 : OUT STD_LOGIC;
        in_image_12_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_13_V_ce0 : OUT STD_LOGIC;
        in_image_13_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_14_V_ce0 : OUT STD_LOGIC;
        in_image_14_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_15_V_ce0 : OUT STD_LOGIC;
        in_image_15_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_16_V_ce0 : OUT STD_LOGIC;
        in_image_16_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_17_V_ce0 : OUT STD_LOGIC;
        in_image_17_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_18_V_ce0 : OUT STD_LOGIC;
        in_image_18_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_19_V_ce0 : OUT STD_LOGIC;
        in_image_19_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_20_V_ce0 : OUT STD_LOGIC;
        in_image_20_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_21_V_ce0 : OUT STD_LOGIC;
        in_image_21_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_22_V_ce0 : OUT STD_LOGIC;
        in_image_22_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_23_V_ce0 : OUT STD_LOGIC;
        in_image_23_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_24_V_ce0 : OUT STD_LOGIC;
        in_image_24_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_25_V_ce0 : OUT STD_LOGIC;
        in_image_25_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_26_V_ce0 : OUT STD_LOGIC;
        in_image_26_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_27_V_ce0 : OUT STD_LOGIC;
        in_image_27_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        out_image_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_0_V_ce0 : OUT STD_LOGIC;
        out_image_0_V_we0 : OUT STD_LOGIC;
        out_image_0_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_image_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_0_V_ce1 : OUT STD_LOGIC;
        out_image_0_V_we1 : OUT STD_LOGIC;
        out_image_0_V_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_image_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_1_V_ce0 : OUT STD_LOGIC;
        out_image_1_V_we0 : OUT STD_LOGIC;
        out_image_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_1_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_1_V_ce1 : OUT STD_LOGIC;
        out_image_1_V_we1 : OUT STD_LOGIC;
        out_image_1_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_2_V_ce0 : OUT STD_LOGIC;
        out_image_2_V_we0 : OUT STD_LOGIC;
        out_image_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_2_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_2_V_ce1 : OUT STD_LOGIC;
        out_image_2_V_we1 : OUT STD_LOGIC;
        out_image_2_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_3_V_ce0 : OUT STD_LOGIC;
        out_image_3_V_we0 : OUT STD_LOGIC;
        out_image_3_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_3_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_3_V_ce1 : OUT STD_LOGIC;
        out_image_3_V_we1 : OUT STD_LOGIC;
        out_image_3_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_4_V_ce0 : OUT STD_LOGIC;
        out_image_4_V_we0 : OUT STD_LOGIC;
        out_image_4_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_4_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_4_V_ce1 : OUT STD_LOGIC;
        out_image_4_V_we1 : OUT STD_LOGIC;
        out_image_4_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_5_V_ce0 : OUT STD_LOGIC;
        out_image_5_V_we0 : OUT STD_LOGIC;
        out_image_5_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_5_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_5_V_ce1 : OUT STD_LOGIC;
        out_image_5_V_we1 : OUT STD_LOGIC;
        out_image_5_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_6_V_ce0 : OUT STD_LOGIC;
        out_image_6_V_we0 : OUT STD_LOGIC;
        out_image_6_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_6_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_6_V_ce1 : OUT STD_LOGIC;
        out_image_6_V_we1 : OUT STD_LOGIC;
        out_image_6_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_7_V_ce0 : OUT STD_LOGIC;
        out_image_7_V_we0 : OUT STD_LOGIC;
        out_image_7_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_7_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_7_V_ce1 : OUT STD_LOGIC;
        out_image_7_V_we1 : OUT STD_LOGIC;
        out_image_7_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_8_V_ce0 : OUT STD_LOGIC;
        out_image_8_V_we0 : OUT STD_LOGIC;
        out_image_8_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_8_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_8_V_ce1 : OUT STD_LOGIC;
        out_image_8_V_we1 : OUT STD_LOGIC;
        out_image_8_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_9_V_ce0 : OUT STD_LOGIC;
        out_image_9_V_we0 : OUT STD_LOGIC;
        out_image_9_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_9_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_9_V_ce1 : OUT STD_LOGIC;
        out_image_9_V_we1 : OUT STD_LOGIC;
        out_image_9_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_10_V_ce0 : OUT STD_LOGIC;
        out_image_10_V_we0 : OUT STD_LOGIC;
        out_image_10_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_10_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_10_V_ce1 : OUT STD_LOGIC;
        out_image_10_V_we1 : OUT STD_LOGIC;
        out_image_10_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_11_V_ce0 : OUT STD_LOGIC;
        out_image_11_V_we0 : OUT STD_LOGIC;
        out_image_11_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_11_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_11_V_ce1 : OUT STD_LOGIC;
        out_image_11_V_we1 : OUT STD_LOGIC;
        out_image_11_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_12_V_ce0 : OUT STD_LOGIC;
        out_image_12_V_we0 : OUT STD_LOGIC;
        out_image_12_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_12_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_12_V_ce1 : OUT STD_LOGIC;
        out_image_12_V_we1 : OUT STD_LOGIC;
        out_image_12_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_13_V_ce0 : OUT STD_LOGIC;
        out_image_13_V_we0 : OUT STD_LOGIC;
        out_image_13_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_13_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_13_V_ce1 : OUT STD_LOGIC;
        out_image_13_V_we1 : OUT STD_LOGIC;
        out_image_13_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_14_V_ce0 : OUT STD_LOGIC;
        out_image_14_V_we0 : OUT STD_LOGIC;
        out_image_14_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_14_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_14_V_ce1 : OUT STD_LOGIC;
        out_image_14_V_we1 : OUT STD_LOGIC;
        out_image_14_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_15_V_ce0 : OUT STD_LOGIC;
        out_image_15_V_we0 : OUT STD_LOGIC;
        out_image_15_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_15_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_15_V_ce1 : OUT STD_LOGIC;
        out_image_15_V_we1 : OUT STD_LOGIC;
        out_image_15_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_16_V_ce0 : OUT STD_LOGIC;
        out_image_16_V_we0 : OUT STD_LOGIC;
        out_image_16_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_16_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_16_V_ce1 : OUT STD_LOGIC;
        out_image_16_V_we1 : OUT STD_LOGIC;
        out_image_16_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_17_V_ce0 : OUT STD_LOGIC;
        out_image_17_V_we0 : OUT STD_LOGIC;
        out_image_17_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_17_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_17_V_ce1 : OUT STD_LOGIC;
        out_image_17_V_we1 : OUT STD_LOGIC;
        out_image_17_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_18_V_ce0 : OUT STD_LOGIC;
        out_image_18_V_we0 : OUT STD_LOGIC;
        out_image_18_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_18_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_18_V_ce1 : OUT STD_LOGIC;
        out_image_18_V_we1 : OUT STD_LOGIC;
        out_image_18_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_19_V_ce0 : OUT STD_LOGIC;
        out_image_19_V_we0 : OUT STD_LOGIC;
        out_image_19_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_19_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_19_V_ce1 : OUT STD_LOGIC;
        out_image_19_V_we1 : OUT STD_LOGIC;
        out_image_19_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_20_V_ce0 : OUT STD_LOGIC;
        out_image_20_V_we0 : OUT STD_LOGIC;
        out_image_20_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_20_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_20_V_ce1 : OUT STD_LOGIC;
        out_image_20_V_we1 : OUT STD_LOGIC;
        out_image_20_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_21_V_ce0 : OUT STD_LOGIC;
        out_image_21_V_we0 : OUT STD_LOGIC;
        out_image_21_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_21_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_21_V_ce1 : OUT STD_LOGIC;
        out_image_21_V_we1 : OUT STD_LOGIC;
        out_image_21_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_22_V_ce0 : OUT STD_LOGIC;
        out_image_22_V_we0 : OUT STD_LOGIC;
        out_image_22_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_22_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_22_V_ce1 : OUT STD_LOGIC;
        out_image_22_V_we1 : OUT STD_LOGIC;
        out_image_22_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_23_V_ce0 : OUT STD_LOGIC;
        out_image_23_V_we0 : OUT STD_LOGIC;
        out_image_23_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_23_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_23_V_ce1 : OUT STD_LOGIC;
        out_image_23_V_we1 : OUT STD_LOGIC;
        out_image_23_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_24_V_ce0 : OUT STD_LOGIC;
        out_image_24_V_we0 : OUT STD_LOGIC;
        out_image_24_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_24_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_24_V_ce1 : OUT STD_LOGIC;
        out_image_24_V_we1 : OUT STD_LOGIC;
        out_image_24_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_25_V_ce0 : OUT STD_LOGIC;
        out_image_25_V_we0 : OUT STD_LOGIC;
        out_image_25_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_25_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_25_V_ce1 : OUT STD_LOGIC;
        out_image_25_V_we1 : OUT STD_LOGIC;
        out_image_25_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_26_V_ce0 : OUT STD_LOGIC;
        out_image_26_V_we0 : OUT STD_LOGIC;
        out_image_26_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_26_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_26_V_ce1 : OUT STD_LOGIC;
        out_image_26_V_we1 : OUT STD_LOGIC;
        out_image_26_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_27_V_ce0 : OUT STD_LOGIC;
        out_image_27_V_we0 : OUT STD_LOGIC;
        out_image_27_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_27_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_27_V_ce1 : OUT STD_LOGIC;
        out_image_27_V_we1 : OUT STD_LOGIC;
        out_image_27_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_28_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_28_V_ce0 : OUT STD_LOGIC;
        out_image_28_V_we0 : OUT STD_LOGIC;
        out_image_28_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_28_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_28_V_ce1 : OUT STD_LOGIC;
        out_image_28_V_we1 : OUT STD_LOGIC;
        out_image_28_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        out_image_29_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_29_V_ce0 : OUT STD_LOGIC;
        out_image_29_V_we0 : OUT STD_LOGIC;
        out_image_29_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_image_29_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_29_V_ce1 : OUT STD_LOGIC;
        out_image_29_V_we1 : OUT STD_LOGIC;
        out_image_29_V_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component resample IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        square_image_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_0_V_ce0 : OUT STD_LOGIC;
        square_image_0_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        square_image_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_0_V_ce1 : OUT STD_LOGIC;
        square_image_0_V_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        square_image_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_1_V_ce0 : OUT STD_LOGIC;
        square_image_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_1_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_1_V_ce1 : OUT STD_LOGIC;
        square_image_1_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_2_V_ce0 : OUT STD_LOGIC;
        square_image_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_2_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_2_V_ce1 : OUT STD_LOGIC;
        square_image_2_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_3_V_ce0 : OUT STD_LOGIC;
        square_image_3_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_3_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_3_V_ce1 : OUT STD_LOGIC;
        square_image_3_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_4_V_ce0 : OUT STD_LOGIC;
        square_image_4_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_4_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_4_V_ce1 : OUT STD_LOGIC;
        square_image_4_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_5_V_ce0 : OUT STD_LOGIC;
        square_image_5_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_5_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_5_V_ce1 : OUT STD_LOGIC;
        square_image_5_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_6_V_ce0 : OUT STD_LOGIC;
        square_image_6_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_6_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_6_V_ce1 : OUT STD_LOGIC;
        square_image_6_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_7_V_ce0 : OUT STD_LOGIC;
        square_image_7_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_7_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_7_V_ce1 : OUT STD_LOGIC;
        square_image_7_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_8_V_ce0 : OUT STD_LOGIC;
        square_image_8_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_8_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_8_V_ce1 : OUT STD_LOGIC;
        square_image_8_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_9_V_ce0 : OUT STD_LOGIC;
        square_image_9_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_9_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_9_V_ce1 : OUT STD_LOGIC;
        square_image_9_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_10_V_ce0 : OUT STD_LOGIC;
        square_image_10_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_10_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_10_V_ce1 : OUT STD_LOGIC;
        square_image_10_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_11_V_ce0 : OUT STD_LOGIC;
        square_image_11_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_11_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_11_V_ce1 : OUT STD_LOGIC;
        square_image_11_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_12_V_ce0 : OUT STD_LOGIC;
        square_image_12_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_12_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_12_V_ce1 : OUT STD_LOGIC;
        square_image_12_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_13_V_ce0 : OUT STD_LOGIC;
        square_image_13_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_13_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_13_V_ce1 : OUT STD_LOGIC;
        square_image_13_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_14_V_ce0 : OUT STD_LOGIC;
        square_image_14_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_14_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_14_V_ce1 : OUT STD_LOGIC;
        square_image_14_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_15_V_ce0 : OUT STD_LOGIC;
        square_image_15_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_15_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_15_V_ce1 : OUT STD_LOGIC;
        square_image_15_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_16_V_ce0 : OUT STD_LOGIC;
        square_image_16_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_16_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_16_V_ce1 : OUT STD_LOGIC;
        square_image_16_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_17_V_ce0 : OUT STD_LOGIC;
        square_image_17_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_17_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_17_V_ce1 : OUT STD_LOGIC;
        square_image_17_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_18_V_ce0 : OUT STD_LOGIC;
        square_image_18_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_18_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_18_V_ce1 : OUT STD_LOGIC;
        square_image_18_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_19_V_ce0 : OUT STD_LOGIC;
        square_image_19_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_19_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_19_V_ce1 : OUT STD_LOGIC;
        square_image_19_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_20_V_ce0 : OUT STD_LOGIC;
        square_image_20_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_20_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_20_V_ce1 : OUT STD_LOGIC;
        square_image_20_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_21_V_ce0 : OUT STD_LOGIC;
        square_image_21_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_21_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_21_V_ce1 : OUT STD_LOGIC;
        square_image_21_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_22_V_ce0 : OUT STD_LOGIC;
        square_image_22_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_22_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_22_V_ce1 : OUT STD_LOGIC;
        square_image_22_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_23_V_ce0 : OUT STD_LOGIC;
        square_image_23_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_23_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_23_V_ce1 : OUT STD_LOGIC;
        square_image_23_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_24_V_ce0 : OUT STD_LOGIC;
        square_image_24_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_24_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_24_V_ce1 : OUT STD_LOGIC;
        square_image_24_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_25_V_ce0 : OUT STD_LOGIC;
        square_image_25_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_25_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_25_V_ce1 : OUT STD_LOGIC;
        square_image_25_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_26_V_ce0 : OUT STD_LOGIC;
        square_image_26_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_26_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_26_V_ce1 : OUT STD_LOGIC;
        square_image_26_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_27_V_ce0 : OUT STD_LOGIC;
        square_image_27_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_27_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_27_V_ce1 : OUT STD_LOGIC;
        square_image_27_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_28_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_28_V_ce0 : OUT STD_LOGIC;
        square_image_28_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_28_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_28_V_ce1 : OUT STD_LOGIC;
        square_image_28_V_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        square_image_29_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_29_V_ce0 : OUT STD_LOGIC;
        square_image_29_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        square_image_29_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        square_image_29_V_ce1 : OUT STD_LOGIC;
        square_image_29_V_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        resampled_0_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_0_0_V_ce0 : OUT STD_LOGIC;
        resampled_0_0_V_we0 : OUT STD_LOGIC;
        resampled_0_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        resampled_0_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_0_1_V_ce0 : OUT STD_LOGIC;
        resampled_0_1_V_we0 : OUT STD_LOGIC;
        resampled_0_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        resampled_0_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_0_2_V_ce0 : OUT STD_LOGIC;
        resampled_0_2_V_we0 : OUT STD_LOGIC;
        resampled_0_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        resampled_1_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_1_0_V_ce0 : OUT STD_LOGIC;
        resampled_1_0_V_we0 : OUT STD_LOGIC;
        resampled_1_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        resampled_1_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_1_1_V_ce0 : OUT STD_LOGIC;
        resampled_1_1_V_we0 : OUT STD_LOGIC;
        resampled_1_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        resampled_1_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_1_2_V_ce0 : OUT STD_LOGIC;
        resampled_1_2_V_we0 : OUT STD_LOGIC;
        resampled_1_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        resampled_2_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_2_0_V_ce0 : OUT STD_LOGIC;
        resampled_2_0_V_we0 : OUT STD_LOGIC;
        resampled_2_0_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        resampled_2_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_2_1_V_ce0 : OUT STD_LOGIC;
        resampled_2_1_V_we0 : OUT STD_LOGIC;
        resampled_2_1_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        resampled_2_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_2_2_V_ce0 : OUT STD_LOGIC;
        resampled_2_2_V_we0 : OUT STD_LOGIC;
        resampled_2_2_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component conv2d_3x3_1chan_rev IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_image_0_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_0_0_V_ce0 : OUT STD_LOGIC;
        in_image_0_0_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_0_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_0_1_V_ce0 : OUT STD_LOGIC;
        in_image_0_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_0_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_0_2_V_ce0 : OUT STD_LOGIC;
        in_image_0_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_1_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_1_0_V_ce0 : OUT STD_LOGIC;
        in_image_1_0_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_1_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_1_1_V_ce0 : OUT STD_LOGIC;
        in_image_1_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_1_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_1_2_V_ce0 : OUT STD_LOGIC;
        in_image_1_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_2_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_2_0_V_ce0 : OUT STD_LOGIC;
        in_image_2_0_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_2_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_2_1_V_ce0 : OUT STD_LOGIC;
        in_image_2_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        in_image_2_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_2_2_V_ce0 : OUT STD_LOGIC;
        in_image_2_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_0_V : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_1_V : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_2_V : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_3_V : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_4_V : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_5_V : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_6_V : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_7_V : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_8_V : IN STD_LOGIC_VECTOR (17 downto 0);
        bias_V : IN STD_LOGIC_VECTOR (47 downto 0);
        out_image_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_0_V_ce0 : OUT STD_LOGIC;
        out_image_0_V_we0 : OUT STD_LOGIC;
        out_image_0_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_1_V_ce0 : OUT STD_LOGIC;
        out_image_1_V_we0 : OUT STD_LOGIC;
        out_image_1_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_2_V_ce0 : OUT STD_LOGIC;
        out_image_2_V_we0 : OUT STD_LOGIC;
        out_image_2_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_3_V_ce0 : OUT STD_LOGIC;
        out_image_3_V_we0 : OUT STD_LOGIC;
        out_image_3_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_4_V_ce0 : OUT STD_LOGIC;
        out_image_4_V_we0 : OUT STD_LOGIC;
        out_image_4_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_5_V_ce0 : OUT STD_LOGIC;
        out_image_5_V_we0 : OUT STD_LOGIC;
        out_image_5_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_6_V_ce0 : OUT STD_LOGIC;
        out_image_6_V_we0 : OUT STD_LOGIC;
        out_image_6_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_7_V_ce0 : OUT STD_LOGIC;
        out_image_7_V_we0 : OUT STD_LOGIC;
        out_image_7_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_8_V_ce0 : OUT STD_LOGIC;
        out_image_8_V_we0 : OUT STD_LOGIC;
        out_image_8_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_9_V_ce0 : OUT STD_LOGIC;
        out_image_9_V_we0 : OUT STD_LOGIC;
        out_image_9_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_10_V_ce0 : OUT STD_LOGIC;
        out_image_10_V_we0 : OUT STD_LOGIC;
        out_image_10_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_11_V_ce0 : OUT STD_LOGIC;
        out_image_11_V_we0 : OUT STD_LOGIC;
        out_image_11_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_12_V_ce0 : OUT STD_LOGIC;
        out_image_12_V_we0 : OUT STD_LOGIC;
        out_image_12_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_13_V_ce0 : OUT STD_LOGIC;
        out_image_13_V_we0 : OUT STD_LOGIC;
        out_image_13_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_14_V_ce0 : OUT STD_LOGIC;
        out_image_14_V_we0 : OUT STD_LOGIC;
        out_image_14_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_15_V_ce0 : OUT STD_LOGIC;
        out_image_15_V_we0 : OUT STD_LOGIC;
        out_image_15_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_16_V_ce0 : OUT STD_LOGIC;
        out_image_16_V_we0 : OUT STD_LOGIC;
        out_image_16_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_17_V_ce0 : OUT STD_LOGIC;
        out_image_17_V_we0 : OUT STD_LOGIC;
        out_image_17_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_18_V_ce0 : OUT STD_LOGIC;
        out_image_18_V_we0 : OUT STD_LOGIC;
        out_image_18_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_19_V_ce0 : OUT STD_LOGIC;
        out_image_19_V_we0 : OUT STD_LOGIC;
        out_image_19_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_20_V_ce0 : OUT STD_LOGIC;
        out_image_20_V_we0 : OUT STD_LOGIC;
        out_image_20_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_21_V_ce0 : OUT STD_LOGIC;
        out_image_21_V_we0 : OUT STD_LOGIC;
        out_image_21_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_22_V_ce0 : OUT STD_LOGIC;
        out_image_22_V_we0 : OUT STD_LOGIC;
        out_image_22_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_23_V_ce0 : OUT STD_LOGIC;
        out_image_23_V_we0 : OUT STD_LOGIC;
        out_image_23_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_24_V_ce0 : OUT STD_LOGIC;
        out_image_24_V_we0 : OUT STD_LOGIC;
        out_image_24_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_25_V_ce0 : OUT STD_LOGIC;
        out_image_25_V_we0 : OUT STD_LOGIC;
        out_image_25_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_26_V_ce0 : OUT STD_LOGIC;
        out_image_26_V_we0 : OUT STD_LOGIC;
        out_image_26_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_27_V_ce0 : OUT STD_LOGIC;
        out_image_27_V_we0 : OUT STD_LOGIC;
        out_image_27_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component batch_norm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_image_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_0_V_ce0 : OUT STD_LOGIC;
        in_image_0_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_1_V_ce0 : OUT STD_LOGIC;
        in_image_1_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_2_V_ce0 : OUT STD_LOGIC;
        in_image_2_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_3_V_ce0 : OUT STD_LOGIC;
        in_image_3_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_4_V_ce0 : OUT STD_LOGIC;
        in_image_4_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_5_V_ce0 : OUT STD_LOGIC;
        in_image_5_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_6_V_ce0 : OUT STD_LOGIC;
        in_image_6_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_7_V_ce0 : OUT STD_LOGIC;
        in_image_7_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_8_V_ce0 : OUT STD_LOGIC;
        in_image_8_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_9_V_ce0 : OUT STD_LOGIC;
        in_image_9_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_10_V_ce0 : OUT STD_LOGIC;
        in_image_10_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_11_V_ce0 : OUT STD_LOGIC;
        in_image_11_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_12_V_ce0 : OUT STD_LOGIC;
        in_image_12_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_13_V_ce0 : OUT STD_LOGIC;
        in_image_13_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_14_V_ce0 : OUT STD_LOGIC;
        in_image_14_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_15_V_ce0 : OUT STD_LOGIC;
        in_image_15_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_16_V_ce0 : OUT STD_LOGIC;
        in_image_16_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_17_V_ce0 : OUT STD_LOGIC;
        in_image_17_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_18_V_ce0 : OUT STD_LOGIC;
        in_image_18_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_19_V_ce0 : OUT STD_LOGIC;
        in_image_19_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_20_V_ce0 : OUT STD_LOGIC;
        in_image_20_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_21_V_ce0 : OUT STD_LOGIC;
        in_image_21_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_22_V_ce0 : OUT STD_LOGIC;
        in_image_22_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_23_V_ce0 : OUT STD_LOGIC;
        in_image_23_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_24_V_ce0 : OUT STD_LOGIC;
        in_image_24_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_25_V_ce0 : OUT STD_LOGIC;
        in_image_25_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_26_V_ce0 : OUT STD_LOGIC;
        in_image_26_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_27_V_ce0 : OUT STD_LOGIC;
        in_image_27_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        A_V : IN STD_LOGIC_VECTOR (17 downto 0);
        B_V : IN STD_LOGIC_VECTOR (17 downto 0);
        out_image_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_0_V_ce0 : OUT STD_LOGIC;
        out_image_0_V_we0 : OUT STD_LOGIC;
        out_image_0_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_1_V_ce0 : OUT STD_LOGIC;
        out_image_1_V_we0 : OUT STD_LOGIC;
        out_image_1_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_2_V_ce0 : OUT STD_LOGIC;
        out_image_2_V_we0 : OUT STD_LOGIC;
        out_image_2_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_3_V_ce0 : OUT STD_LOGIC;
        out_image_3_V_we0 : OUT STD_LOGIC;
        out_image_3_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_4_V_ce0 : OUT STD_LOGIC;
        out_image_4_V_we0 : OUT STD_LOGIC;
        out_image_4_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_5_V_ce0 : OUT STD_LOGIC;
        out_image_5_V_we0 : OUT STD_LOGIC;
        out_image_5_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_6_V_ce0 : OUT STD_LOGIC;
        out_image_6_V_we0 : OUT STD_LOGIC;
        out_image_6_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_7_V_ce0 : OUT STD_LOGIC;
        out_image_7_V_we0 : OUT STD_LOGIC;
        out_image_7_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_8_V_ce0 : OUT STD_LOGIC;
        out_image_8_V_we0 : OUT STD_LOGIC;
        out_image_8_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_9_V_ce0 : OUT STD_LOGIC;
        out_image_9_V_we0 : OUT STD_LOGIC;
        out_image_9_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_10_V_ce0 : OUT STD_LOGIC;
        out_image_10_V_we0 : OUT STD_LOGIC;
        out_image_10_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_11_V_ce0 : OUT STD_LOGIC;
        out_image_11_V_we0 : OUT STD_LOGIC;
        out_image_11_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_12_V_ce0 : OUT STD_LOGIC;
        out_image_12_V_we0 : OUT STD_LOGIC;
        out_image_12_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_13_V_ce0 : OUT STD_LOGIC;
        out_image_13_V_we0 : OUT STD_LOGIC;
        out_image_13_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_14_V_ce0 : OUT STD_LOGIC;
        out_image_14_V_we0 : OUT STD_LOGIC;
        out_image_14_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_15_V_ce0 : OUT STD_LOGIC;
        out_image_15_V_we0 : OUT STD_LOGIC;
        out_image_15_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_16_V_ce0 : OUT STD_LOGIC;
        out_image_16_V_we0 : OUT STD_LOGIC;
        out_image_16_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_17_V_ce0 : OUT STD_LOGIC;
        out_image_17_V_we0 : OUT STD_LOGIC;
        out_image_17_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_18_V_ce0 : OUT STD_LOGIC;
        out_image_18_V_we0 : OUT STD_LOGIC;
        out_image_18_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_19_V_ce0 : OUT STD_LOGIC;
        out_image_19_V_we0 : OUT STD_LOGIC;
        out_image_19_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_20_V_ce0 : OUT STD_LOGIC;
        out_image_20_V_we0 : OUT STD_LOGIC;
        out_image_20_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_21_V_ce0 : OUT STD_LOGIC;
        out_image_21_V_we0 : OUT STD_LOGIC;
        out_image_21_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_22_V_ce0 : OUT STD_LOGIC;
        out_image_22_V_we0 : OUT STD_LOGIC;
        out_image_22_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_23_V_ce0 : OUT STD_LOGIC;
        out_image_23_V_we0 : OUT STD_LOGIC;
        out_image_23_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_24_V_ce0 : OUT STD_LOGIC;
        out_image_24_V_we0 : OUT STD_LOGIC;
        out_image_24_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_25_V_ce0 : OUT STD_LOGIC;
        out_image_25_V_we0 : OUT STD_LOGIC;
        out_image_25_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_26_V_ce0 : OUT STD_LOGIC;
        out_image_26_V_we0 : OUT STD_LOGIC;
        out_image_26_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_image_27_V_ce0 : OUT STD_LOGIC;
        out_image_27_V_we0 : OUT STD_LOGIC;
        out_image_27_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component relu IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_features_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_0_V_ce0 : OUT STD_LOGIC;
        in_features_0_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_1_V_ce0 : OUT STD_LOGIC;
        in_features_1_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_2_V_ce0 : OUT STD_LOGIC;
        in_features_2_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_3_V_ce0 : OUT STD_LOGIC;
        in_features_3_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_4_V_ce0 : OUT STD_LOGIC;
        in_features_4_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_5_V_ce0 : OUT STD_LOGIC;
        in_features_5_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_6_V_ce0 : OUT STD_LOGIC;
        in_features_6_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_7_V_ce0 : OUT STD_LOGIC;
        in_features_7_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_8_V_ce0 : OUT STD_LOGIC;
        in_features_8_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_9_V_ce0 : OUT STD_LOGIC;
        in_features_9_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_10_V_ce0 : OUT STD_LOGIC;
        in_features_10_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_11_V_ce0 : OUT STD_LOGIC;
        in_features_11_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_12_V_ce0 : OUT STD_LOGIC;
        in_features_12_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_13_V_ce0 : OUT STD_LOGIC;
        in_features_13_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_14_V_ce0 : OUT STD_LOGIC;
        in_features_14_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_15_V_ce0 : OUT STD_LOGIC;
        in_features_15_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_16_V_ce0 : OUT STD_LOGIC;
        in_features_16_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_17_V_ce0 : OUT STD_LOGIC;
        in_features_17_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_18_V_ce0 : OUT STD_LOGIC;
        in_features_18_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_19_V_ce0 : OUT STD_LOGIC;
        in_features_19_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_20_V_ce0 : OUT STD_LOGIC;
        in_features_20_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_21_V_ce0 : OUT STD_LOGIC;
        in_features_21_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_22_V_ce0 : OUT STD_LOGIC;
        in_features_22_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_23_V_ce0 : OUT STD_LOGIC;
        in_features_23_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_24_V_ce0 : OUT STD_LOGIC;
        in_features_24_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_25_V_ce0 : OUT STD_LOGIC;
        in_features_25_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_26_V_ce0 : OUT STD_LOGIC;
        in_features_26_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_features_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_features_27_V_ce0 : OUT STD_LOGIC;
        in_features_27_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        activations_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_0_V_ce0 : OUT STD_LOGIC;
        activations_0_V_we0 : OUT STD_LOGIC;
        activations_0_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_1_V_ce0 : OUT STD_LOGIC;
        activations_1_V_we0 : OUT STD_LOGIC;
        activations_1_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_2_V_ce0 : OUT STD_LOGIC;
        activations_2_V_we0 : OUT STD_LOGIC;
        activations_2_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_3_V_ce0 : OUT STD_LOGIC;
        activations_3_V_we0 : OUT STD_LOGIC;
        activations_3_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_4_V_ce0 : OUT STD_LOGIC;
        activations_4_V_we0 : OUT STD_LOGIC;
        activations_4_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_5_V_ce0 : OUT STD_LOGIC;
        activations_5_V_we0 : OUT STD_LOGIC;
        activations_5_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_6_V_ce0 : OUT STD_LOGIC;
        activations_6_V_we0 : OUT STD_LOGIC;
        activations_6_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_7_V_ce0 : OUT STD_LOGIC;
        activations_7_V_we0 : OUT STD_LOGIC;
        activations_7_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_8_V_ce0 : OUT STD_LOGIC;
        activations_8_V_we0 : OUT STD_LOGIC;
        activations_8_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_9_V_ce0 : OUT STD_LOGIC;
        activations_9_V_we0 : OUT STD_LOGIC;
        activations_9_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_10_V_ce0 : OUT STD_LOGIC;
        activations_10_V_we0 : OUT STD_LOGIC;
        activations_10_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_11_V_ce0 : OUT STD_LOGIC;
        activations_11_V_we0 : OUT STD_LOGIC;
        activations_11_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_12_V_ce0 : OUT STD_LOGIC;
        activations_12_V_we0 : OUT STD_LOGIC;
        activations_12_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_13_V_ce0 : OUT STD_LOGIC;
        activations_13_V_we0 : OUT STD_LOGIC;
        activations_13_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_14_V_ce0 : OUT STD_LOGIC;
        activations_14_V_we0 : OUT STD_LOGIC;
        activations_14_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_15_V_ce0 : OUT STD_LOGIC;
        activations_15_V_we0 : OUT STD_LOGIC;
        activations_15_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_16_V_ce0 : OUT STD_LOGIC;
        activations_16_V_we0 : OUT STD_LOGIC;
        activations_16_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_17_V_ce0 : OUT STD_LOGIC;
        activations_17_V_we0 : OUT STD_LOGIC;
        activations_17_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_18_V_ce0 : OUT STD_LOGIC;
        activations_18_V_we0 : OUT STD_LOGIC;
        activations_18_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_19_V_ce0 : OUT STD_LOGIC;
        activations_19_V_we0 : OUT STD_LOGIC;
        activations_19_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_20_V_ce0 : OUT STD_LOGIC;
        activations_20_V_we0 : OUT STD_LOGIC;
        activations_20_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_21_V_ce0 : OUT STD_LOGIC;
        activations_21_V_we0 : OUT STD_LOGIC;
        activations_21_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_22_V_ce0 : OUT STD_LOGIC;
        activations_22_V_we0 : OUT STD_LOGIC;
        activations_22_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_23_V_ce0 : OUT STD_LOGIC;
        activations_23_V_we0 : OUT STD_LOGIC;
        activations_23_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_24_V_ce0 : OUT STD_LOGIC;
        activations_24_V_we0 : OUT STD_LOGIC;
        activations_24_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_25_V_ce0 : OUT STD_LOGIC;
        activations_25_V_we0 : OUT STD_LOGIC;
        activations_25_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_26_V_ce0 : OUT STD_LOGIC;
        activations_26_V_we0 : OUT STD_LOGIC;
        activations_26_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        activations_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        activations_27_V_ce0 : OUT STD_LOGIC;
        activations_27_V_we0 : OUT STD_LOGIC;
        activations_27_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component max_pool_1chan IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_image_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_0_V_ce0 : OUT STD_LOGIC;
        in_image_0_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_0_V_ce1 : OUT STD_LOGIC;
        in_image_0_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_1_V_ce0 : OUT STD_LOGIC;
        in_image_1_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_1_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_1_V_ce1 : OUT STD_LOGIC;
        in_image_1_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_2_V_ce0 : OUT STD_LOGIC;
        in_image_2_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_2_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_2_V_ce1 : OUT STD_LOGIC;
        in_image_2_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_3_V_ce0 : OUT STD_LOGIC;
        in_image_3_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_3_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_3_V_ce1 : OUT STD_LOGIC;
        in_image_3_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_4_V_ce0 : OUT STD_LOGIC;
        in_image_4_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_4_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_4_V_ce1 : OUT STD_LOGIC;
        in_image_4_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_5_V_ce0 : OUT STD_LOGIC;
        in_image_5_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_5_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_5_V_ce1 : OUT STD_LOGIC;
        in_image_5_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_6_V_ce0 : OUT STD_LOGIC;
        in_image_6_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_6_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_6_V_ce1 : OUT STD_LOGIC;
        in_image_6_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_7_V_ce0 : OUT STD_LOGIC;
        in_image_7_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_7_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_7_V_ce1 : OUT STD_LOGIC;
        in_image_7_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_8_V_ce0 : OUT STD_LOGIC;
        in_image_8_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_8_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_8_V_ce1 : OUT STD_LOGIC;
        in_image_8_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_9_V_ce0 : OUT STD_LOGIC;
        in_image_9_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_9_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_9_V_ce1 : OUT STD_LOGIC;
        in_image_9_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_10_V_ce0 : OUT STD_LOGIC;
        in_image_10_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_10_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_10_V_ce1 : OUT STD_LOGIC;
        in_image_10_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_11_V_ce0 : OUT STD_LOGIC;
        in_image_11_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_11_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_11_V_ce1 : OUT STD_LOGIC;
        in_image_11_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_12_V_ce0 : OUT STD_LOGIC;
        in_image_12_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_12_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_12_V_ce1 : OUT STD_LOGIC;
        in_image_12_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_13_V_ce0 : OUT STD_LOGIC;
        in_image_13_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_13_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_13_V_ce1 : OUT STD_LOGIC;
        in_image_13_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_14_V_ce0 : OUT STD_LOGIC;
        in_image_14_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_14_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_14_V_ce1 : OUT STD_LOGIC;
        in_image_14_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_15_V_ce0 : OUT STD_LOGIC;
        in_image_15_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_15_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_15_V_ce1 : OUT STD_LOGIC;
        in_image_15_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_16_V_ce0 : OUT STD_LOGIC;
        in_image_16_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_16_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_16_V_ce1 : OUT STD_LOGIC;
        in_image_16_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_17_V_ce0 : OUT STD_LOGIC;
        in_image_17_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_17_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_17_V_ce1 : OUT STD_LOGIC;
        in_image_17_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_18_V_ce0 : OUT STD_LOGIC;
        in_image_18_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_18_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_18_V_ce1 : OUT STD_LOGIC;
        in_image_18_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_19_V_ce0 : OUT STD_LOGIC;
        in_image_19_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_19_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_19_V_ce1 : OUT STD_LOGIC;
        in_image_19_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_20_V_ce0 : OUT STD_LOGIC;
        in_image_20_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_20_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_20_V_ce1 : OUT STD_LOGIC;
        in_image_20_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_21_V_ce0 : OUT STD_LOGIC;
        in_image_21_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_21_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_21_V_ce1 : OUT STD_LOGIC;
        in_image_21_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_22_V_ce0 : OUT STD_LOGIC;
        in_image_22_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_22_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_22_V_ce1 : OUT STD_LOGIC;
        in_image_22_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_23_V_ce0 : OUT STD_LOGIC;
        in_image_23_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_23_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_23_V_ce1 : OUT STD_LOGIC;
        in_image_23_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_24_V_ce0 : OUT STD_LOGIC;
        in_image_24_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_24_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_24_V_ce1 : OUT STD_LOGIC;
        in_image_24_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_25_V_ce0 : OUT STD_LOGIC;
        in_image_25_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_25_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_25_V_ce1 : OUT STD_LOGIC;
        in_image_25_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_26_V_ce0 : OUT STD_LOGIC;
        in_image_26_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_26_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_26_V_ce1 : OUT STD_LOGIC;
        in_image_26_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_27_V_ce0 : OUT STD_LOGIC;
        in_image_27_V_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        in_image_27_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_image_27_V_ce1 : OUT STD_LOGIC;
        in_image_27_V_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
        out_image_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_0_V_ce0 : OUT STD_LOGIC;
        out_image_0_V_we0 : OUT STD_LOGIC;
        out_image_0_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_1_V_ce0 : OUT STD_LOGIC;
        out_image_1_V_we0 : OUT STD_LOGIC;
        out_image_1_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_2_V_ce0 : OUT STD_LOGIC;
        out_image_2_V_we0 : OUT STD_LOGIC;
        out_image_2_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_3_V_ce0 : OUT STD_LOGIC;
        out_image_3_V_we0 : OUT STD_LOGIC;
        out_image_3_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_4_V_ce0 : OUT STD_LOGIC;
        out_image_4_V_we0 : OUT STD_LOGIC;
        out_image_4_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_5_V_ce0 : OUT STD_LOGIC;
        out_image_5_V_we0 : OUT STD_LOGIC;
        out_image_5_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_6_V_ce0 : OUT STD_LOGIC;
        out_image_6_V_we0 : OUT STD_LOGIC;
        out_image_6_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_7_V_ce0 : OUT STD_LOGIC;
        out_image_7_V_we0 : OUT STD_LOGIC;
        out_image_7_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_8_V_ce0 : OUT STD_LOGIC;
        out_image_8_V_we0 : OUT STD_LOGIC;
        out_image_8_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_9_V_ce0 : OUT STD_LOGIC;
        out_image_9_V_we0 : OUT STD_LOGIC;
        out_image_9_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_10_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_10_V_ce0 : OUT STD_LOGIC;
        out_image_10_V_we0 : OUT STD_LOGIC;
        out_image_10_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_11_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_11_V_ce0 : OUT STD_LOGIC;
        out_image_11_V_we0 : OUT STD_LOGIC;
        out_image_11_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_12_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_12_V_ce0 : OUT STD_LOGIC;
        out_image_12_V_we0 : OUT STD_LOGIC;
        out_image_12_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_13_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_13_V_ce0 : OUT STD_LOGIC;
        out_image_13_V_we0 : OUT STD_LOGIC;
        out_image_13_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component pad_for_conv2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_image_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_0_V_ce0 : OUT STD_LOGIC;
        in_image_0_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_1_V_ce0 : OUT STD_LOGIC;
        in_image_1_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_2_V_ce0 : OUT STD_LOGIC;
        in_image_2_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_3_V_ce0 : OUT STD_LOGIC;
        in_image_3_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_4_V_ce0 : OUT STD_LOGIC;
        in_image_4_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_5_V_ce0 : OUT STD_LOGIC;
        in_image_5_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_6_V_ce0 : OUT STD_LOGIC;
        in_image_6_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_7_V_ce0 : OUT STD_LOGIC;
        in_image_7_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_8_V_ce0 : OUT STD_LOGIC;
        in_image_8_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_9_V_ce0 : OUT STD_LOGIC;
        in_image_9_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_10_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_10_V_ce0 : OUT STD_LOGIC;
        in_image_10_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_11_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_11_V_ce0 : OUT STD_LOGIC;
        in_image_11_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_12_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_12_V_ce0 : OUT STD_LOGIC;
        in_image_12_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_13_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_image_13_V_ce0 : OUT STD_LOGIC;
        in_image_13_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        out_image_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_0_V_ce0 : OUT STD_LOGIC;
        out_image_0_V_we0 : OUT STD_LOGIC;
        out_image_0_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_image_0_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_0_V_ce1 : OUT STD_LOGIC;
        out_image_0_V_we1 : OUT STD_LOGIC;
        out_image_0_V_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_image_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_1_V_ce0 : OUT STD_LOGIC;
        out_image_1_V_we0 : OUT STD_LOGIC;
        out_image_1_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_1_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_1_V_ce1 : OUT STD_LOGIC;
        out_image_1_V_we1 : OUT STD_LOGIC;
        out_image_1_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_2_V_ce0 : OUT STD_LOGIC;
        out_image_2_V_we0 : OUT STD_LOGIC;
        out_image_2_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_2_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_2_V_ce1 : OUT STD_LOGIC;
        out_image_2_V_we1 : OUT STD_LOGIC;
        out_image_2_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_3_V_ce0 : OUT STD_LOGIC;
        out_image_3_V_we0 : OUT STD_LOGIC;
        out_image_3_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_3_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_3_V_ce1 : OUT STD_LOGIC;
        out_image_3_V_we1 : OUT STD_LOGIC;
        out_image_3_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_4_V_ce0 : OUT STD_LOGIC;
        out_image_4_V_we0 : OUT STD_LOGIC;
        out_image_4_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_4_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_4_V_ce1 : OUT STD_LOGIC;
        out_image_4_V_we1 : OUT STD_LOGIC;
        out_image_4_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_5_V_ce0 : OUT STD_LOGIC;
        out_image_5_V_we0 : OUT STD_LOGIC;
        out_image_5_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_5_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_5_V_ce1 : OUT STD_LOGIC;
        out_image_5_V_we1 : OUT STD_LOGIC;
        out_image_5_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_6_V_ce0 : OUT STD_LOGIC;
        out_image_6_V_we0 : OUT STD_LOGIC;
        out_image_6_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_6_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_6_V_ce1 : OUT STD_LOGIC;
        out_image_6_V_we1 : OUT STD_LOGIC;
        out_image_6_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_7_V_ce0 : OUT STD_LOGIC;
        out_image_7_V_we0 : OUT STD_LOGIC;
        out_image_7_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_7_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_7_V_ce1 : OUT STD_LOGIC;
        out_image_7_V_we1 : OUT STD_LOGIC;
        out_image_7_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_8_V_ce0 : OUT STD_LOGIC;
        out_image_8_V_we0 : OUT STD_LOGIC;
        out_image_8_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_8_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_8_V_ce1 : OUT STD_LOGIC;
        out_image_8_V_we1 : OUT STD_LOGIC;
        out_image_8_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_9_V_ce0 : OUT STD_LOGIC;
        out_image_9_V_we0 : OUT STD_LOGIC;
        out_image_9_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_9_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_9_V_ce1 : OUT STD_LOGIC;
        out_image_9_V_we1 : OUT STD_LOGIC;
        out_image_9_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_10_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_10_V_ce0 : OUT STD_LOGIC;
        out_image_10_V_we0 : OUT STD_LOGIC;
        out_image_10_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_10_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_10_V_ce1 : OUT STD_LOGIC;
        out_image_10_V_we1 : OUT STD_LOGIC;
        out_image_10_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_11_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_11_V_ce0 : OUT STD_LOGIC;
        out_image_11_V_we0 : OUT STD_LOGIC;
        out_image_11_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_11_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_11_V_ce1 : OUT STD_LOGIC;
        out_image_11_V_we1 : OUT STD_LOGIC;
        out_image_11_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_12_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_12_V_ce0 : OUT STD_LOGIC;
        out_image_12_V_we0 : OUT STD_LOGIC;
        out_image_12_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_12_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_12_V_ce1 : OUT STD_LOGIC;
        out_image_12_V_we1 : OUT STD_LOGIC;
        out_image_12_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_13_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_13_V_ce0 : OUT STD_LOGIC;
        out_image_13_V_we0 : OUT STD_LOGIC;
        out_image_13_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_13_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_13_V_ce1 : OUT STD_LOGIC;
        out_image_13_V_we1 : OUT STD_LOGIC;
        out_image_13_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_14_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_14_V_ce0 : OUT STD_LOGIC;
        out_image_14_V_we0 : OUT STD_LOGIC;
        out_image_14_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_14_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_14_V_ce1 : OUT STD_LOGIC;
        out_image_14_V_we1 : OUT STD_LOGIC;
        out_image_14_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        out_image_15_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_15_V_ce0 : OUT STD_LOGIC;
        out_image_15_V_we0 : OUT STD_LOGIC;
        out_image_15_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_image_15_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_image_15_V_ce1 : OUT STD_LOGIC;
        out_image_15_V_we1 : OUT STD_LOGIC;
        out_image_15_V_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component resample_for_conv2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        square_image_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_0_V_ce0 : OUT STD_LOGIC;
        square_image_0_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        square_image_0_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_0_V_ce1 : OUT STD_LOGIC;
        square_image_0_V_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        square_image_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_1_V_ce0 : OUT STD_LOGIC;
        square_image_1_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_1_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_1_V_ce1 : OUT STD_LOGIC;
        square_image_1_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_2_V_ce0 : OUT STD_LOGIC;
        square_image_2_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_2_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_2_V_ce1 : OUT STD_LOGIC;
        square_image_2_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_3_V_ce0 : OUT STD_LOGIC;
        square_image_3_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_3_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_3_V_ce1 : OUT STD_LOGIC;
        square_image_3_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_4_V_ce0 : OUT STD_LOGIC;
        square_image_4_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_4_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_4_V_ce1 : OUT STD_LOGIC;
        square_image_4_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_5_V_ce0 : OUT STD_LOGIC;
        square_image_5_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_5_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_5_V_ce1 : OUT STD_LOGIC;
        square_image_5_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_6_V_ce0 : OUT STD_LOGIC;
        square_image_6_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_6_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_6_V_ce1 : OUT STD_LOGIC;
        square_image_6_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_7_V_ce0 : OUT STD_LOGIC;
        square_image_7_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_7_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_7_V_ce1 : OUT STD_LOGIC;
        square_image_7_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_8_V_ce0 : OUT STD_LOGIC;
        square_image_8_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_8_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_8_V_ce1 : OUT STD_LOGIC;
        square_image_8_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_9_V_ce0 : OUT STD_LOGIC;
        square_image_9_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_9_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_9_V_ce1 : OUT STD_LOGIC;
        square_image_9_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_10_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_10_V_ce0 : OUT STD_LOGIC;
        square_image_10_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_10_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_10_V_ce1 : OUT STD_LOGIC;
        square_image_10_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_11_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_11_V_ce0 : OUT STD_LOGIC;
        square_image_11_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_11_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_11_V_ce1 : OUT STD_LOGIC;
        square_image_11_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_12_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_12_V_ce0 : OUT STD_LOGIC;
        square_image_12_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_12_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_12_V_ce1 : OUT STD_LOGIC;
        square_image_12_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_13_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_13_V_ce0 : OUT STD_LOGIC;
        square_image_13_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_13_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_13_V_ce1 : OUT STD_LOGIC;
        square_image_13_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_14_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_14_V_ce0 : OUT STD_LOGIC;
        square_image_14_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_14_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_14_V_ce1 : OUT STD_LOGIC;
        square_image_14_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        square_image_15_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_15_V_ce0 : OUT STD_LOGIC;
        square_image_15_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        square_image_15_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        square_image_15_V_ce1 : OUT STD_LOGIC;
        square_image_15_V_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        resampled_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_0_V_ce0 : OUT STD_LOGIC;
        resampled_0_V_we0 : OUT STD_LOGIC;
        resampled_0_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        resampled_0_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_0_V_ce1 : OUT STD_LOGIC;
        resampled_0_V_we1 : OUT STD_LOGIC;
        resampled_0_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        resampled_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_1_V_ce0 : OUT STD_LOGIC;
        resampled_1_V_we0 : OUT STD_LOGIC;
        resampled_1_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        resampled_1_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_1_V_ce1 : OUT STD_LOGIC;
        resampled_1_V_we1 : OUT STD_LOGIC;
        resampled_1_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        resampled_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_2_V_ce0 : OUT STD_LOGIC;
        resampled_2_V_we0 : OUT STD_LOGIC;
        resampled_2_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        resampled_2_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        resampled_2_V_ce1 : OUT STD_LOGIC;
        resampled_2_V_we1 : OUT STD_LOGIC;
        resampled_2_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component conv2d_3x3_4chan_rev IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_image_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_0_V_ce0 : OUT STD_LOGIC;
        in_image_0_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_0_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_0_V_ce1 : OUT STD_LOGIC;
        in_image_0_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_1_V_ce0 : OUT STD_LOGIC;
        in_image_1_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_1_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_1_V_ce1 : OUT STD_LOGIC;
        in_image_1_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_2_V_ce0 : OUT STD_LOGIC;
        in_image_2_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        in_image_2_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_image_2_V_ce1 : OUT STD_LOGIC;
        in_image_2_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        kernel_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        kernel_0_V_ce0 : OUT STD_LOGIC;
        kernel_0_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        kernel_1_V_ce0 : OUT STD_LOGIC;
        kernel_1_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        kernel_2_V_ce0 : OUT STD_LOGIC;
        kernel_2_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        kernel_3_V_ce0 : OUT STD_LOGIC;
        kernel_3_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_4_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        kernel_4_V_ce0 : OUT STD_LOGIC;
        kernel_4_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_5_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        kernel_5_V_ce0 : OUT STD_LOGIC;
        kernel_5_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_6_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        kernel_6_V_ce0 : OUT STD_LOGIC;
        kernel_6_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_7_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        kernel_7_V_ce0 : OUT STD_LOGIC;
        kernel_7_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_8_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        kernel_8_V_ce0 : OUT STD_LOGIC;
        kernel_8_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        bias_0_V : IN STD_LOGIC_VECTOR (47 downto 0);
        bias_1_V : IN STD_LOGIC_VECTOR (47 downto 0);
        bias_2_V : IN STD_LOGIC_VECTOR (47 downto 0);
        bias_3_V : IN STD_LOGIC_VECTOR (47 downto 0);
        out_image_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_0_V_ce0 : OUT STD_LOGIC;
        out_image_0_V_we0 : OUT STD_LOGIC;
        out_image_0_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_1_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_1_V_ce0 : OUT STD_LOGIC;
        out_image_1_V_we0 : OUT STD_LOGIC;
        out_image_1_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_2_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_2_V_ce0 : OUT STD_LOGIC;
        out_image_2_V_we0 : OUT STD_LOGIC;
        out_image_2_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_3_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_3_V_ce0 : OUT STD_LOGIC;
        out_image_3_V_we0 : OUT STD_LOGIC;
        out_image_3_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_4_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_4_V_ce0 : OUT STD_LOGIC;
        out_image_4_V_we0 : OUT STD_LOGIC;
        out_image_4_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_5_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_5_V_ce0 : OUT STD_LOGIC;
        out_image_5_V_we0 : OUT STD_LOGIC;
        out_image_5_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_6_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_6_V_ce0 : OUT STD_LOGIC;
        out_image_6_V_we0 : OUT STD_LOGIC;
        out_image_6_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_7_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_7_V_ce0 : OUT STD_LOGIC;
        out_image_7_V_we0 : OUT STD_LOGIC;
        out_image_7_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_8_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_8_V_ce0 : OUT STD_LOGIC;
        out_image_8_V_we0 : OUT STD_LOGIC;
        out_image_8_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_9_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_9_V_ce0 : OUT STD_LOGIC;
        out_image_9_V_we0 : OUT STD_LOGIC;
        out_image_9_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_10_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_10_V_ce0 : OUT STD_LOGIC;
        out_image_10_V_we0 : OUT STD_LOGIC;
        out_image_10_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_11_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_11_V_ce0 : OUT STD_LOGIC;
        out_image_11_V_we0 : OUT STD_LOGIC;
        out_image_11_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_12_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_12_V_ce0 : OUT STD_LOGIC;
        out_image_12_V_we0 : OUT STD_LOGIC;
        out_image_12_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_image_13_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_image_13_V_ce0 : OUT STD_LOGIC;
        out_image_13_V_we0 : OUT STD_LOGIC;
        out_image_13_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component CNN_mean_removed_fYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component CNN_padded_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        i_q1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        t_q1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component CNN_padded_1_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (17 downto 0);
        i_q1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (17 downto 0);
        t_q1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component CNN_resampled_0_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component CNN_conv_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component CNN_batchnorm_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (47 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (47 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component CNN_ReLU_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (47 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_q1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (47 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_q1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component CNN_maxpool_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component CNN_padded_L2_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        i_q1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        t_q1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component CNN_padded_L2_1_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (24 downto 0);
        i_q1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (24 downto 0);
        t_q1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component CNN_resampled_L2_Hfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (24 downto 0);
        i_q1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (24 downto 0);
        t_q1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;



begin
    mean_removed_0_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_0_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_0_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_0_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_0_V_d0,
        i_q0 => mean_removed_0_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_0_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_0_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_0_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_0_V_i_full_n,
        i_write => ap_channel_done_mean_removed_0_V,
        t_empty_n => mean_removed_0_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_1_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_1_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_1_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_1_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_1_V_d0,
        i_q0 => mean_removed_1_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_1_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_1_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_1_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_1_V_i_full_n,
        i_write => ap_channel_done_mean_removed_1_V,
        t_empty_n => mean_removed_1_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_2_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_2_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_2_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_2_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_2_V_d0,
        i_q0 => mean_removed_2_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_2_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_2_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_2_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_2_V_i_full_n,
        i_write => ap_channel_done_mean_removed_2_V,
        t_empty_n => mean_removed_2_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_3_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_3_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_3_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_3_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_3_V_d0,
        i_q0 => mean_removed_3_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_3_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_3_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_3_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_3_V_i_full_n,
        i_write => ap_channel_done_mean_removed_3_V,
        t_empty_n => mean_removed_3_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_4_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_4_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_4_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_4_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_4_V_d0,
        i_q0 => mean_removed_4_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_4_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_4_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_4_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_4_V_i_full_n,
        i_write => ap_channel_done_mean_removed_4_V,
        t_empty_n => mean_removed_4_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_5_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_5_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_5_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_5_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_5_V_d0,
        i_q0 => mean_removed_5_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_5_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_5_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_5_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_5_V_i_full_n,
        i_write => ap_channel_done_mean_removed_5_V,
        t_empty_n => mean_removed_5_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_6_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_6_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_6_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_6_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_6_V_d0,
        i_q0 => mean_removed_6_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_6_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_6_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_6_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_6_V_i_full_n,
        i_write => ap_channel_done_mean_removed_6_V,
        t_empty_n => mean_removed_6_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_7_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_7_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_7_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_7_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_7_V_d0,
        i_q0 => mean_removed_7_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_7_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_7_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_7_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_7_V_i_full_n,
        i_write => ap_channel_done_mean_removed_7_V,
        t_empty_n => mean_removed_7_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_8_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_8_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_8_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_8_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_8_V_d0,
        i_q0 => mean_removed_8_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_8_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_8_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_8_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_8_V_i_full_n,
        i_write => ap_channel_done_mean_removed_8_V,
        t_empty_n => mean_removed_8_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_9_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_9_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_9_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_9_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_9_V_d0,
        i_q0 => mean_removed_9_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_9_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_9_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_9_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_9_V_i_full_n,
        i_write => ap_channel_done_mean_removed_9_V,
        t_empty_n => mean_removed_9_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_10_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_10_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_10_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_10_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_10_V_d0,
        i_q0 => mean_removed_10_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_10_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_10_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_10_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_10_V_i_full_n,
        i_write => ap_channel_done_mean_removed_10_V,
        t_empty_n => mean_removed_10_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_11_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_11_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_11_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_11_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_11_V_d0,
        i_q0 => mean_removed_11_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_11_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_11_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_11_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_11_V_i_full_n,
        i_write => ap_channel_done_mean_removed_11_V,
        t_empty_n => mean_removed_11_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_12_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_12_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_12_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_12_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_12_V_d0,
        i_q0 => mean_removed_12_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_12_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_12_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_12_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_12_V_i_full_n,
        i_write => ap_channel_done_mean_removed_12_V,
        t_empty_n => mean_removed_12_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_13_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_13_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_13_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_13_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_13_V_d0,
        i_q0 => mean_removed_13_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_13_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_13_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_13_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_13_V_i_full_n,
        i_write => ap_channel_done_mean_removed_13_V,
        t_empty_n => mean_removed_13_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_14_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_14_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_14_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_14_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_14_V_d0,
        i_q0 => mean_removed_14_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_14_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_14_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_14_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_14_V_i_full_n,
        i_write => ap_channel_done_mean_removed_14_V,
        t_empty_n => mean_removed_14_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_15_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_15_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_15_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_15_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_15_V_d0,
        i_q0 => mean_removed_15_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_15_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_15_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_15_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_15_V_i_full_n,
        i_write => ap_channel_done_mean_removed_15_V,
        t_empty_n => mean_removed_15_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_16_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_16_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_16_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_16_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_16_V_d0,
        i_q0 => mean_removed_16_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_16_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_16_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_16_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_16_V_i_full_n,
        i_write => ap_channel_done_mean_removed_16_V,
        t_empty_n => mean_removed_16_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_17_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_17_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_17_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_17_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_17_V_d0,
        i_q0 => mean_removed_17_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_17_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_17_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_17_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_17_V_i_full_n,
        i_write => ap_channel_done_mean_removed_17_V,
        t_empty_n => mean_removed_17_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_18_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_18_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_18_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_18_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_18_V_d0,
        i_q0 => mean_removed_18_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_18_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_18_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_18_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_18_V_i_full_n,
        i_write => ap_channel_done_mean_removed_18_V,
        t_empty_n => mean_removed_18_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_19_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_19_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_19_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_19_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_19_V_d0,
        i_q0 => mean_removed_19_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_19_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_19_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_19_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_19_V_i_full_n,
        i_write => ap_channel_done_mean_removed_19_V,
        t_empty_n => mean_removed_19_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_20_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_20_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_20_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_20_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_20_V_d0,
        i_q0 => mean_removed_20_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_20_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_20_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_20_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_20_V_i_full_n,
        i_write => ap_channel_done_mean_removed_20_V,
        t_empty_n => mean_removed_20_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_21_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_21_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_21_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_21_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_21_V_d0,
        i_q0 => mean_removed_21_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_21_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_21_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_21_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_21_V_i_full_n,
        i_write => ap_channel_done_mean_removed_21_V,
        t_empty_n => mean_removed_21_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_22_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_22_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_22_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_22_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_22_V_d0,
        i_q0 => mean_removed_22_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_22_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_22_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_22_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_22_V_i_full_n,
        i_write => ap_channel_done_mean_removed_22_V,
        t_empty_n => mean_removed_22_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_23_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_23_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_23_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_23_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_23_V_d0,
        i_q0 => mean_removed_23_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_23_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_23_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_23_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_23_V_i_full_n,
        i_write => ap_channel_done_mean_removed_23_V,
        t_empty_n => mean_removed_23_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_24_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_24_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_24_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_24_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_24_V_d0,
        i_q0 => mean_removed_24_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_24_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_24_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_24_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_24_V_i_full_n,
        i_write => ap_channel_done_mean_removed_24_V,
        t_empty_n => mean_removed_24_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_25_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_25_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_25_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_25_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_25_V_d0,
        i_q0 => mean_removed_25_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_25_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_25_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_25_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_25_V_i_full_n,
        i_write => ap_channel_done_mean_removed_25_V,
        t_empty_n => mean_removed_25_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_26_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_26_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_26_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_26_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_26_V_d0,
        i_q0 => mean_removed_26_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_26_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_26_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_26_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_26_V_i_full_n,
        i_write => ap_channel_done_mean_removed_26_V,
        t_empty_n => mean_removed_26_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    mean_removed_27_V_U : component CNN_mean_removed_fYi
    generic map (
        DataWidth => 18,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => zero_mean_1chan_U0_out_image_27_V_address0,
        i_ce0 => zero_mean_1chan_U0_out_image_27_V_ce0,
        i_we0 => zero_mean_1chan_U0_out_image_27_V_we0,
        i_d0 => zero_mean_1chan_U0_out_image_27_V_d0,
        i_q0 => mean_removed_27_V_i_q0,
        t_address0 => efficient_pad_n_1cha_U0_in_image_27_V_address0,
        t_ce0 => efficient_pad_n_1cha_U0_in_image_27_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => mean_removed_27_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => mean_removed_27_V_i_full_n,
        i_write => ap_channel_done_mean_removed_27_V,
        t_empty_n => mean_removed_27_V_t_empty_n,
        t_read => efficient_pad_n_1cha_U0_ap_ready);

    padded_0_V_U : component CNN_padded_0_V
    generic map (
        DataWidth => 1,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_0_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_0_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_0_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_0_V_d0,
        i_q0 => padded_0_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_0_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_0_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_0_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_0_V_d1,
        i_q1 => padded_0_V_i_q1,
        t_address0 => resample_U0_square_image_0_V_address0,
        t_ce0 => resample_U0_square_image_0_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv1_0,
        t_q0 => padded_0_V_t_q0,
        t_address1 => resample_U0_square_image_0_V_address1,
        t_ce1 => resample_U0_square_image_0_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv1_0,
        t_q1 => padded_0_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_0_V_i_full_n,
        i_write => ap_channel_done_padded_0_V,
        t_empty_n => padded_0_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_1_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_1_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_1_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_1_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_1_V_d0,
        i_q0 => padded_1_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_1_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_1_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_1_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_1_V_d1,
        i_q1 => padded_1_V_i_q1,
        t_address0 => resample_U0_square_image_1_V_address0,
        t_ce0 => resample_U0_square_image_1_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_1_V_t_q0,
        t_address1 => resample_U0_square_image_1_V_address1,
        t_ce1 => resample_U0_square_image_1_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_1_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_1_V_i_full_n,
        i_write => ap_channel_done_padded_1_V,
        t_empty_n => padded_1_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_2_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_2_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_2_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_2_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_2_V_d0,
        i_q0 => padded_2_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_2_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_2_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_2_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_2_V_d1,
        i_q1 => padded_2_V_i_q1,
        t_address0 => resample_U0_square_image_2_V_address0,
        t_ce0 => resample_U0_square_image_2_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_2_V_t_q0,
        t_address1 => resample_U0_square_image_2_V_address1,
        t_ce1 => resample_U0_square_image_2_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_2_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_2_V_i_full_n,
        i_write => ap_channel_done_padded_2_V,
        t_empty_n => padded_2_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_3_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_3_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_3_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_3_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_3_V_d0,
        i_q0 => padded_3_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_3_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_3_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_3_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_3_V_d1,
        i_q1 => padded_3_V_i_q1,
        t_address0 => resample_U0_square_image_3_V_address0,
        t_ce0 => resample_U0_square_image_3_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_3_V_t_q0,
        t_address1 => resample_U0_square_image_3_V_address1,
        t_ce1 => resample_U0_square_image_3_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_3_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_3_V_i_full_n,
        i_write => ap_channel_done_padded_3_V,
        t_empty_n => padded_3_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_4_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_4_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_4_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_4_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_4_V_d0,
        i_q0 => padded_4_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_4_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_4_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_4_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_4_V_d1,
        i_q1 => padded_4_V_i_q1,
        t_address0 => resample_U0_square_image_4_V_address0,
        t_ce0 => resample_U0_square_image_4_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_4_V_t_q0,
        t_address1 => resample_U0_square_image_4_V_address1,
        t_ce1 => resample_U0_square_image_4_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_4_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_4_V_i_full_n,
        i_write => ap_channel_done_padded_4_V,
        t_empty_n => padded_4_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_5_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_5_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_5_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_5_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_5_V_d0,
        i_q0 => padded_5_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_5_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_5_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_5_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_5_V_d1,
        i_q1 => padded_5_V_i_q1,
        t_address0 => resample_U0_square_image_5_V_address0,
        t_ce0 => resample_U0_square_image_5_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_5_V_t_q0,
        t_address1 => resample_U0_square_image_5_V_address1,
        t_ce1 => resample_U0_square_image_5_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_5_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_5_V_i_full_n,
        i_write => ap_channel_done_padded_5_V,
        t_empty_n => padded_5_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_6_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_6_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_6_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_6_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_6_V_d0,
        i_q0 => padded_6_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_6_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_6_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_6_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_6_V_d1,
        i_q1 => padded_6_V_i_q1,
        t_address0 => resample_U0_square_image_6_V_address0,
        t_ce0 => resample_U0_square_image_6_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_6_V_t_q0,
        t_address1 => resample_U0_square_image_6_V_address1,
        t_ce1 => resample_U0_square_image_6_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_6_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_6_V_i_full_n,
        i_write => ap_channel_done_padded_6_V,
        t_empty_n => padded_6_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_7_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_7_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_7_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_7_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_7_V_d0,
        i_q0 => padded_7_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_7_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_7_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_7_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_7_V_d1,
        i_q1 => padded_7_V_i_q1,
        t_address0 => resample_U0_square_image_7_V_address0,
        t_ce0 => resample_U0_square_image_7_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_7_V_t_q0,
        t_address1 => resample_U0_square_image_7_V_address1,
        t_ce1 => resample_U0_square_image_7_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_7_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_7_V_i_full_n,
        i_write => ap_channel_done_padded_7_V,
        t_empty_n => padded_7_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_8_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_8_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_8_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_8_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_8_V_d0,
        i_q0 => padded_8_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_8_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_8_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_8_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_8_V_d1,
        i_q1 => padded_8_V_i_q1,
        t_address0 => resample_U0_square_image_8_V_address0,
        t_ce0 => resample_U0_square_image_8_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_8_V_t_q0,
        t_address1 => resample_U0_square_image_8_V_address1,
        t_ce1 => resample_U0_square_image_8_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_8_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_8_V_i_full_n,
        i_write => ap_channel_done_padded_8_V,
        t_empty_n => padded_8_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_9_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_9_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_9_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_9_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_9_V_d0,
        i_q0 => padded_9_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_9_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_9_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_9_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_9_V_d1,
        i_q1 => padded_9_V_i_q1,
        t_address0 => resample_U0_square_image_9_V_address0,
        t_ce0 => resample_U0_square_image_9_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_9_V_t_q0,
        t_address1 => resample_U0_square_image_9_V_address1,
        t_ce1 => resample_U0_square_image_9_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_9_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_9_V_i_full_n,
        i_write => ap_channel_done_padded_9_V,
        t_empty_n => padded_9_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_10_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_10_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_10_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_10_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_10_V_d0,
        i_q0 => padded_10_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_10_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_10_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_10_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_10_V_d1,
        i_q1 => padded_10_V_i_q1,
        t_address0 => resample_U0_square_image_10_V_address0,
        t_ce0 => resample_U0_square_image_10_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_10_V_t_q0,
        t_address1 => resample_U0_square_image_10_V_address1,
        t_ce1 => resample_U0_square_image_10_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_10_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_10_V_i_full_n,
        i_write => ap_channel_done_padded_10_V,
        t_empty_n => padded_10_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_11_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_11_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_11_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_11_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_11_V_d0,
        i_q0 => padded_11_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_11_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_11_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_11_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_11_V_d1,
        i_q1 => padded_11_V_i_q1,
        t_address0 => resample_U0_square_image_11_V_address0,
        t_ce0 => resample_U0_square_image_11_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_11_V_t_q0,
        t_address1 => resample_U0_square_image_11_V_address1,
        t_ce1 => resample_U0_square_image_11_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_11_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_11_V_i_full_n,
        i_write => ap_channel_done_padded_11_V,
        t_empty_n => padded_11_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_12_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_12_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_12_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_12_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_12_V_d0,
        i_q0 => padded_12_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_12_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_12_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_12_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_12_V_d1,
        i_q1 => padded_12_V_i_q1,
        t_address0 => resample_U0_square_image_12_V_address0,
        t_ce0 => resample_U0_square_image_12_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_12_V_t_q0,
        t_address1 => resample_U0_square_image_12_V_address1,
        t_ce1 => resample_U0_square_image_12_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_12_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_12_V_i_full_n,
        i_write => ap_channel_done_padded_12_V,
        t_empty_n => padded_12_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_13_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_13_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_13_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_13_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_13_V_d0,
        i_q0 => padded_13_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_13_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_13_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_13_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_13_V_d1,
        i_q1 => padded_13_V_i_q1,
        t_address0 => resample_U0_square_image_13_V_address0,
        t_ce0 => resample_U0_square_image_13_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_13_V_t_q0,
        t_address1 => resample_U0_square_image_13_V_address1,
        t_ce1 => resample_U0_square_image_13_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_13_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_13_V_i_full_n,
        i_write => ap_channel_done_padded_13_V,
        t_empty_n => padded_13_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_14_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_14_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_14_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_14_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_14_V_d0,
        i_q0 => padded_14_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_14_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_14_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_14_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_14_V_d1,
        i_q1 => padded_14_V_i_q1,
        t_address0 => resample_U0_square_image_14_V_address0,
        t_ce0 => resample_U0_square_image_14_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_14_V_t_q0,
        t_address1 => resample_U0_square_image_14_V_address1,
        t_ce1 => resample_U0_square_image_14_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_14_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_14_V_i_full_n,
        i_write => ap_channel_done_padded_14_V,
        t_empty_n => padded_14_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_15_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_15_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_15_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_15_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_15_V_d0,
        i_q0 => padded_15_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_15_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_15_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_15_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_15_V_d1,
        i_q1 => padded_15_V_i_q1,
        t_address0 => resample_U0_square_image_15_V_address0,
        t_ce0 => resample_U0_square_image_15_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_15_V_t_q0,
        t_address1 => resample_U0_square_image_15_V_address1,
        t_ce1 => resample_U0_square_image_15_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_15_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_15_V_i_full_n,
        i_write => ap_channel_done_padded_15_V,
        t_empty_n => padded_15_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_16_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_16_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_16_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_16_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_16_V_d0,
        i_q0 => padded_16_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_16_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_16_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_16_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_16_V_d1,
        i_q1 => padded_16_V_i_q1,
        t_address0 => resample_U0_square_image_16_V_address0,
        t_ce0 => resample_U0_square_image_16_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_16_V_t_q0,
        t_address1 => resample_U0_square_image_16_V_address1,
        t_ce1 => resample_U0_square_image_16_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_16_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_16_V_i_full_n,
        i_write => ap_channel_done_padded_16_V,
        t_empty_n => padded_16_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_17_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_17_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_17_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_17_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_17_V_d0,
        i_q0 => padded_17_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_17_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_17_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_17_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_17_V_d1,
        i_q1 => padded_17_V_i_q1,
        t_address0 => resample_U0_square_image_17_V_address0,
        t_ce0 => resample_U0_square_image_17_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_17_V_t_q0,
        t_address1 => resample_U0_square_image_17_V_address1,
        t_ce1 => resample_U0_square_image_17_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_17_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_17_V_i_full_n,
        i_write => ap_channel_done_padded_17_V,
        t_empty_n => padded_17_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_18_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_18_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_18_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_18_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_18_V_d0,
        i_q0 => padded_18_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_18_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_18_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_18_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_18_V_d1,
        i_q1 => padded_18_V_i_q1,
        t_address0 => resample_U0_square_image_18_V_address0,
        t_ce0 => resample_U0_square_image_18_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_18_V_t_q0,
        t_address1 => resample_U0_square_image_18_V_address1,
        t_ce1 => resample_U0_square_image_18_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_18_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_18_V_i_full_n,
        i_write => ap_channel_done_padded_18_V,
        t_empty_n => padded_18_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_19_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_19_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_19_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_19_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_19_V_d0,
        i_q0 => padded_19_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_19_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_19_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_19_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_19_V_d1,
        i_q1 => padded_19_V_i_q1,
        t_address0 => resample_U0_square_image_19_V_address0,
        t_ce0 => resample_U0_square_image_19_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_19_V_t_q0,
        t_address1 => resample_U0_square_image_19_V_address1,
        t_ce1 => resample_U0_square_image_19_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_19_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_19_V_i_full_n,
        i_write => ap_channel_done_padded_19_V,
        t_empty_n => padded_19_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_20_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_20_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_20_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_20_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_20_V_d0,
        i_q0 => padded_20_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_20_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_20_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_20_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_20_V_d1,
        i_q1 => padded_20_V_i_q1,
        t_address0 => resample_U0_square_image_20_V_address0,
        t_ce0 => resample_U0_square_image_20_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_20_V_t_q0,
        t_address1 => resample_U0_square_image_20_V_address1,
        t_ce1 => resample_U0_square_image_20_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_20_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_20_V_i_full_n,
        i_write => ap_channel_done_padded_20_V,
        t_empty_n => padded_20_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_21_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_21_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_21_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_21_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_21_V_d0,
        i_q0 => padded_21_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_21_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_21_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_21_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_21_V_d1,
        i_q1 => padded_21_V_i_q1,
        t_address0 => resample_U0_square_image_21_V_address0,
        t_ce0 => resample_U0_square_image_21_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_21_V_t_q0,
        t_address1 => resample_U0_square_image_21_V_address1,
        t_ce1 => resample_U0_square_image_21_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_21_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_21_V_i_full_n,
        i_write => ap_channel_done_padded_21_V,
        t_empty_n => padded_21_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_22_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_22_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_22_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_22_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_22_V_d0,
        i_q0 => padded_22_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_22_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_22_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_22_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_22_V_d1,
        i_q1 => padded_22_V_i_q1,
        t_address0 => resample_U0_square_image_22_V_address0,
        t_ce0 => resample_U0_square_image_22_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_22_V_t_q0,
        t_address1 => resample_U0_square_image_22_V_address1,
        t_ce1 => resample_U0_square_image_22_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_22_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_22_V_i_full_n,
        i_write => ap_channel_done_padded_22_V,
        t_empty_n => padded_22_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_23_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_23_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_23_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_23_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_23_V_d0,
        i_q0 => padded_23_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_23_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_23_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_23_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_23_V_d1,
        i_q1 => padded_23_V_i_q1,
        t_address0 => resample_U0_square_image_23_V_address0,
        t_ce0 => resample_U0_square_image_23_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_23_V_t_q0,
        t_address1 => resample_U0_square_image_23_V_address1,
        t_ce1 => resample_U0_square_image_23_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_23_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_23_V_i_full_n,
        i_write => ap_channel_done_padded_23_V,
        t_empty_n => padded_23_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_24_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_24_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_24_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_24_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_24_V_d0,
        i_q0 => padded_24_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_24_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_24_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_24_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_24_V_d1,
        i_q1 => padded_24_V_i_q1,
        t_address0 => resample_U0_square_image_24_V_address0,
        t_ce0 => resample_U0_square_image_24_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_24_V_t_q0,
        t_address1 => resample_U0_square_image_24_V_address1,
        t_ce1 => resample_U0_square_image_24_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_24_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_24_V_i_full_n,
        i_write => ap_channel_done_padded_24_V,
        t_empty_n => padded_24_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_25_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_25_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_25_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_25_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_25_V_d0,
        i_q0 => padded_25_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_25_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_25_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_25_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_25_V_d1,
        i_q1 => padded_25_V_i_q1,
        t_address0 => resample_U0_square_image_25_V_address0,
        t_ce0 => resample_U0_square_image_25_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_25_V_t_q0,
        t_address1 => resample_U0_square_image_25_V_address1,
        t_ce1 => resample_U0_square_image_25_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_25_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_25_V_i_full_n,
        i_write => ap_channel_done_padded_25_V,
        t_empty_n => padded_25_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_26_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_26_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_26_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_26_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_26_V_d0,
        i_q0 => padded_26_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_26_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_26_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_26_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_26_V_d1,
        i_q1 => padded_26_V_i_q1,
        t_address0 => resample_U0_square_image_26_V_address0,
        t_ce0 => resample_U0_square_image_26_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_26_V_t_q0,
        t_address1 => resample_U0_square_image_26_V_address1,
        t_ce1 => resample_U0_square_image_26_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_26_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_26_V_i_full_n,
        i_write => ap_channel_done_padded_26_V,
        t_empty_n => padded_26_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_27_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_27_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_27_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_27_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_27_V_d0,
        i_q0 => padded_27_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_27_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_27_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_27_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_27_V_d1,
        i_q1 => padded_27_V_i_q1,
        t_address0 => resample_U0_square_image_27_V_address0,
        t_ce0 => resample_U0_square_image_27_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_27_V_t_q0,
        t_address1 => resample_U0_square_image_27_V_address1,
        t_ce1 => resample_U0_square_image_27_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_27_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_27_V_i_full_n,
        i_write => ap_channel_done_padded_27_V,
        t_empty_n => padded_27_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_28_V_U : component CNN_padded_1_V
    generic map (
        DataWidth => 18,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_28_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_28_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_28_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_28_V_d0,
        i_q0 => padded_28_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_28_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_28_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_28_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_28_V_d1,
        i_q1 => padded_28_V_i_q1,
        t_address0 => resample_U0_square_image_28_V_address0,
        t_ce0 => resample_U0_square_image_28_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => padded_28_V_t_q0,
        t_address1 => resample_U0_square_image_28_V_address1,
        t_ce1 => resample_U0_square_image_28_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv18_0,
        t_q1 => padded_28_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_28_V_i_full_n,
        i_write => ap_channel_done_padded_28_V,
        t_empty_n => padded_28_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    padded_29_V_U : component CNN_padded_0_V
    generic map (
        DataWidth => 1,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => efficient_pad_n_1cha_U0_out_image_29_V_address0,
        i_ce0 => efficient_pad_n_1cha_U0_out_image_29_V_ce0,
        i_we0 => efficient_pad_n_1cha_U0_out_image_29_V_we0,
        i_d0 => efficient_pad_n_1cha_U0_out_image_29_V_d0,
        i_q0 => padded_29_V_i_q0,
        i_address1 => efficient_pad_n_1cha_U0_out_image_29_V_address1,
        i_ce1 => efficient_pad_n_1cha_U0_out_image_29_V_ce1,
        i_we1 => efficient_pad_n_1cha_U0_out_image_29_V_we1,
        i_d1 => efficient_pad_n_1cha_U0_out_image_29_V_d1,
        i_q1 => padded_29_V_i_q1,
        t_address0 => resample_U0_square_image_29_V_address0,
        t_ce0 => resample_U0_square_image_29_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv1_0,
        t_q0 => padded_29_V_t_q0,
        t_address1 => resample_U0_square_image_29_V_address1,
        t_ce1 => resample_U0_square_image_29_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv1_0,
        t_q1 => padded_29_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_29_V_i_full_n,
        i_write => ap_channel_done_padded_29_V,
        t_empty_n => padded_29_V_t_empty_n,
        t_read => resample_U0_ap_ready);

    resampled_0_0_V_U : component CNN_resampled_0_0_V
    generic map (
        DataWidth => 18,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_U0_resampled_0_0_V_address0,
        i_ce0 => resample_U0_resampled_0_0_V_ce0,
        i_we0 => resample_U0_resampled_0_0_V_we0,
        i_d0 => resample_U0_resampled_0_0_V_d0,
        i_q0 => resampled_0_0_V_i_q0,
        t_address0 => conv2d_3x3_1chan_rev_U0_in_image_0_0_V_address0,
        t_ce0 => conv2d_3x3_1chan_rev_U0_in_image_0_0_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => resampled_0_0_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_0_0_V_i_full_n,
        i_write => ap_channel_done_resampled_0_0_V,
        t_empty_n => resampled_0_0_V_t_empty_n,
        t_read => conv2d_3x3_1chan_rev_U0_ap_ready);

    resampled_0_1_V_U : component CNN_resampled_0_0_V
    generic map (
        DataWidth => 18,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_U0_resampled_0_1_V_address0,
        i_ce0 => resample_U0_resampled_0_1_V_ce0,
        i_we0 => resample_U0_resampled_0_1_V_we0,
        i_d0 => resample_U0_resampled_0_1_V_d0,
        i_q0 => resampled_0_1_V_i_q0,
        t_address0 => conv2d_3x3_1chan_rev_U0_in_image_0_1_V_address0,
        t_ce0 => conv2d_3x3_1chan_rev_U0_in_image_0_1_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => resampled_0_1_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_0_1_V_i_full_n,
        i_write => ap_channel_done_resampled_0_1_V,
        t_empty_n => resampled_0_1_V_t_empty_n,
        t_read => conv2d_3x3_1chan_rev_U0_ap_ready);

    resampled_0_2_V_U : component CNN_resampled_0_0_V
    generic map (
        DataWidth => 18,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_U0_resampled_0_2_V_address0,
        i_ce0 => resample_U0_resampled_0_2_V_ce0,
        i_we0 => resample_U0_resampled_0_2_V_we0,
        i_d0 => resample_U0_resampled_0_2_V_d0,
        i_q0 => resampled_0_2_V_i_q0,
        t_address0 => conv2d_3x3_1chan_rev_U0_in_image_0_2_V_address0,
        t_ce0 => conv2d_3x3_1chan_rev_U0_in_image_0_2_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => resampled_0_2_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_0_2_V_i_full_n,
        i_write => ap_channel_done_resampled_0_2_V,
        t_empty_n => resampled_0_2_V_t_empty_n,
        t_read => conv2d_3x3_1chan_rev_U0_ap_ready);

    resampled_1_0_V_U : component CNN_resampled_0_0_V
    generic map (
        DataWidth => 18,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_U0_resampled_1_0_V_address0,
        i_ce0 => resample_U0_resampled_1_0_V_ce0,
        i_we0 => resample_U0_resampled_1_0_V_we0,
        i_d0 => resample_U0_resampled_1_0_V_d0,
        i_q0 => resampled_1_0_V_i_q0,
        t_address0 => conv2d_3x3_1chan_rev_U0_in_image_1_0_V_address0,
        t_ce0 => conv2d_3x3_1chan_rev_U0_in_image_1_0_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => resampled_1_0_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_1_0_V_i_full_n,
        i_write => ap_channel_done_resampled_1_0_V,
        t_empty_n => resampled_1_0_V_t_empty_n,
        t_read => conv2d_3x3_1chan_rev_U0_ap_ready);

    resampled_1_1_V_U : component CNN_resampled_0_0_V
    generic map (
        DataWidth => 18,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_U0_resampled_1_1_V_address0,
        i_ce0 => resample_U0_resampled_1_1_V_ce0,
        i_we0 => resample_U0_resampled_1_1_V_we0,
        i_d0 => resample_U0_resampled_1_1_V_d0,
        i_q0 => resampled_1_1_V_i_q0,
        t_address0 => conv2d_3x3_1chan_rev_U0_in_image_1_1_V_address0,
        t_ce0 => conv2d_3x3_1chan_rev_U0_in_image_1_1_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => resampled_1_1_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_1_1_V_i_full_n,
        i_write => ap_channel_done_resampled_1_1_V,
        t_empty_n => resampled_1_1_V_t_empty_n,
        t_read => conv2d_3x3_1chan_rev_U0_ap_ready);

    resampled_1_2_V_U : component CNN_resampled_0_0_V
    generic map (
        DataWidth => 18,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_U0_resampled_1_2_V_address0,
        i_ce0 => resample_U0_resampled_1_2_V_ce0,
        i_we0 => resample_U0_resampled_1_2_V_we0,
        i_d0 => resample_U0_resampled_1_2_V_d0,
        i_q0 => resampled_1_2_V_i_q0,
        t_address0 => conv2d_3x3_1chan_rev_U0_in_image_1_2_V_address0,
        t_ce0 => conv2d_3x3_1chan_rev_U0_in_image_1_2_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => resampled_1_2_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_1_2_V_i_full_n,
        i_write => ap_channel_done_resampled_1_2_V,
        t_empty_n => resampled_1_2_V_t_empty_n,
        t_read => conv2d_3x3_1chan_rev_U0_ap_ready);

    resampled_2_0_V_U : component CNN_resampled_0_0_V
    generic map (
        DataWidth => 18,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_U0_resampled_2_0_V_address0,
        i_ce0 => resample_U0_resampled_2_0_V_ce0,
        i_we0 => resample_U0_resampled_2_0_V_we0,
        i_d0 => resample_U0_resampled_2_0_V_d0,
        i_q0 => resampled_2_0_V_i_q0,
        t_address0 => conv2d_3x3_1chan_rev_U0_in_image_2_0_V_address0,
        t_ce0 => conv2d_3x3_1chan_rev_U0_in_image_2_0_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => resampled_2_0_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_2_0_V_i_full_n,
        i_write => ap_channel_done_resampled_2_0_V,
        t_empty_n => resampled_2_0_V_t_empty_n,
        t_read => conv2d_3x3_1chan_rev_U0_ap_ready);

    resampled_2_1_V_U : component CNN_resampled_0_0_V
    generic map (
        DataWidth => 18,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_U0_resampled_2_1_V_address0,
        i_ce0 => resample_U0_resampled_2_1_V_ce0,
        i_we0 => resample_U0_resampled_2_1_V_we0,
        i_d0 => resample_U0_resampled_2_1_V_d0,
        i_q0 => resampled_2_1_V_i_q0,
        t_address0 => conv2d_3x3_1chan_rev_U0_in_image_2_1_V_address0,
        t_ce0 => conv2d_3x3_1chan_rev_U0_in_image_2_1_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => resampled_2_1_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_2_1_V_i_full_n,
        i_write => ap_channel_done_resampled_2_1_V,
        t_empty_n => resampled_2_1_V_t_empty_n,
        t_read => conv2d_3x3_1chan_rev_U0_ap_ready);

    resampled_2_2_V_U : component CNN_resampled_0_0_V
    generic map (
        DataWidth => 18,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_U0_resampled_2_2_V_address0,
        i_ce0 => resample_U0_resampled_2_2_V_ce0,
        i_we0 => resample_U0_resampled_2_2_V_we0,
        i_d0 => resample_U0_resampled_2_2_V_d0,
        i_q0 => resampled_2_2_V_i_q0,
        t_address0 => conv2d_3x3_1chan_rev_U0_in_image_2_2_V_address0,
        t_ce0 => conv2d_3x3_1chan_rev_U0_in_image_2_2_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => resampled_2_2_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_2_2_V_i_full_n,
        i_write => ap_channel_done_resampled_2_2_V,
        t_empty_n => resampled_2_2_V_t_empty_n,
        t_read => conv2d_3x3_1chan_rev_U0_ap_ready);

    conv_0_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_0_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_0_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_0_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_0_V_d0,
        i_q0 => conv_0_V_i_q0,
        t_address0 => batch_norm_U0_in_image_0_V_address0,
        t_ce0 => batch_norm_U0_in_image_0_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_0_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_0_V_i_full_n,
        i_write => ap_channel_done_conv_0_V,
        t_empty_n => conv_0_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_1_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_1_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_1_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_1_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_1_V_d0,
        i_q0 => conv_1_V_i_q0,
        t_address0 => batch_norm_U0_in_image_1_V_address0,
        t_ce0 => batch_norm_U0_in_image_1_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_1_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_1_V_i_full_n,
        i_write => ap_channel_done_conv_1_V,
        t_empty_n => conv_1_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_2_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_2_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_2_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_2_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_2_V_d0,
        i_q0 => conv_2_V_i_q0,
        t_address0 => batch_norm_U0_in_image_2_V_address0,
        t_ce0 => batch_norm_U0_in_image_2_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_2_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_2_V_i_full_n,
        i_write => ap_channel_done_conv_2_V,
        t_empty_n => conv_2_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_3_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_3_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_3_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_3_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_3_V_d0,
        i_q0 => conv_3_V_i_q0,
        t_address0 => batch_norm_U0_in_image_3_V_address0,
        t_ce0 => batch_norm_U0_in_image_3_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_3_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_3_V_i_full_n,
        i_write => ap_channel_done_conv_3_V,
        t_empty_n => conv_3_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_4_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_4_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_4_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_4_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_4_V_d0,
        i_q0 => conv_4_V_i_q0,
        t_address0 => batch_norm_U0_in_image_4_V_address0,
        t_ce0 => batch_norm_U0_in_image_4_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_4_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_4_V_i_full_n,
        i_write => ap_channel_done_conv_4_V,
        t_empty_n => conv_4_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_5_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_5_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_5_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_5_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_5_V_d0,
        i_q0 => conv_5_V_i_q0,
        t_address0 => batch_norm_U0_in_image_5_V_address0,
        t_ce0 => batch_norm_U0_in_image_5_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_5_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_5_V_i_full_n,
        i_write => ap_channel_done_conv_5_V,
        t_empty_n => conv_5_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_6_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_6_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_6_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_6_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_6_V_d0,
        i_q0 => conv_6_V_i_q0,
        t_address0 => batch_norm_U0_in_image_6_V_address0,
        t_ce0 => batch_norm_U0_in_image_6_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_6_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_6_V_i_full_n,
        i_write => ap_channel_done_conv_6_V,
        t_empty_n => conv_6_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_7_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_7_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_7_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_7_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_7_V_d0,
        i_q0 => conv_7_V_i_q0,
        t_address0 => batch_norm_U0_in_image_7_V_address0,
        t_ce0 => batch_norm_U0_in_image_7_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_7_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_7_V_i_full_n,
        i_write => ap_channel_done_conv_7_V,
        t_empty_n => conv_7_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_8_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_8_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_8_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_8_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_8_V_d0,
        i_q0 => conv_8_V_i_q0,
        t_address0 => batch_norm_U0_in_image_8_V_address0,
        t_ce0 => batch_norm_U0_in_image_8_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_8_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_8_V_i_full_n,
        i_write => ap_channel_done_conv_8_V,
        t_empty_n => conv_8_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_9_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_9_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_9_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_9_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_9_V_d0,
        i_q0 => conv_9_V_i_q0,
        t_address0 => batch_norm_U0_in_image_9_V_address0,
        t_ce0 => batch_norm_U0_in_image_9_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_9_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_9_V_i_full_n,
        i_write => ap_channel_done_conv_9_V,
        t_empty_n => conv_9_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_10_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_10_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_10_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_10_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_10_V_d0,
        i_q0 => conv_10_V_i_q0,
        t_address0 => batch_norm_U0_in_image_10_V_address0,
        t_ce0 => batch_norm_U0_in_image_10_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_10_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_10_V_i_full_n,
        i_write => ap_channel_done_conv_10_V,
        t_empty_n => conv_10_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_11_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_11_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_11_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_11_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_11_V_d0,
        i_q0 => conv_11_V_i_q0,
        t_address0 => batch_norm_U0_in_image_11_V_address0,
        t_ce0 => batch_norm_U0_in_image_11_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_11_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_11_V_i_full_n,
        i_write => ap_channel_done_conv_11_V,
        t_empty_n => conv_11_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_12_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_12_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_12_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_12_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_12_V_d0,
        i_q0 => conv_12_V_i_q0,
        t_address0 => batch_norm_U0_in_image_12_V_address0,
        t_ce0 => batch_norm_U0_in_image_12_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_12_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_12_V_i_full_n,
        i_write => ap_channel_done_conv_12_V,
        t_empty_n => conv_12_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_13_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_13_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_13_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_13_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_13_V_d0,
        i_q0 => conv_13_V_i_q0,
        t_address0 => batch_norm_U0_in_image_13_V_address0,
        t_ce0 => batch_norm_U0_in_image_13_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_13_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_13_V_i_full_n,
        i_write => ap_channel_done_conv_13_V,
        t_empty_n => conv_13_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_14_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_14_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_14_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_14_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_14_V_d0,
        i_q0 => conv_14_V_i_q0,
        t_address0 => batch_norm_U0_in_image_14_V_address0,
        t_ce0 => batch_norm_U0_in_image_14_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_14_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_14_V_i_full_n,
        i_write => ap_channel_done_conv_14_V,
        t_empty_n => conv_14_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_15_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_15_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_15_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_15_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_15_V_d0,
        i_q0 => conv_15_V_i_q0,
        t_address0 => batch_norm_U0_in_image_15_V_address0,
        t_ce0 => batch_norm_U0_in_image_15_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_15_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_15_V_i_full_n,
        i_write => ap_channel_done_conv_15_V,
        t_empty_n => conv_15_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_16_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_16_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_16_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_16_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_16_V_d0,
        i_q0 => conv_16_V_i_q0,
        t_address0 => batch_norm_U0_in_image_16_V_address0,
        t_ce0 => batch_norm_U0_in_image_16_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_16_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_16_V_i_full_n,
        i_write => ap_channel_done_conv_16_V,
        t_empty_n => conv_16_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_17_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_17_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_17_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_17_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_17_V_d0,
        i_q0 => conv_17_V_i_q0,
        t_address0 => batch_norm_U0_in_image_17_V_address0,
        t_ce0 => batch_norm_U0_in_image_17_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_17_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_17_V_i_full_n,
        i_write => ap_channel_done_conv_17_V,
        t_empty_n => conv_17_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_18_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_18_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_18_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_18_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_18_V_d0,
        i_q0 => conv_18_V_i_q0,
        t_address0 => batch_norm_U0_in_image_18_V_address0,
        t_ce0 => batch_norm_U0_in_image_18_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_18_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_18_V_i_full_n,
        i_write => ap_channel_done_conv_18_V,
        t_empty_n => conv_18_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_19_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_19_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_19_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_19_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_19_V_d0,
        i_q0 => conv_19_V_i_q0,
        t_address0 => batch_norm_U0_in_image_19_V_address0,
        t_ce0 => batch_norm_U0_in_image_19_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_19_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_19_V_i_full_n,
        i_write => ap_channel_done_conv_19_V,
        t_empty_n => conv_19_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_20_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_20_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_20_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_20_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_20_V_d0,
        i_q0 => conv_20_V_i_q0,
        t_address0 => batch_norm_U0_in_image_20_V_address0,
        t_ce0 => batch_norm_U0_in_image_20_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_20_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_20_V_i_full_n,
        i_write => ap_channel_done_conv_20_V,
        t_empty_n => conv_20_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_21_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_21_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_21_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_21_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_21_V_d0,
        i_q0 => conv_21_V_i_q0,
        t_address0 => batch_norm_U0_in_image_21_V_address0,
        t_ce0 => batch_norm_U0_in_image_21_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_21_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_21_V_i_full_n,
        i_write => ap_channel_done_conv_21_V,
        t_empty_n => conv_21_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_22_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_22_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_22_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_22_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_22_V_d0,
        i_q0 => conv_22_V_i_q0,
        t_address0 => batch_norm_U0_in_image_22_V_address0,
        t_ce0 => batch_norm_U0_in_image_22_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_22_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_22_V_i_full_n,
        i_write => ap_channel_done_conv_22_V,
        t_empty_n => conv_22_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_23_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_23_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_23_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_23_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_23_V_d0,
        i_q0 => conv_23_V_i_q0,
        t_address0 => batch_norm_U0_in_image_23_V_address0,
        t_ce0 => batch_norm_U0_in_image_23_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_23_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_23_V_i_full_n,
        i_write => ap_channel_done_conv_23_V,
        t_empty_n => conv_23_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_24_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_24_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_24_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_24_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_24_V_d0,
        i_q0 => conv_24_V_i_q0,
        t_address0 => batch_norm_U0_in_image_24_V_address0,
        t_ce0 => batch_norm_U0_in_image_24_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_24_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_24_V_i_full_n,
        i_write => ap_channel_done_conv_24_V,
        t_empty_n => conv_24_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_25_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_25_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_25_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_25_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_25_V_d0,
        i_q0 => conv_25_V_i_q0,
        t_address0 => batch_norm_U0_in_image_25_V_address0,
        t_ce0 => batch_norm_U0_in_image_25_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_25_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_25_V_i_full_n,
        i_write => ap_channel_done_conv_25_V,
        t_empty_n => conv_25_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_26_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_26_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_26_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_26_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_26_V_d0,
        i_q0 => conv_26_V_i_q0,
        t_address0 => batch_norm_U0_in_image_26_V_address0,
        t_ce0 => batch_norm_U0_in_image_26_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_26_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_26_V_i_full_n,
        i_write => ap_channel_done_conv_26_V,
        t_empty_n => conv_26_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    conv_27_V_U : component CNN_conv_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => conv2d_3x3_1chan_rev_U0_out_image_27_V_address0,
        i_ce0 => conv2d_3x3_1chan_rev_U0_out_image_27_V_ce0,
        i_we0 => conv2d_3x3_1chan_rev_U0_out_image_27_V_we0,
        i_d0 => conv2d_3x3_1chan_rev_U0_out_image_27_V_d0,
        i_q0 => conv_27_V_i_q0,
        t_address0 => batch_norm_U0_in_image_27_V_address0,
        t_ce0 => batch_norm_U0_in_image_27_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => conv_27_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv_27_V_i_full_n,
        i_write => ap_channel_done_conv_27_V,
        t_empty_n => conv_27_V_t_empty_n,
        t_read => batch_norm_U0_ap_ready);

    batchnorm_0_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_0_V_address0,
        i_ce0 => batch_norm_U0_out_image_0_V_ce0,
        i_we0 => batch_norm_U0_out_image_0_V_we0,
        i_d0 => batch_norm_U0_out_image_0_V_d0,
        i_q0 => batchnorm_0_V_i_q0,
        t_address0 => relu_U0_in_features_0_V_address0,
        t_ce0 => relu_U0_in_features_0_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_0_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_0_V_i_full_n,
        i_write => ap_channel_done_batchnorm_0_V,
        t_empty_n => batchnorm_0_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_1_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_1_V_address0,
        i_ce0 => batch_norm_U0_out_image_1_V_ce0,
        i_we0 => batch_norm_U0_out_image_1_V_we0,
        i_d0 => batch_norm_U0_out_image_1_V_d0,
        i_q0 => batchnorm_1_V_i_q0,
        t_address0 => relu_U0_in_features_1_V_address0,
        t_ce0 => relu_U0_in_features_1_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_1_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_1_V_i_full_n,
        i_write => ap_channel_done_batchnorm_1_V,
        t_empty_n => batchnorm_1_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_2_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_2_V_address0,
        i_ce0 => batch_norm_U0_out_image_2_V_ce0,
        i_we0 => batch_norm_U0_out_image_2_V_we0,
        i_d0 => batch_norm_U0_out_image_2_V_d0,
        i_q0 => batchnorm_2_V_i_q0,
        t_address0 => relu_U0_in_features_2_V_address0,
        t_ce0 => relu_U0_in_features_2_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_2_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_2_V_i_full_n,
        i_write => ap_channel_done_batchnorm_2_V,
        t_empty_n => batchnorm_2_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_3_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_3_V_address0,
        i_ce0 => batch_norm_U0_out_image_3_V_ce0,
        i_we0 => batch_norm_U0_out_image_3_V_we0,
        i_d0 => batch_norm_U0_out_image_3_V_d0,
        i_q0 => batchnorm_3_V_i_q0,
        t_address0 => relu_U0_in_features_3_V_address0,
        t_ce0 => relu_U0_in_features_3_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_3_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_3_V_i_full_n,
        i_write => ap_channel_done_batchnorm_3_V,
        t_empty_n => batchnorm_3_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_4_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_4_V_address0,
        i_ce0 => batch_norm_U0_out_image_4_V_ce0,
        i_we0 => batch_norm_U0_out_image_4_V_we0,
        i_d0 => batch_norm_U0_out_image_4_V_d0,
        i_q0 => batchnorm_4_V_i_q0,
        t_address0 => relu_U0_in_features_4_V_address0,
        t_ce0 => relu_U0_in_features_4_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_4_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_4_V_i_full_n,
        i_write => ap_channel_done_batchnorm_4_V,
        t_empty_n => batchnorm_4_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_5_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_5_V_address0,
        i_ce0 => batch_norm_U0_out_image_5_V_ce0,
        i_we0 => batch_norm_U0_out_image_5_V_we0,
        i_d0 => batch_norm_U0_out_image_5_V_d0,
        i_q0 => batchnorm_5_V_i_q0,
        t_address0 => relu_U0_in_features_5_V_address0,
        t_ce0 => relu_U0_in_features_5_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_5_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_5_V_i_full_n,
        i_write => ap_channel_done_batchnorm_5_V,
        t_empty_n => batchnorm_5_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_6_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_6_V_address0,
        i_ce0 => batch_norm_U0_out_image_6_V_ce0,
        i_we0 => batch_norm_U0_out_image_6_V_we0,
        i_d0 => batch_norm_U0_out_image_6_V_d0,
        i_q0 => batchnorm_6_V_i_q0,
        t_address0 => relu_U0_in_features_6_V_address0,
        t_ce0 => relu_U0_in_features_6_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_6_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_6_V_i_full_n,
        i_write => ap_channel_done_batchnorm_6_V,
        t_empty_n => batchnorm_6_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_7_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_7_V_address0,
        i_ce0 => batch_norm_U0_out_image_7_V_ce0,
        i_we0 => batch_norm_U0_out_image_7_V_we0,
        i_d0 => batch_norm_U0_out_image_7_V_d0,
        i_q0 => batchnorm_7_V_i_q0,
        t_address0 => relu_U0_in_features_7_V_address0,
        t_ce0 => relu_U0_in_features_7_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_7_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_7_V_i_full_n,
        i_write => ap_channel_done_batchnorm_7_V,
        t_empty_n => batchnorm_7_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_8_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_8_V_address0,
        i_ce0 => batch_norm_U0_out_image_8_V_ce0,
        i_we0 => batch_norm_U0_out_image_8_V_we0,
        i_d0 => batch_norm_U0_out_image_8_V_d0,
        i_q0 => batchnorm_8_V_i_q0,
        t_address0 => relu_U0_in_features_8_V_address0,
        t_ce0 => relu_U0_in_features_8_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_8_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_8_V_i_full_n,
        i_write => ap_channel_done_batchnorm_8_V,
        t_empty_n => batchnorm_8_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_9_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_9_V_address0,
        i_ce0 => batch_norm_U0_out_image_9_V_ce0,
        i_we0 => batch_norm_U0_out_image_9_V_we0,
        i_d0 => batch_norm_U0_out_image_9_V_d0,
        i_q0 => batchnorm_9_V_i_q0,
        t_address0 => relu_U0_in_features_9_V_address0,
        t_ce0 => relu_U0_in_features_9_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_9_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_9_V_i_full_n,
        i_write => ap_channel_done_batchnorm_9_V,
        t_empty_n => batchnorm_9_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_10_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_10_V_address0,
        i_ce0 => batch_norm_U0_out_image_10_V_ce0,
        i_we0 => batch_norm_U0_out_image_10_V_we0,
        i_d0 => batch_norm_U0_out_image_10_V_d0,
        i_q0 => batchnorm_10_V_i_q0,
        t_address0 => relu_U0_in_features_10_V_address0,
        t_ce0 => relu_U0_in_features_10_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_10_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_10_V_i_full_n,
        i_write => ap_channel_done_batchnorm_10_V,
        t_empty_n => batchnorm_10_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_11_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_11_V_address0,
        i_ce0 => batch_norm_U0_out_image_11_V_ce0,
        i_we0 => batch_norm_U0_out_image_11_V_we0,
        i_d0 => batch_norm_U0_out_image_11_V_d0,
        i_q0 => batchnorm_11_V_i_q0,
        t_address0 => relu_U0_in_features_11_V_address0,
        t_ce0 => relu_U0_in_features_11_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_11_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_11_V_i_full_n,
        i_write => ap_channel_done_batchnorm_11_V,
        t_empty_n => batchnorm_11_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_12_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_12_V_address0,
        i_ce0 => batch_norm_U0_out_image_12_V_ce0,
        i_we0 => batch_norm_U0_out_image_12_V_we0,
        i_d0 => batch_norm_U0_out_image_12_V_d0,
        i_q0 => batchnorm_12_V_i_q0,
        t_address0 => relu_U0_in_features_12_V_address0,
        t_ce0 => relu_U0_in_features_12_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_12_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_12_V_i_full_n,
        i_write => ap_channel_done_batchnorm_12_V,
        t_empty_n => batchnorm_12_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_13_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_13_V_address0,
        i_ce0 => batch_norm_U0_out_image_13_V_ce0,
        i_we0 => batch_norm_U0_out_image_13_V_we0,
        i_d0 => batch_norm_U0_out_image_13_V_d0,
        i_q0 => batchnorm_13_V_i_q0,
        t_address0 => relu_U0_in_features_13_V_address0,
        t_ce0 => relu_U0_in_features_13_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_13_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_13_V_i_full_n,
        i_write => ap_channel_done_batchnorm_13_V,
        t_empty_n => batchnorm_13_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_14_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_14_V_address0,
        i_ce0 => batch_norm_U0_out_image_14_V_ce0,
        i_we0 => batch_norm_U0_out_image_14_V_we0,
        i_d0 => batch_norm_U0_out_image_14_V_d0,
        i_q0 => batchnorm_14_V_i_q0,
        t_address0 => relu_U0_in_features_14_V_address0,
        t_ce0 => relu_U0_in_features_14_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_14_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_14_V_i_full_n,
        i_write => ap_channel_done_batchnorm_14_V,
        t_empty_n => batchnorm_14_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_15_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_15_V_address0,
        i_ce0 => batch_norm_U0_out_image_15_V_ce0,
        i_we0 => batch_norm_U0_out_image_15_V_we0,
        i_d0 => batch_norm_U0_out_image_15_V_d0,
        i_q0 => batchnorm_15_V_i_q0,
        t_address0 => relu_U0_in_features_15_V_address0,
        t_ce0 => relu_U0_in_features_15_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_15_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_15_V_i_full_n,
        i_write => ap_channel_done_batchnorm_15_V,
        t_empty_n => batchnorm_15_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_16_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_16_V_address0,
        i_ce0 => batch_norm_U0_out_image_16_V_ce0,
        i_we0 => batch_norm_U0_out_image_16_V_we0,
        i_d0 => batch_norm_U0_out_image_16_V_d0,
        i_q0 => batchnorm_16_V_i_q0,
        t_address0 => relu_U0_in_features_16_V_address0,
        t_ce0 => relu_U0_in_features_16_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_16_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_16_V_i_full_n,
        i_write => ap_channel_done_batchnorm_16_V,
        t_empty_n => batchnorm_16_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_17_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_17_V_address0,
        i_ce0 => batch_norm_U0_out_image_17_V_ce0,
        i_we0 => batch_norm_U0_out_image_17_V_we0,
        i_d0 => batch_norm_U0_out_image_17_V_d0,
        i_q0 => batchnorm_17_V_i_q0,
        t_address0 => relu_U0_in_features_17_V_address0,
        t_ce0 => relu_U0_in_features_17_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_17_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_17_V_i_full_n,
        i_write => ap_channel_done_batchnorm_17_V,
        t_empty_n => batchnorm_17_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_18_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_18_V_address0,
        i_ce0 => batch_norm_U0_out_image_18_V_ce0,
        i_we0 => batch_norm_U0_out_image_18_V_we0,
        i_d0 => batch_norm_U0_out_image_18_V_d0,
        i_q0 => batchnorm_18_V_i_q0,
        t_address0 => relu_U0_in_features_18_V_address0,
        t_ce0 => relu_U0_in_features_18_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_18_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_18_V_i_full_n,
        i_write => ap_channel_done_batchnorm_18_V,
        t_empty_n => batchnorm_18_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_19_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_19_V_address0,
        i_ce0 => batch_norm_U0_out_image_19_V_ce0,
        i_we0 => batch_norm_U0_out_image_19_V_we0,
        i_d0 => batch_norm_U0_out_image_19_V_d0,
        i_q0 => batchnorm_19_V_i_q0,
        t_address0 => relu_U0_in_features_19_V_address0,
        t_ce0 => relu_U0_in_features_19_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_19_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_19_V_i_full_n,
        i_write => ap_channel_done_batchnorm_19_V,
        t_empty_n => batchnorm_19_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_20_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_20_V_address0,
        i_ce0 => batch_norm_U0_out_image_20_V_ce0,
        i_we0 => batch_norm_U0_out_image_20_V_we0,
        i_d0 => batch_norm_U0_out_image_20_V_d0,
        i_q0 => batchnorm_20_V_i_q0,
        t_address0 => relu_U0_in_features_20_V_address0,
        t_ce0 => relu_U0_in_features_20_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_20_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_20_V_i_full_n,
        i_write => ap_channel_done_batchnorm_20_V,
        t_empty_n => batchnorm_20_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_21_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_21_V_address0,
        i_ce0 => batch_norm_U0_out_image_21_V_ce0,
        i_we0 => batch_norm_U0_out_image_21_V_we0,
        i_d0 => batch_norm_U0_out_image_21_V_d0,
        i_q0 => batchnorm_21_V_i_q0,
        t_address0 => relu_U0_in_features_21_V_address0,
        t_ce0 => relu_U0_in_features_21_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_21_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_21_V_i_full_n,
        i_write => ap_channel_done_batchnorm_21_V,
        t_empty_n => batchnorm_21_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_22_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_22_V_address0,
        i_ce0 => batch_norm_U0_out_image_22_V_ce0,
        i_we0 => batch_norm_U0_out_image_22_V_we0,
        i_d0 => batch_norm_U0_out_image_22_V_d0,
        i_q0 => batchnorm_22_V_i_q0,
        t_address0 => relu_U0_in_features_22_V_address0,
        t_ce0 => relu_U0_in_features_22_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_22_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_22_V_i_full_n,
        i_write => ap_channel_done_batchnorm_22_V,
        t_empty_n => batchnorm_22_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_23_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_23_V_address0,
        i_ce0 => batch_norm_U0_out_image_23_V_ce0,
        i_we0 => batch_norm_U0_out_image_23_V_we0,
        i_d0 => batch_norm_U0_out_image_23_V_d0,
        i_q0 => batchnorm_23_V_i_q0,
        t_address0 => relu_U0_in_features_23_V_address0,
        t_ce0 => relu_U0_in_features_23_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_23_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_23_V_i_full_n,
        i_write => ap_channel_done_batchnorm_23_V,
        t_empty_n => batchnorm_23_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_24_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_24_V_address0,
        i_ce0 => batch_norm_U0_out_image_24_V_ce0,
        i_we0 => batch_norm_U0_out_image_24_V_we0,
        i_d0 => batch_norm_U0_out_image_24_V_d0,
        i_q0 => batchnorm_24_V_i_q0,
        t_address0 => relu_U0_in_features_24_V_address0,
        t_ce0 => relu_U0_in_features_24_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_24_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_24_V_i_full_n,
        i_write => ap_channel_done_batchnorm_24_V,
        t_empty_n => batchnorm_24_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_25_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_25_V_address0,
        i_ce0 => batch_norm_U0_out_image_25_V_ce0,
        i_we0 => batch_norm_U0_out_image_25_V_we0,
        i_d0 => batch_norm_U0_out_image_25_V_d0,
        i_q0 => batchnorm_25_V_i_q0,
        t_address0 => relu_U0_in_features_25_V_address0,
        t_ce0 => relu_U0_in_features_25_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_25_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_25_V_i_full_n,
        i_write => ap_channel_done_batchnorm_25_V,
        t_empty_n => batchnorm_25_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_26_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_26_V_address0,
        i_ce0 => batch_norm_U0_out_image_26_V_ce0,
        i_we0 => batch_norm_U0_out_image_26_V_we0,
        i_d0 => batch_norm_U0_out_image_26_V_d0,
        i_q0 => batchnorm_26_V_i_q0,
        t_address0 => relu_U0_in_features_26_V_address0,
        t_ce0 => relu_U0_in_features_26_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_26_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_26_V_i_full_n,
        i_write => ap_channel_done_batchnorm_26_V,
        t_empty_n => batchnorm_26_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    batchnorm_27_V_U : component CNN_batchnorm_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => batch_norm_U0_out_image_27_V_address0,
        i_ce0 => batch_norm_U0_out_image_27_V_ce0,
        i_we0 => batch_norm_U0_out_image_27_V_we0,
        i_d0 => batch_norm_U0_out_image_27_V_d0,
        i_q0 => batchnorm_27_V_i_q0,
        t_address0 => relu_U0_in_features_27_V_address0,
        t_ce0 => relu_U0_in_features_27_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => batchnorm_27_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => batchnorm_27_V_i_full_n,
        i_write => ap_channel_done_batchnorm_27_V,
        t_empty_n => batchnorm_27_V_t_empty_n,
        t_read => relu_U0_ap_ready);

    ReLU_0_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_0_V_address0,
        i_ce0 => relu_U0_activations_0_V_ce0,
        i_we0 => relu_U0_activations_0_V_we0,
        i_d0 => relu_U0_activations_0_V_d0,
        i_q0 => ReLU_0_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_0_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_0_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_0_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_0_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_0_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_0_V_ce1,
        t_q1 => ReLU_0_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_0_V_i_full_n,
        i_write => ap_channel_done_ReLU_0_V,
        t_empty_n => ReLU_0_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_1_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_1_V_address0,
        i_ce0 => relu_U0_activations_1_V_ce0,
        i_we0 => relu_U0_activations_1_V_we0,
        i_d0 => relu_U0_activations_1_V_d0,
        i_q0 => ReLU_1_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_1_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_1_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_1_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_1_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_1_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_1_V_ce1,
        t_q1 => ReLU_1_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_1_V_i_full_n,
        i_write => ap_channel_done_ReLU_1_V,
        t_empty_n => ReLU_1_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_2_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_2_V_address0,
        i_ce0 => relu_U0_activations_2_V_ce0,
        i_we0 => relu_U0_activations_2_V_we0,
        i_d0 => relu_U0_activations_2_V_d0,
        i_q0 => ReLU_2_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_2_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_2_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_2_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_2_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_2_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_2_V_ce1,
        t_q1 => ReLU_2_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_2_V_i_full_n,
        i_write => ap_channel_done_ReLU_2_V,
        t_empty_n => ReLU_2_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_3_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_3_V_address0,
        i_ce0 => relu_U0_activations_3_V_ce0,
        i_we0 => relu_U0_activations_3_V_we0,
        i_d0 => relu_U0_activations_3_V_d0,
        i_q0 => ReLU_3_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_3_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_3_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_3_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_3_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_3_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_3_V_ce1,
        t_q1 => ReLU_3_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_3_V_i_full_n,
        i_write => ap_channel_done_ReLU_3_V,
        t_empty_n => ReLU_3_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_4_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_4_V_address0,
        i_ce0 => relu_U0_activations_4_V_ce0,
        i_we0 => relu_U0_activations_4_V_we0,
        i_d0 => relu_U0_activations_4_V_d0,
        i_q0 => ReLU_4_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_4_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_4_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_4_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_4_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_4_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_4_V_ce1,
        t_q1 => ReLU_4_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_4_V_i_full_n,
        i_write => ap_channel_done_ReLU_4_V,
        t_empty_n => ReLU_4_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_5_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_5_V_address0,
        i_ce0 => relu_U0_activations_5_V_ce0,
        i_we0 => relu_U0_activations_5_V_we0,
        i_d0 => relu_U0_activations_5_V_d0,
        i_q0 => ReLU_5_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_5_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_5_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_5_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_5_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_5_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_5_V_ce1,
        t_q1 => ReLU_5_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_5_V_i_full_n,
        i_write => ap_channel_done_ReLU_5_V,
        t_empty_n => ReLU_5_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_6_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_6_V_address0,
        i_ce0 => relu_U0_activations_6_V_ce0,
        i_we0 => relu_U0_activations_6_V_we0,
        i_d0 => relu_U0_activations_6_V_d0,
        i_q0 => ReLU_6_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_6_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_6_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_6_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_6_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_6_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_6_V_ce1,
        t_q1 => ReLU_6_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_6_V_i_full_n,
        i_write => ap_channel_done_ReLU_6_V,
        t_empty_n => ReLU_6_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_7_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_7_V_address0,
        i_ce0 => relu_U0_activations_7_V_ce0,
        i_we0 => relu_U0_activations_7_V_we0,
        i_d0 => relu_U0_activations_7_V_d0,
        i_q0 => ReLU_7_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_7_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_7_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_7_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_7_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_7_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_7_V_ce1,
        t_q1 => ReLU_7_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_7_V_i_full_n,
        i_write => ap_channel_done_ReLU_7_V,
        t_empty_n => ReLU_7_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_8_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_8_V_address0,
        i_ce0 => relu_U0_activations_8_V_ce0,
        i_we0 => relu_U0_activations_8_V_we0,
        i_d0 => relu_U0_activations_8_V_d0,
        i_q0 => ReLU_8_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_8_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_8_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_8_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_8_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_8_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_8_V_ce1,
        t_q1 => ReLU_8_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_8_V_i_full_n,
        i_write => ap_channel_done_ReLU_8_V,
        t_empty_n => ReLU_8_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_9_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_9_V_address0,
        i_ce0 => relu_U0_activations_9_V_ce0,
        i_we0 => relu_U0_activations_9_V_we0,
        i_d0 => relu_U0_activations_9_V_d0,
        i_q0 => ReLU_9_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_9_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_9_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_9_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_9_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_9_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_9_V_ce1,
        t_q1 => ReLU_9_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_9_V_i_full_n,
        i_write => ap_channel_done_ReLU_9_V,
        t_empty_n => ReLU_9_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_10_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_10_V_address0,
        i_ce0 => relu_U0_activations_10_V_ce0,
        i_we0 => relu_U0_activations_10_V_we0,
        i_d0 => relu_U0_activations_10_V_d0,
        i_q0 => ReLU_10_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_10_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_10_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_10_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_10_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_10_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_10_V_ce1,
        t_q1 => ReLU_10_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_10_V_i_full_n,
        i_write => ap_channel_done_ReLU_10_V,
        t_empty_n => ReLU_10_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_11_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_11_V_address0,
        i_ce0 => relu_U0_activations_11_V_ce0,
        i_we0 => relu_U0_activations_11_V_we0,
        i_d0 => relu_U0_activations_11_V_d0,
        i_q0 => ReLU_11_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_11_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_11_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_11_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_11_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_11_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_11_V_ce1,
        t_q1 => ReLU_11_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_11_V_i_full_n,
        i_write => ap_channel_done_ReLU_11_V,
        t_empty_n => ReLU_11_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_12_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_12_V_address0,
        i_ce0 => relu_U0_activations_12_V_ce0,
        i_we0 => relu_U0_activations_12_V_we0,
        i_d0 => relu_U0_activations_12_V_d0,
        i_q0 => ReLU_12_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_12_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_12_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_12_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_12_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_12_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_12_V_ce1,
        t_q1 => ReLU_12_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_12_V_i_full_n,
        i_write => ap_channel_done_ReLU_12_V,
        t_empty_n => ReLU_12_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_13_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_13_V_address0,
        i_ce0 => relu_U0_activations_13_V_ce0,
        i_we0 => relu_U0_activations_13_V_we0,
        i_d0 => relu_U0_activations_13_V_d0,
        i_q0 => ReLU_13_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_13_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_13_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_13_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_13_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_13_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_13_V_ce1,
        t_q1 => ReLU_13_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_13_V_i_full_n,
        i_write => ap_channel_done_ReLU_13_V,
        t_empty_n => ReLU_13_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_14_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_14_V_address0,
        i_ce0 => relu_U0_activations_14_V_ce0,
        i_we0 => relu_U0_activations_14_V_we0,
        i_d0 => relu_U0_activations_14_V_d0,
        i_q0 => ReLU_14_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_14_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_14_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_14_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_14_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_14_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_14_V_ce1,
        t_q1 => ReLU_14_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_14_V_i_full_n,
        i_write => ap_channel_done_ReLU_14_V,
        t_empty_n => ReLU_14_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_15_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_15_V_address0,
        i_ce0 => relu_U0_activations_15_V_ce0,
        i_we0 => relu_U0_activations_15_V_we0,
        i_d0 => relu_U0_activations_15_V_d0,
        i_q0 => ReLU_15_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_15_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_15_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_15_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_15_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_15_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_15_V_ce1,
        t_q1 => ReLU_15_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_15_V_i_full_n,
        i_write => ap_channel_done_ReLU_15_V,
        t_empty_n => ReLU_15_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_16_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_16_V_address0,
        i_ce0 => relu_U0_activations_16_V_ce0,
        i_we0 => relu_U0_activations_16_V_we0,
        i_d0 => relu_U0_activations_16_V_d0,
        i_q0 => ReLU_16_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_16_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_16_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_16_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_16_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_16_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_16_V_ce1,
        t_q1 => ReLU_16_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_16_V_i_full_n,
        i_write => ap_channel_done_ReLU_16_V,
        t_empty_n => ReLU_16_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_17_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_17_V_address0,
        i_ce0 => relu_U0_activations_17_V_ce0,
        i_we0 => relu_U0_activations_17_V_we0,
        i_d0 => relu_U0_activations_17_V_d0,
        i_q0 => ReLU_17_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_17_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_17_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_17_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_17_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_17_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_17_V_ce1,
        t_q1 => ReLU_17_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_17_V_i_full_n,
        i_write => ap_channel_done_ReLU_17_V,
        t_empty_n => ReLU_17_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_18_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_18_V_address0,
        i_ce0 => relu_U0_activations_18_V_ce0,
        i_we0 => relu_U0_activations_18_V_we0,
        i_d0 => relu_U0_activations_18_V_d0,
        i_q0 => ReLU_18_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_18_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_18_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_18_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_18_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_18_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_18_V_ce1,
        t_q1 => ReLU_18_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_18_V_i_full_n,
        i_write => ap_channel_done_ReLU_18_V,
        t_empty_n => ReLU_18_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_19_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_19_V_address0,
        i_ce0 => relu_U0_activations_19_V_ce0,
        i_we0 => relu_U0_activations_19_V_we0,
        i_d0 => relu_U0_activations_19_V_d0,
        i_q0 => ReLU_19_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_19_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_19_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_19_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_19_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_19_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_19_V_ce1,
        t_q1 => ReLU_19_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_19_V_i_full_n,
        i_write => ap_channel_done_ReLU_19_V,
        t_empty_n => ReLU_19_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_20_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_20_V_address0,
        i_ce0 => relu_U0_activations_20_V_ce0,
        i_we0 => relu_U0_activations_20_V_we0,
        i_d0 => relu_U0_activations_20_V_d0,
        i_q0 => ReLU_20_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_20_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_20_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_20_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_20_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_20_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_20_V_ce1,
        t_q1 => ReLU_20_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_20_V_i_full_n,
        i_write => ap_channel_done_ReLU_20_V,
        t_empty_n => ReLU_20_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_21_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_21_V_address0,
        i_ce0 => relu_U0_activations_21_V_ce0,
        i_we0 => relu_U0_activations_21_V_we0,
        i_d0 => relu_U0_activations_21_V_d0,
        i_q0 => ReLU_21_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_21_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_21_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_21_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_21_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_21_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_21_V_ce1,
        t_q1 => ReLU_21_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_21_V_i_full_n,
        i_write => ap_channel_done_ReLU_21_V,
        t_empty_n => ReLU_21_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_22_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_22_V_address0,
        i_ce0 => relu_U0_activations_22_V_ce0,
        i_we0 => relu_U0_activations_22_V_we0,
        i_d0 => relu_U0_activations_22_V_d0,
        i_q0 => ReLU_22_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_22_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_22_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_22_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_22_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_22_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_22_V_ce1,
        t_q1 => ReLU_22_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_22_V_i_full_n,
        i_write => ap_channel_done_ReLU_22_V,
        t_empty_n => ReLU_22_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_23_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_23_V_address0,
        i_ce0 => relu_U0_activations_23_V_ce0,
        i_we0 => relu_U0_activations_23_V_we0,
        i_d0 => relu_U0_activations_23_V_d0,
        i_q0 => ReLU_23_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_23_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_23_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_23_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_23_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_23_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_23_V_ce1,
        t_q1 => ReLU_23_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_23_V_i_full_n,
        i_write => ap_channel_done_ReLU_23_V,
        t_empty_n => ReLU_23_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_24_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_24_V_address0,
        i_ce0 => relu_U0_activations_24_V_ce0,
        i_we0 => relu_U0_activations_24_V_we0,
        i_d0 => relu_U0_activations_24_V_d0,
        i_q0 => ReLU_24_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_24_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_24_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_24_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_24_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_24_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_24_V_ce1,
        t_q1 => ReLU_24_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_24_V_i_full_n,
        i_write => ap_channel_done_ReLU_24_V,
        t_empty_n => ReLU_24_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_25_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_25_V_address0,
        i_ce0 => relu_U0_activations_25_V_ce0,
        i_we0 => relu_U0_activations_25_V_we0,
        i_d0 => relu_U0_activations_25_V_d0,
        i_q0 => ReLU_25_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_25_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_25_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_25_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_25_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_25_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_25_V_ce1,
        t_q1 => ReLU_25_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_25_V_i_full_n,
        i_write => ap_channel_done_ReLU_25_V,
        t_empty_n => ReLU_25_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_26_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_26_V_address0,
        i_ce0 => relu_U0_activations_26_V_ce0,
        i_we0 => relu_U0_activations_26_V_we0,
        i_d0 => relu_U0_activations_26_V_d0,
        i_q0 => ReLU_26_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_26_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_26_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_26_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_26_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_26_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_26_V_ce1,
        t_q1 => ReLU_26_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_26_V_i_full_n,
        i_write => ap_channel_done_ReLU_26_V,
        t_empty_n => ReLU_26_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    ReLU_27_V_U : component CNN_ReLU_0_V
    generic map (
        DataWidth => 48,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_U0_activations_27_V_address0,
        i_ce0 => relu_U0_activations_27_V_ce0,
        i_we0 => relu_U0_activations_27_V_we0,
        i_d0 => relu_U0_activations_27_V_d0,
        i_q0 => ReLU_27_V_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => ReLU_27_V_i_q1,
        t_address0 => max_pool_1chan_U0_in_image_27_V_address0,
        t_ce0 => max_pool_1chan_U0_in_image_27_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv48_0,
        t_q0 => ReLU_27_V_t_q0,
        t_address1 => max_pool_1chan_U0_in_image_27_V_address1,
        t_ce1 => max_pool_1chan_U0_in_image_27_V_ce1,
        t_q1 => ReLU_27_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => ReLU_27_V_i_full_n,
        i_write => ap_channel_done_ReLU_27_V,
        t_empty_n => ReLU_27_V_t_empty_n,
        t_read => max_pool_1chan_U0_ap_ready);

    maxpool_0_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_0_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_0_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_0_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_0_V_d0,
        i_q0 => maxpool_0_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_0_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_0_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_0_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_0_V_i_full_n,
        i_write => ap_channel_done_maxpool_0_V,
        t_empty_n => maxpool_0_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_1_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_1_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_1_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_1_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_1_V_d0,
        i_q0 => maxpool_1_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_1_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_1_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_1_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_1_V_i_full_n,
        i_write => ap_channel_done_maxpool_1_V,
        t_empty_n => maxpool_1_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_2_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_2_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_2_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_2_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_2_V_d0,
        i_q0 => maxpool_2_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_2_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_2_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_2_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_2_V_i_full_n,
        i_write => ap_channel_done_maxpool_2_V,
        t_empty_n => maxpool_2_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_3_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_3_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_3_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_3_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_3_V_d0,
        i_q0 => maxpool_3_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_3_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_3_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_3_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_3_V_i_full_n,
        i_write => ap_channel_done_maxpool_3_V,
        t_empty_n => maxpool_3_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_4_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_4_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_4_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_4_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_4_V_d0,
        i_q0 => maxpool_4_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_4_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_4_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_4_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_4_V_i_full_n,
        i_write => ap_channel_done_maxpool_4_V,
        t_empty_n => maxpool_4_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_5_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_5_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_5_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_5_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_5_V_d0,
        i_q0 => maxpool_5_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_5_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_5_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_5_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_5_V_i_full_n,
        i_write => ap_channel_done_maxpool_5_V,
        t_empty_n => maxpool_5_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_6_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_6_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_6_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_6_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_6_V_d0,
        i_q0 => maxpool_6_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_6_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_6_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_6_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_6_V_i_full_n,
        i_write => ap_channel_done_maxpool_6_V,
        t_empty_n => maxpool_6_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_7_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_7_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_7_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_7_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_7_V_d0,
        i_q0 => maxpool_7_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_7_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_7_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_7_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_7_V_i_full_n,
        i_write => ap_channel_done_maxpool_7_V,
        t_empty_n => maxpool_7_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_8_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_8_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_8_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_8_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_8_V_d0,
        i_q0 => maxpool_8_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_8_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_8_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_8_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_8_V_i_full_n,
        i_write => ap_channel_done_maxpool_8_V,
        t_empty_n => maxpool_8_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_9_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_9_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_9_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_9_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_9_V_d0,
        i_q0 => maxpool_9_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_9_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_9_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_9_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_9_V_i_full_n,
        i_write => ap_channel_done_maxpool_9_V,
        t_empty_n => maxpool_9_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_10_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_10_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_10_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_10_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_10_V_d0,
        i_q0 => maxpool_10_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_10_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_10_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_10_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_10_V_i_full_n,
        i_write => ap_channel_done_maxpool_10_V,
        t_empty_n => maxpool_10_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_11_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_11_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_11_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_11_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_11_V_d0,
        i_q0 => maxpool_11_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_11_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_11_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_11_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_11_V_i_full_n,
        i_write => ap_channel_done_maxpool_11_V,
        t_empty_n => maxpool_11_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_12_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_12_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_12_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_12_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_12_V_d0,
        i_q0 => maxpool_12_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_12_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_12_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_12_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_12_V_i_full_n,
        i_write => ap_channel_done_maxpool_12_V,
        t_empty_n => maxpool_12_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    maxpool_13_V_U : component CNN_maxpool_0_V
    generic map (
        DataWidth => 25,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => max_pool_1chan_U0_out_image_13_V_address0,
        i_ce0 => max_pool_1chan_U0_out_image_13_V_ce0,
        i_we0 => max_pool_1chan_U0_out_image_13_V_we0,
        i_d0 => max_pool_1chan_U0_out_image_13_V_d0,
        i_q0 => maxpool_13_V_i_q0,
        t_address0 => pad_for_conv2_U0_in_image_13_V_address0,
        t_ce0 => pad_for_conv2_U0_in_image_13_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => maxpool_13_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => maxpool_13_V_i_full_n,
        i_write => ap_channel_done_maxpool_13_V,
        t_empty_n => maxpool_13_V_t_empty_n,
        t_read => pad_for_conv2_U0_ap_ready);

    padded_L2_0_V_U : component CNN_padded_L2_0_V
    generic map (
        DataWidth => 1,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_0_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_0_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_0_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_0_V_d0,
        i_q0 => padded_L2_0_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_0_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_0_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_0_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_0_V_d1,
        i_q1 => padded_L2_0_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_0_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_0_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv1_0,
        t_q0 => padded_L2_0_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_0_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_0_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv1_0,
        t_q1 => padded_L2_0_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_0_V_i_full_n,
        i_write => ap_channel_done_padded_L2_0_V,
        t_empty_n => padded_L2_0_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_1_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_1_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_1_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_1_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_1_V_d0,
        i_q0 => padded_L2_1_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_1_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_1_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_1_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_1_V_d1,
        i_q1 => padded_L2_1_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_1_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_1_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_1_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_1_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_1_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_1_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_1_V_i_full_n,
        i_write => ap_channel_done_padded_L2_1_V,
        t_empty_n => padded_L2_1_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_2_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_2_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_2_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_2_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_2_V_d0,
        i_q0 => padded_L2_2_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_2_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_2_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_2_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_2_V_d1,
        i_q1 => padded_L2_2_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_2_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_2_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_2_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_2_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_2_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_2_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_2_V_i_full_n,
        i_write => ap_channel_done_padded_L2_2_V,
        t_empty_n => padded_L2_2_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_3_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_3_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_3_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_3_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_3_V_d0,
        i_q0 => padded_L2_3_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_3_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_3_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_3_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_3_V_d1,
        i_q1 => padded_L2_3_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_3_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_3_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_3_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_3_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_3_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_3_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_3_V_i_full_n,
        i_write => ap_channel_done_padded_L2_3_V,
        t_empty_n => padded_L2_3_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_4_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_4_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_4_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_4_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_4_V_d0,
        i_q0 => padded_L2_4_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_4_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_4_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_4_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_4_V_d1,
        i_q1 => padded_L2_4_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_4_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_4_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_4_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_4_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_4_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_4_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_4_V_i_full_n,
        i_write => ap_channel_done_padded_L2_4_V,
        t_empty_n => padded_L2_4_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_5_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_5_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_5_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_5_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_5_V_d0,
        i_q0 => padded_L2_5_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_5_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_5_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_5_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_5_V_d1,
        i_q1 => padded_L2_5_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_5_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_5_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_5_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_5_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_5_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_5_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_5_V_i_full_n,
        i_write => ap_channel_done_padded_L2_5_V,
        t_empty_n => padded_L2_5_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_6_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_6_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_6_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_6_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_6_V_d0,
        i_q0 => padded_L2_6_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_6_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_6_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_6_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_6_V_d1,
        i_q1 => padded_L2_6_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_6_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_6_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_6_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_6_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_6_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_6_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_6_V_i_full_n,
        i_write => ap_channel_done_padded_L2_6_V,
        t_empty_n => padded_L2_6_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_7_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_7_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_7_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_7_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_7_V_d0,
        i_q0 => padded_L2_7_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_7_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_7_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_7_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_7_V_d1,
        i_q1 => padded_L2_7_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_7_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_7_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_7_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_7_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_7_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_7_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_7_V_i_full_n,
        i_write => ap_channel_done_padded_L2_7_V,
        t_empty_n => padded_L2_7_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_8_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_8_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_8_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_8_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_8_V_d0,
        i_q0 => padded_L2_8_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_8_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_8_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_8_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_8_V_d1,
        i_q1 => padded_L2_8_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_8_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_8_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_8_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_8_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_8_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_8_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_8_V_i_full_n,
        i_write => ap_channel_done_padded_L2_8_V,
        t_empty_n => padded_L2_8_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_9_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_9_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_9_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_9_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_9_V_d0,
        i_q0 => padded_L2_9_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_9_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_9_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_9_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_9_V_d1,
        i_q1 => padded_L2_9_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_9_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_9_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_9_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_9_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_9_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_9_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_9_V_i_full_n,
        i_write => ap_channel_done_padded_L2_9_V,
        t_empty_n => padded_L2_9_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_10_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_10_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_10_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_10_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_10_V_d0,
        i_q0 => padded_L2_10_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_10_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_10_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_10_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_10_V_d1,
        i_q1 => padded_L2_10_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_10_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_10_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_10_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_10_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_10_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_10_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_10_V_i_full_n,
        i_write => ap_channel_done_padded_L2_10_V,
        t_empty_n => padded_L2_10_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_11_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_11_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_11_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_11_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_11_V_d0,
        i_q0 => padded_L2_11_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_11_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_11_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_11_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_11_V_d1,
        i_q1 => padded_L2_11_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_11_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_11_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_11_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_11_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_11_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_11_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_11_V_i_full_n,
        i_write => ap_channel_done_padded_L2_11_V,
        t_empty_n => padded_L2_11_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_12_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_12_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_12_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_12_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_12_V_d0,
        i_q0 => padded_L2_12_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_12_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_12_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_12_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_12_V_d1,
        i_q1 => padded_L2_12_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_12_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_12_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_12_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_12_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_12_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_12_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_12_V_i_full_n,
        i_write => ap_channel_done_padded_L2_12_V,
        t_empty_n => padded_L2_12_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_13_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_13_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_13_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_13_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_13_V_d0,
        i_q0 => padded_L2_13_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_13_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_13_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_13_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_13_V_d1,
        i_q1 => padded_L2_13_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_13_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_13_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_13_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_13_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_13_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_13_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_13_V_i_full_n,
        i_write => ap_channel_done_padded_L2_13_V,
        t_empty_n => padded_L2_13_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_14_V_U : component CNN_padded_L2_1_V
    generic map (
        DataWidth => 25,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_14_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_14_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_14_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_14_V_d0,
        i_q0 => padded_L2_14_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_14_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_14_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_14_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_14_V_d1,
        i_q1 => padded_L2_14_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_14_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_14_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => padded_L2_14_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_14_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_14_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => padded_L2_14_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_14_V_i_full_n,
        i_write => ap_channel_done_padded_L2_14_V,
        t_empty_n => padded_L2_14_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    padded_L2_15_V_U : component CNN_padded_L2_0_V
    generic map (
        DataWidth => 1,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => pad_for_conv2_U0_out_image_15_V_address0,
        i_ce0 => pad_for_conv2_U0_out_image_15_V_ce0,
        i_we0 => pad_for_conv2_U0_out_image_15_V_we0,
        i_d0 => pad_for_conv2_U0_out_image_15_V_d0,
        i_q0 => padded_L2_15_V_i_q0,
        i_address1 => pad_for_conv2_U0_out_image_15_V_address1,
        i_ce1 => pad_for_conv2_U0_out_image_15_V_ce1,
        i_we1 => pad_for_conv2_U0_out_image_15_V_we1,
        i_d1 => pad_for_conv2_U0_out_image_15_V_d1,
        i_q1 => padded_L2_15_V_i_q1,
        t_address0 => resample_for_conv2_U0_square_image_15_V_address0,
        t_ce0 => resample_for_conv2_U0_square_image_15_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv1_0,
        t_q0 => padded_L2_15_V_t_q0,
        t_address1 => resample_for_conv2_U0_square_image_15_V_address1,
        t_ce1 => resample_for_conv2_U0_square_image_15_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv1_0,
        t_q1 => padded_L2_15_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => padded_L2_15_V_i_full_n,
        i_write => ap_channel_done_padded_L2_15_V,
        t_empty_n => padded_L2_15_V_t_empty_n,
        t_read => resample_for_conv2_U0_ap_ready);

    resampled_L2_0_V_U : component CNN_resampled_L2_Hfu
    generic map (
        DataWidth => 25,
        AddressRange => 588,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_for_conv2_U0_resampled_0_V_address0,
        i_ce0 => resample_for_conv2_U0_resampled_0_V_ce0,
        i_we0 => resample_for_conv2_U0_resampled_0_V_we0,
        i_d0 => resample_for_conv2_U0_resampled_0_V_d0,
        i_q0 => resampled_L2_0_V_i_q0,
        i_address1 => resample_for_conv2_U0_resampled_0_V_address1,
        i_ce1 => resample_for_conv2_U0_resampled_0_V_ce1,
        i_we1 => resample_for_conv2_U0_resampled_0_V_we1,
        i_d1 => resample_for_conv2_U0_resampled_0_V_d1,
        i_q1 => resampled_L2_0_V_i_q1,
        t_address0 => conv2d_3x3_4chan_rev_U0_in_image_0_V_address0,
        t_ce0 => conv2d_3x3_4chan_rev_U0_in_image_0_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => resampled_L2_0_V_t_q0,
        t_address1 => conv2d_3x3_4chan_rev_U0_in_image_0_V_address1,
        t_ce1 => conv2d_3x3_4chan_rev_U0_in_image_0_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => resampled_L2_0_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_L2_0_V_i_full_n,
        i_write => ap_channel_done_resampled_L2_0_V,
        t_empty_n => resampled_L2_0_V_t_empty_n,
        t_read => conv2d_3x3_4chan_rev_U0_ap_ready);

    resampled_L2_1_V_U : component CNN_resampled_L2_Hfu
    generic map (
        DataWidth => 25,
        AddressRange => 588,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_for_conv2_U0_resampled_1_V_address0,
        i_ce0 => resample_for_conv2_U0_resampled_1_V_ce0,
        i_we0 => resample_for_conv2_U0_resampled_1_V_we0,
        i_d0 => resample_for_conv2_U0_resampled_1_V_d0,
        i_q0 => resampled_L2_1_V_i_q0,
        i_address1 => resample_for_conv2_U0_resampled_1_V_address1,
        i_ce1 => resample_for_conv2_U0_resampled_1_V_ce1,
        i_we1 => resample_for_conv2_U0_resampled_1_V_we1,
        i_d1 => resample_for_conv2_U0_resampled_1_V_d1,
        i_q1 => resampled_L2_1_V_i_q1,
        t_address0 => conv2d_3x3_4chan_rev_U0_in_image_1_V_address0,
        t_ce0 => conv2d_3x3_4chan_rev_U0_in_image_1_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => resampled_L2_1_V_t_q0,
        t_address1 => conv2d_3x3_4chan_rev_U0_in_image_1_V_address1,
        t_ce1 => conv2d_3x3_4chan_rev_U0_in_image_1_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => resampled_L2_1_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_L2_1_V_i_full_n,
        i_write => ap_channel_done_resampled_L2_1_V,
        t_empty_n => resampled_L2_1_V_t_empty_n,
        t_read => conv2d_3x3_4chan_rev_U0_ap_ready);

    resampled_L2_2_V_U : component CNN_resampled_L2_Hfu
    generic map (
        DataWidth => 25,
        AddressRange => 588,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => resample_for_conv2_U0_resampled_2_V_address0,
        i_ce0 => resample_for_conv2_U0_resampled_2_V_ce0,
        i_we0 => resample_for_conv2_U0_resampled_2_V_we0,
        i_d0 => resample_for_conv2_U0_resampled_2_V_d0,
        i_q0 => resampled_L2_2_V_i_q0,
        i_address1 => resample_for_conv2_U0_resampled_2_V_address1,
        i_ce1 => resample_for_conv2_U0_resampled_2_V_ce1,
        i_we1 => resample_for_conv2_U0_resampled_2_V_we1,
        i_d1 => resample_for_conv2_U0_resampled_2_V_d1,
        i_q1 => resampled_L2_2_V_i_q1,
        t_address0 => conv2d_3x3_4chan_rev_U0_in_image_2_V_address0,
        t_ce0 => conv2d_3x3_4chan_rev_U0_in_image_2_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv25_0,
        t_q0 => resampled_L2_2_V_t_q0,
        t_address1 => conv2d_3x3_4chan_rev_U0_in_image_2_V_address1,
        t_ce1 => conv2d_3x3_4chan_rev_U0_in_image_2_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv25_0,
        t_q1 => resampled_L2_2_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => resampled_L2_2_V_i_full_n,
        i_write => ap_channel_done_resampled_L2_2_V,
        t_empty_n => resampled_L2_2_V_t_empty_n,
        t_read => conv2d_3x3_4chan_rev_U0_ap_ready);

    zero_mean_1chan_U0 : component zero_mean_1chan
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => zero_mean_1chan_U0_ap_start,
        ap_done => zero_mean_1chan_U0_ap_done,
        ap_continue => zero_mean_1chan_U0_ap_continue,
        ap_idle => zero_mean_1chan_U0_ap_idle,
        ap_ready => zero_mean_1chan_U0_ap_ready,
        in_image_0_V_address0 => zero_mean_1chan_U0_in_image_0_V_address0,
        in_image_0_V_ce0 => zero_mean_1chan_U0_in_image_0_V_ce0,
        in_image_0_V_q0 => in_image_0_V_q0,
        in_image_1_V_address0 => zero_mean_1chan_U0_in_image_1_V_address0,
        in_image_1_V_ce0 => zero_mean_1chan_U0_in_image_1_V_ce0,
        in_image_1_V_q0 => in_image_1_V_q0,
        in_image_2_V_address0 => zero_mean_1chan_U0_in_image_2_V_address0,
        in_image_2_V_ce0 => zero_mean_1chan_U0_in_image_2_V_ce0,
        in_image_2_V_q0 => in_image_2_V_q0,
        in_image_3_V_address0 => zero_mean_1chan_U0_in_image_3_V_address0,
        in_image_3_V_ce0 => zero_mean_1chan_U0_in_image_3_V_ce0,
        in_image_3_V_q0 => in_image_3_V_q0,
        in_image_4_V_address0 => zero_mean_1chan_U0_in_image_4_V_address0,
        in_image_4_V_ce0 => zero_mean_1chan_U0_in_image_4_V_ce0,
        in_image_4_V_q0 => in_image_4_V_q0,
        in_image_5_V_address0 => zero_mean_1chan_U0_in_image_5_V_address0,
        in_image_5_V_ce0 => zero_mean_1chan_U0_in_image_5_V_ce0,
        in_image_5_V_q0 => in_image_5_V_q0,
        in_image_6_V_address0 => zero_mean_1chan_U0_in_image_6_V_address0,
        in_image_6_V_ce0 => zero_mean_1chan_U0_in_image_6_V_ce0,
        in_image_6_V_q0 => in_image_6_V_q0,
        in_image_7_V_address0 => zero_mean_1chan_U0_in_image_7_V_address0,
        in_image_7_V_ce0 => zero_mean_1chan_U0_in_image_7_V_ce0,
        in_image_7_V_q0 => in_image_7_V_q0,
        in_image_8_V_address0 => zero_mean_1chan_U0_in_image_8_V_address0,
        in_image_8_V_ce0 => zero_mean_1chan_U0_in_image_8_V_ce0,
        in_image_8_V_q0 => in_image_8_V_q0,
        in_image_9_V_address0 => zero_mean_1chan_U0_in_image_9_V_address0,
        in_image_9_V_ce0 => zero_mean_1chan_U0_in_image_9_V_ce0,
        in_image_9_V_q0 => in_image_9_V_q0,
        in_image_10_V_address0 => zero_mean_1chan_U0_in_image_10_V_address0,
        in_image_10_V_ce0 => zero_mean_1chan_U0_in_image_10_V_ce0,
        in_image_10_V_q0 => in_image_10_V_q0,
        in_image_11_V_address0 => zero_mean_1chan_U0_in_image_11_V_address0,
        in_image_11_V_ce0 => zero_mean_1chan_U0_in_image_11_V_ce0,
        in_image_11_V_q0 => in_image_11_V_q0,
        in_image_12_V_address0 => zero_mean_1chan_U0_in_image_12_V_address0,
        in_image_12_V_ce0 => zero_mean_1chan_U0_in_image_12_V_ce0,
        in_image_12_V_q0 => in_image_12_V_q0,
        in_image_13_V_address0 => zero_mean_1chan_U0_in_image_13_V_address0,
        in_image_13_V_ce0 => zero_mean_1chan_U0_in_image_13_V_ce0,
        in_image_13_V_q0 => in_image_13_V_q0,
        in_image_14_V_address0 => zero_mean_1chan_U0_in_image_14_V_address0,
        in_image_14_V_ce0 => zero_mean_1chan_U0_in_image_14_V_ce0,
        in_image_14_V_q0 => in_image_14_V_q0,
        in_image_15_V_address0 => zero_mean_1chan_U0_in_image_15_V_address0,
        in_image_15_V_ce0 => zero_mean_1chan_U0_in_image_15_V_ce0,
        in_image_15_V_q0 => in_image_15_V_q0,
        in_image_16_V_address0 => zero_mean_1chan_U0_in_image_16_V_address0,
        in_image_16_V_ce0 => zero_mean_1chan_U0_in_image_16_V_ce0,
        in_image_16_V_q0 => in_image_16_V_q0,
        in_image_17_V_address0 => zero_mean_1chan_U0_in_image_17_V_address0,
        in_image_17_V_ce0 => zero_mean_1chan_U0_in_image_17_V_ce0,
        in_image_17_V_q0 => in_image_17_V_q0,
        in_image_18_V_address0 => zero_mean_1chan_U0_in_image_18_V_address0,
        in_image_18_V_ce0 => zero_mean_1chan_U0_in_image_18_V_ce0,
        in_image_18_V_q0 => in_image_18_V_q0,
        in_image_19_V_address0 => zero_mean_1chan_U0_in_image_19_V_address0,
        in_image_19_V_ce0 => zero_mean_1chan_U0_in_image_19_V_ce0,
        in_image_19_V_q0 => in_image_19_V_q0,
        in_image_20_V_address0 => zero_mean_1chan_U0_in_image_20_V_address0,
        in_image_20_V_ce0 => zero_mean_1chan_U0_in_image_20_V_ce0,
        in_image_20_V_q0 => in_image_20_V_q0,
        in_image_21_V_address0 => zero_mean_1chan_U0_in_image_21_V_address0,
        in_image_21_V_ce0 => zero_mean_1chan_U0_in_image_21_V_ce0,
        in_image_21_V_q0 => in_image_21_V_q0,
        in_image_22_V_address0 => zero_mean_1chan_U0_in_image_22_V_address0,
        in_image_22_V_ce0 => zero_mean_1chan_U0_in_image_22_V_ce0,
        in_image_22_V_q0 => in_image_22_V_q0,
        in_image_23_V_address0 => zero_mean_1chan_U0_in_image_23_V_address0,
        in_image_23_V_ce0 => zero_mean_1chan_U0_in_image_23_V_ce0,
        in_image_23_V_q0 => in_image_23_V_q0,
        in_image_24_V_address0 => zero_mean_1chan_U0_in_image_24_V_address0,
        in_image_24_V_ce0 => zero_mean_1chan_U0_in_image_24_V_ce0,
        in_image_24_V_q0 => in_image_24_V_q0,
        in_image_25_V_address0 => zero_mean_1chan_U0_in_image_25_V_address0,
        in_image_25_V_ce0 => zero_mean_1chan_U0_in_image_25_V_ce0,
        in_image_25_V_q0 => in_image_25_V_q0,
        in_image_26_V_address0 => zero_mean_1chan_U0_in_image_26_V_address0,
        in_image_26_V_ce0 => zero_mean_1chan_U0_in_image_26_V_ce0,
        in_image_26_V_q0 => in_image_26_V_q0,
        in_image_27_V_address0 => zero_mean_1chan_U0_in_image_27_V_address0,
        in_image_27_V_ce0 => zero_mean_1chan_U0_in_image_27_V_ce0,
        in_image_27_V_q0 => in_image_27_V_q0,
        out_image_0_V_address0 => zero_mean_1chan_U0_out_image_0_V_address0,
        out_image_0_V_ce0 => zero_mean_1chan_U0_out_image_0_V_ce0,
        out_image_0_V_we0 => zero_mean_1chan_U0_out_image_0_V_we0,
        out_image_0_V_d0 => zero_mean_1chan_U0_out_image_0_V_d0,
        out_image_1_V_address0 => zero_mean_1chan_U0_out_image_1_V_address0,
        out_image_1_V_ce0 => zero_mean_1chan_U0_out_image_1_V_ce0,
        out_image_1_V_we0 => zero_mean_1chan_U0_out_image_1_V_we0,
        out_image_1_V_d0 => zero_mean_1chan_U0_out_image_1_V_d0,
        out_image_2_V_address0 => zero_mean_1chan_U0_out_image_2_V_address0,
        out_image_2_V_ce0 => zero_mean_1chan_U0_out_image_2_V_ce0,
        out_image_2_V_we0 => zero_mean_1chan_U0_out_image_2_V_we0,
        out_image_2_V_d0 => zero_mean_1chan_U0_out_image_2_V_d0,
        out_image_3_V_address0 => zero_mean_1chan_U0_out_image_3_V_address0,
        out_image_3_V_ce0 => zero_mean_1chan_U0_out_image_3_V_ce0,
        out_image_3_V_we0 => zero_mean_1chan_U0_out_image_3_V_we0,
        out_image_3_V_d0 => zero_mean_1chan_U0_out_image_3_V_d0,
        out_image_4_V_address0 => zero_mean_1chan_U0_out_image_4_V_address0,
        out_image_4_V_ce0 => zero_mean_1chan_U0_out_image_4_V_ce0,
        out_image_4_V_we0 => zero_mean_1chan_U0_out_image_4_V_we0,
        out_image_4_V_d0 => zero_mean_1chan_U0_out_image_4_V_d0,
        out_image_5_V_address0 => zero_mean_1chan_U0_out_image_5_V_address0,
        out_image_5_V_ce0 => zero_mean_1chan_U0_out_image_5_V_ce0,
        out_image_5_V_we0 => zero_mean_1chan_U0_out_image_5_V_we0,
        out_image_5_V_d0 => zero_mean_1chan_U0_out_image_5_V_d0,
        out_image_6_V_address0 => zero_mean_1chan_U0_out_image_6_V_address0,
        out_image_6_V_ce0 => zero_mean_1chan_U0_out_image_6_V_ce0,
        out_image_6_V_we0 => zero_mean_1chan_U0_out_image_6_V_we0,
        out_image_6_V_d0 => zero_mean_1chan_U0_out_image_6_V_d0,
        out_image_7_V_address0 => zero_mean_1chan_U0_out_image_7_V_address0,
        out_image_7_V_ce0 => zero_mean_1chan_U0_out_image_7_V_ce0,
        out_image_7_V_we0 => zero_mean_1chan_U0_out_image_7_V_we0,
        out_image_7_V_d0 => zero_mean_1chan_U0_out_image_7_V_d0,
        out_image_8_V_address0 => zero_mean_1chan_U0_out_image_8_V_address0,
        out_image_8_V_ce0 => zero_mean_1chan_U0_out_image_8_V_ce0,
        out_image_8_V_we0 => zero_mean_1chan_U0_out_image_8_V_we0,
        out_image_8_V_d0 => zero_mean_1chan_U0_out_image_8_V_d0,
        out_image_9_V_address0 => zero_mean_1chan_U0_out_image_9_V_address0,
        out_image_9_V_ce0 => zero_mean_1chan_U0_out_image_9_V_ce0,
        out_image_9_V_we0 => zero_mean_1chan_U0_out_image_9_V_we0,
        out_image_9_V_d0 => zero_mean_1chan_U0_out_image_9_V_d0,
        out_image_10_V_address0 => zero_mean_1chan_U0_out_image_10_V_address0,
        out_image_10_V_ce0 => zero_mean_1chan_U0_out_image_10_V_ce0,
        out_image_10_V_we0 => zero_mean_1chan_U0_out_image_10_V_we0,
        out_image_10_V_d0 => zero_mean_1chan_U0_out_image_10_V_d0,
        out_image_11_V_address0 => zero_mean_1chan_U0_out_image_11_V_address0,
        out_image_11_V_ce0 => zero_mean_1chan_U0_out_image_11_V_ce0,
        out_image_11_V_we0 => zero_mean_1chan_U0_out_image_11_V_we0,
        out_image_11_V_d0 => zero_mean_1chan_U0_out_image_11_V_d0,
        out_image_12_V_address0 => zero_mean_1chan_U0_out_image_12_V_address0,
        out_image_12_V_ce0 => zero_mean_1chan_U0_out_image_12_V_ce0,
        out_image_12_V_we0 => zero_mean_1chan_U0_out_image_12_V_we0,
        out_image_12_V_d0 => zero_mean_1chan_U0_out_image_12_V_d0,
        out_image_13_V_address0 => zero_mean_1chan_U0_out_image_13_V_address0,
        out_image_13_V_ce0 => zero_mean_1chan_U0_out_image_13_V_ce0,
        out_image_13_V_we0 => zero_mean_1chan_U0_out_image_13_V_we0,
        out_image_13_V_d0 => zero_mean_1chan_U0_out_image_13_V_d0,
        out_image_14_V_address0 => zero_mean_1chan_U0_out_image_14_V_address0,
        out_image_14_V_ce0 => zero_mean_1chan_U0_out_image_14_V_ce0,
        out_image_14_V_we0 => zero_mean_1chan_U0_out_image_14_V_we0,
        out_image_14_V_d0 => zero_mean_1chan_U0_out_image_14_V_d0,
        out_image_15_V_address0 => zero_mean_1chan_U0_out_image_15_V_address0,
        out_image_15_V_ce0 => zero_mean_1chan_U0_out_image_15_V_ce0,
        out_image_15_V_we0 => zero_mean_1chan_U0_out_image_15_V_we0,
        out_image_15_V_d0 => zero_mean_1chan_U0_out_image_15_V_d0,
        out_image_16_V_address0 => zero_mean_1chan_U0_out_image_16_V_address0,
        out_image_16_V_ce0 => zero_mean_1chan_U0_out_image_16_V_ce0,
        out_image_16_V_we0 => zero_mean_1chan_U0_out_image_16_V_we0,
        out_image_16_V_d0 => zero_mean_1chan_U0_out_image_16_V_d0,
        out_image_17_V_address0 => zero_mean_1chan_U0_out_image_17_V_address0,
        out_image_17_V_ce0 => zero_mean_1chan_U0_out_image_17_V_ce0,
        out_image_17_V_we0 => zero_mean_1chan_U0_out_image_17_V_we0,
        out_image_17_V_d0 => zero_mean_1chan_U0_out_image_17_V_d0,
        out_image_18_V_address0 => zero_mean_1chan_U0_out_image_18_V_address0,
        out_image_18_V_ce0 => zero_mean_1chan_U0_out_image_18_V_ce0,
        out_image_18_V_we0 => zero_mean_1chan_U0_out_image_18_V_we0,
        out_image_18_V_d0 => zero_mean_1chan_U0_out_image_18_V_d0,
        out_image_19_V_address0 => zero_mean_1chan_U0_out_image_19_V_address0,
        out_image_19_V_ce0 => zero_mean_1chan_U0_out_image_19_V_ce0,
        out_image_19_V_we0 => zero_mean_1chan_U0_out_image_19_V_we0,
        out_image_19_V_d0 => zero_mean_1chan_U0_out_image_19_V_d0,
        out_image_20_V_address0 => zero_mean_1chan_U0_out_image_20_V_address0,
        out_image_20_V_ce0 => zero_mean_1chan_U0_out_image_20_V_ce0,
        out_image_20_V_we0 => zero_mean_1chan_U0_out_image_20_V_we0,
        out_image_20_V_d0 => zero_mean_1chan_U0_out_image_20_V_d0,
        out_image_21_V_address0 => zero_mean_1chan_U0_out_image_21_V_address0,
        out_image_21_V_ce0 => zero_mean_1chan_U0_out_image_21_V_ce0,
        out_image_21_V_we0 => zero_mean_1chan_U0_out_image_21_V_we0,
        out_image_21_V_d0 => zero_mean_1chan_U0_out_image_21_V_d0,
        out_image_22_V_address0 => zero_mean_1chan_U0_out_image_22_V_address0,
        out_image_22_V_ce0 => zero_mean_1chan_U0_out_image_22_V_ce0,
        out_image_22_V_we0 => zero_mean_1chan_U0_out_image_22_V_we0,
        out_image_22_V_d0 => zero_mean_1chan_U0_out_image_22_V_d0,
        out_image_23_V_address0 => zero_mean_1chan_U0_out_image_23_V_address0,
        out_image_23_V_ce0 => zero_mean_1chan_U0_out_image_23_V_ce0,
        out_image_23_V_we0 => zero_mean_1chan_U0_out_image_23_V_we0,
        out_image_23_V_d0 => zero_mean_1chan_U0_out_image_23_V_d0,
        out_image_24_V_address0 => zero_mean_1chan_U0_out_image_24_V_address0,
        out_image_24_V_ce0 => zero_mean_1chan_U0_out_image_24_V_ce0,
        out_image_24_V_we0 => zero_mean_1chan_U0_out_image_24_V_we0,
        out_image_24_V_d0 => zero_mean_1chan_U0_out_image_24_V_d0,
        out_image_25_V_address0 => zero_mean_1chan_U0_out_image_25_V_address0,
        out_image_25_V_ce0 => zero_mean_1chan_U0_out_image_25_V_ce0,
        out_image_25_V_we0 => zero_mean_1chan_U0_out_image_25_V_we0,
        out_image_25_V_d0 => zero_mean_1chan_U0_out_image_25_V_d0,
        out_image_26_V_address0 => zero_mean_1chan_U0_out_image_26_V_address0,
        out_image_26_V_ce0 => zero_mean_1chan_U0_out_image_26_V_ce0,
        out_image_26_V_we0 => zero_mean_1chan_U0_out_image_26_V_we0,
        out_image_26_V_d0 => zero_mean_1chan_U0_out_image_26_V_d0,
        out_image_27_V_address0 => zero_mean_1chan_U0_out_image_27_V_address0,
        out_image_27_V_ce0 => zero_mean_1chan_U0_out_image_27_V_ce0,
        out_image_27_V_we0 => zero_mean_1chan_U0_out_image_27_V_we0,
        out_image_27_V_d0 => zero_mean_1chan_U0_out_image_27_V_d0,
        means_0_V_address0 => zero_mean_1chan_U0_means_0_V_address0,
        means_0_V_ce0 => zero_mean_1chan_U0_means_0_V_ce0,
        means_0_V_q0 => means_0_V_q0,
        means_1_V_address0 => zero_mean_1chan_U0_means_1_V_address0,
        means_1_V_ce0 => zero_mean_1chan_U0_means_1_V_ce0,
        means_1_V_q0 => means_1_V_q0,
        means_2_V_address0 => zero_mean_1chan_U0_means_2_V_address0,
        means_2_V_ce0 => zero_mean_1chan_U0_means_2_V_ce0,
        means_2_V_q0 => means_2_V_q0,
        means_3_V_address0 => zero_mean_1chan_U0_means_3_V_address0,
        means_3_V_ce0 => zero_mean_1chan_U0_means_3_V_ce0,
        means_3_V_q0 => means_3_V_q0,
        means_4_V_address0 => zero_mean_1chan_U0_means_4_V_address0,
        means_4_V_ce0 => zero_mean_1chan_U0_means_4_V_ce0,
        means_4_V_q0 => means_4_V_q0,
        means_5_V_address0 => zero_mean_1chan_U0_means_5_V_address0,
        means_5_V_ce0 => zero_mean_1chan_U0_means_5_V_ce0,
        means_5_V_q0 => means_5_V_q0,
        means_6_V_address0 => zero_mean_1chan_U0_means_6_V_address0,
        means_6_V_ce0 => zero_mean_1chan_U0_means_6_V_ce0,
        means_6_V_q0 => means_6_V_q0,
        means_7_V_address0 => zero_mean_1chan_U0_means_7_V_address0,
        means_7_V_ce0 => zero_mean_1chan_U0_means_7_V_ce0,
        means_7_V_q0 => means_7_V_q0,
        means_8_V_address0 => zero_mean_1chan_U0_means_8_V_address0,
        means_8_V_ce0 => zero_mean_1chan_U0_means_8_V_ce0,
        means_8_V_q0 => means_8_V_q0,
        means_9_V_address0 => zero_mean_1chan_U0_means_9_V_address0,
        means_9_V_ce0 => zero_mean_1chan_U0_means_9_V_ce0,
        means_9_V_q0 => means_9_V_q0,
        means_10_V_address0 => zero_mean_1chan_U0_means_10_V_address0,
        means_10_V_ce0 => zero_mean_1chan_U0_means_10_V_ce0,
        means_10_V_q0 => means_10_V_q0,
        means_11_V_address0 => zero_mean_1chan_U0_means_11_V_address0,
        means_11_V_ce0 => zero_mean_1chan_U0_means_11_V_ce0,
        means_11_V_q0 => means_11_V_q0,
        means_12_V_address0 => zero_mean_1chan_U0_means_12_V_address0,
        means_12_V_ce0 => zero_mean_1chan_U0_means_12_V_ce0,
        means_12_V_q0 => means_12_V_q0,
        means_13_V_address0 => zero_mean_1chan_U0_means_13_V_address0,
        means_13_V_ce0 => zero_mean_1chan_U0_means_13_V_ce0,
        means_13_V_q0 => means_13_V_q0,
        means_14_V_address0 => zero_mean_1chan_U0_means_14_V_address0,
        means_14_V_ce0 => zero_mean_1chan_U0_means_14_V_ce0,
        means_14_V_q0 => means_14_V_q0,
        means_15_V_address0 => zero_mean_1chan_U0_means_15_V_address0,
        means_15_V_ce0 => zero_mean_1chan_U0_means_15_V_ce0,
        means_15_V_q0 => means_15_V_q0,
        means_16_V_address0 => zero_mean_1chan_U0_means_16_V_address0,
        means_16_V_ce0 => zero_mean_1chan_U0_means_16_V_ce0,
        means_16_V_q0 => means_16_V_q0,
        means_17_V_address0 => zero_mean_1chan_U0_means_17_V_address0,
        means_17_V_ce0 => zero_mean_1chan_U0_means_17_V_ce0,
        means_17_V_q0 => means_17_V_q0,
        means_18_V_address0 => zero_mean_1chan_U0_means_18_V_address0,
        means_18_V_ce0 => zero_mean_1chan_U0_means_18_V_ce0,
        means_18_V_q0 => means_18_V_q0,
        means_19_V_address0 => zero_mean_1chan_U0_means_19_V_address0,
        means_19_V_ce0 => zero_mean_1chan_U0_means_19_V_ce0,
        means_19_V_q0 => means_19_V_q0,
        means_20_V_address0 => zero_mean_1chan_U0_means_20_V_address0,
        means_20_V_ce0 => zero_mean_1chan_U0_means_20_V_ce0,
        means_20_V_q0 => means_20_V_q0,
        means_21_V_address0 => zero_mean_1chan_U0_means_21_V_address0,
        means_21_V_ce0 => zero_mean_1chan_U0_means_21_V_ce0,
        means_21_V_q0 => means_21_V_q0,
        means_22_V_address0 => zero_mean_1chan_U0_means_22_V_address0,
        means_22_V_ce0 => zero_mean_1chan_U0_means_22_V_ce0,
        means_22_V_q0 => means_22_V_q0,
        means_23_V_address0 => zero_mean_1chan_U0_means_23_V_address0,
        means_23_V_ce0 => zero_mean_1chan_U0_means_23_V_ce0,
        means_23_V_q0 => means_23_V_q0,
        means_24_V_address0 => zero_mean_1chan_U0_means_24_V_address0,
        means_24_V_ce0 => zero_mean_1chan_U0_means_24_V_ce0,
        means_24_V_q0 => means_24_V_q0,
        means_25_V_address0 => zero_mean_1chan_U0_means_25_V_address0,
        means_25_V_ce0 => zero_mean_1chan_U0_means_25_V_ce0,
        means_25_V_q0 => means_25_V_q0,
        means_26_V_address0 => zero_mean_1chan_U0_means_26_V_address0,
        means_26_V_ce0 => zero_mean_1chan_U0_means_26_V_ce0,
        means_26_V_q0 => means_26_V_q0,
        means_27_V_address0 => zero_mean_1chan_U0_means_27_V_address0,
        means_27_V_ce0 => zero_mean_1chan_U0_means_27_V_ce0,
        means_27_V_q0 => means_27_V_q0);

    efficient_pad_n_1cha_U0 : component efficient_pad_n_1cha
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => efficient_pad_n_1cha_U0_ap_start,
        ap_done => efficient_pad_n_1cha_U0_ap_done,
        ap_continue => efficient_pad_n_1cha_U0_ap_continue,
        ap_idle => efficient_pad_n_1cha_U0_ap_idle,
        ap_ready => efficient_pad_n_1cha_U0_ap_ready,
        in_image_0_V_address0 => efficient_pad_n_1cha_U0_in_image_0_V_address0,
        in_image_0_V_ce0 => efficient_pad_n_1cha_U0_in_image_0_V_ce0,
        in_image_0_V_q0 => mean_removed_0_V_t_q0,
        in_image_1_V_address0 => efficient_pad_n_1cha_U0_in_image_1_V_address0,
        in_image_1_V_ce0 => efficient_pad_n_1cha_U0_in_image_1_V_ce0,
        in_image_1_V_q0 => mean_removed_1_V_t_q0,
        in_image_2_V_address0 => efficient_pad_n_1cha_U0_in_image_2_V_address0,
        in_image_2_V_ce0 => efficient_pad_n_1cha_U0_in_image_2_V_ce0,
        in_image_2_V_q0 => mean_removed_2_V_t_q0,
        in_image_3_V_address0 => efficient_pad_n_1cha_U0_in_image_3_V_address0,
        in_image_3_V_ce0 => efficient_pad_n_1cha_U0_in_image_3_V_ce0,
        in_image_3_V_q0 => mean_removed_3_V_t_q0,
        in_image_4_V_address0 => efficient_pad_n_1cha_U0_in_image_4_V_address0,
        in_image_4_V_ce0 => efficient_pad_n_1cha_U0_in_image_4_V_ce0,
        in_image_4_V_q0 => mean_removed_4_V_t_q0,
        in_image_5_V_address0 => efficient_pad_n_1cha_U0_in_image_5_V_address0,
        in_image_5_V_ce0 => efficient_pad_n_1cha_U0_in_image_5_V_ce0,
        in_image_5_V_q0 => mean_removed_5_V_t_q0,
        in_image_6_V_address0 => efficient_pad_n_1cha_U0_in_image_6_V_address0,
        in_image_6_V_ce0 => efficient_pad_n_1cha_U0_in_image_6_V_ce0,
        in_image_6_V_q0 => mean_removed_6_V_t_q0,
        in_image_7_V_address0 => efficient_pad_n_1cha_U0_in_image_7_V_address0,
        in_image_7_V_ce0 => efficient_pad_n_1cha_U0_in_image_7_V_ce0,
        in_image_7_V_q0 => mean_removed_7_V_t_q0,
        in_image_8_V_address0 => efficient_pad_n_1cha_U0_in_image_8_V_address0,
        in_image_8_V_ce0 => efficient_pad_n_1cha_U0_in_image_8_V_ce0,
        in_image_8_V_q0 => mean_removed_8_V_t_q0,
        in_image_9_V_address0 => efficient_pad_n_1cha_U0_in_image_9_V_address0,
        in_image_9_V_ce0 => efficient_pad_n_1cha_U0_in_image_9_V_ce0,
        in_image_9_V_q0 => mean_removed_9_V_t_q0,
        in_image_10_V_address0 => efficient_pad_n_1cha_U0_in_image_10_V_address0,
        in_image_10_V_ce0 => efficient_pad_n_1cha_U0_in_image_10_V_ce0,
        in_image_10_V_q0 => mean_removed_10_V_t_q0,
        in_image_11_V_address0 => efficient_pad_n_1cha_U0_in_image_11_V_address0,
        in_image_11_V_ce0 => efficient_pad_n_1cha_U0_in_image_11_V_ce0,
        in_image_11_V_q0 => mean_removed_11_V_t_q0,
        in_image_12_V_address0 => efficient_pad_n_1cha_U0_in_image_12_V_address0,
        in_image_12_V_ce0 => efficient_pad_n_1cha_U0_in_image_12_V_ce0,
        in_image_12_V_q0 => mean_removed_12_V_t_q0,
        in_image_13_V_address0 => efficient_pad_n_1cha_U0_in_image_13_V_address0,
        in_image_13_V_ce0 => efficient_pad_n_1cha_U0_in_image_13_V_ce0,
        in_image_13_V_q0 => mean_removed_13_V_t_q0,
        in_image_14_V_address0 => efficient_pad_n_1cha_U0_in_image_14_V_address0,
        in_image_14_V_ce0 => efficient_pad_n_1cha_U0_in_image_14_V_ce0,
        in_image_14_V_q0 => mean_removed_14_V_t_q0,
        in_image_15_V_address0 => efficient_pad_n_1cha_U0_in_image_15_V_address0,
        in_image_15_V_ce0 => efficient_pad_n_1cha_U0_in_image_15_V_ce0,
        in_image_15_V_q0 => mean_removed_15_V_t_q0,
        in_image_16_V_address0 => efficient_pad_n_1cha_U0_in_image_16_V_address0,
        in_image_16_V_ce0 => efficient_pad_n_1cha_U0_in_image_16_V_ce0,
        in_image_16_V_q0 => mean_removed_16_V_t_q0,
        in_image_17_V_address0 => efficient_pad_n_1cha_U0_in_image_17_V_address0,
        in_image_17_V_ce0 => efficient_pad_n_1cha_U0_in_image_17_V_ce0,
        in_image_17_V_q0 => mean_removed_17_V_t_q0,
        in_image_18_V_address0 => efficient_pad_n_1cha_U0_in_image_18_V_address0,
        in_image_18_V_ce0 => efficient_pad_n_1cha_U0_in_image_18_V_ce0,
        in_image_18_V_q0 => mean_removed_18_V_t_q0,
        in_image_19_V_address0 => efficient_pad_n_1cha_U0_in_image_19_V_address0,
        in_image_19_V_ce0 => efficient_pad_n_1cha_U0_in_image_19_V_ce0,
        in_image_19_V_q0 => mean_removed_19_V_t_q0,
        in_image_20_V_address0 => efficient_pad_n_1cha_U0_in_image_20_V_address0,
        in_image_20_V_ce0 => efficient_pad_n_1cha_U0_in_image_20_V_ce0,
        in_image_20_V_q0 => mean_removed_20_V_t_q0,
        in_image_21_V_address0 => efficient_pad_n_1cha_U0_in_image_21_V_address0,
        in_image_21_V_ce0 => efficient_pad_n_1cha_U0_in_image_21_V_ce0,
        in_image_21_V_q0 => mean_removed_21_V_t_q0,
        in_image_22_V_address0 => efficient_pad_n_1cha_U0_in_image_22_V_address0,
        in_image_22_V_ce0 => efficient_pad_n_1cha_U0_in_image_22_V_ce0,
        in_image_22_V_q0 => mean_removed_22_V_t_q0,
        in_image_23_V_address0 => efficient_pad_n_1cha_U0_in_image_23_V_address0,
        in_image_23_V_ce0 => efficient_pad_n_1cha_U0_in_image_23_V_ce0,
        in_image_23_V_q0 => mean_removed_23_V_t_q0,
        in_image_24_V_address0 => efficient_pad_n_1cha_U0_in_image_24_V_address0,
        in_image_24_V_ce0 => efficient_pad_n_1cha_U0_in_image_24_V_ce0,
        in_image_24_V_q0 => mean_removed_24_V_t_q0,
        in_image_25_V_address0 => efficient_pad_n_1cha_U0_in_image_25_V_address0,
        in_image_25_V_ce0 => efficient_pad_n_1cha_U0_in_image_25_V_ce0,
        in_image_25_V_q0 => mean_removed_25_V_t_q0,
        in_image_26_V_address0 => efficient_pad_n_1cha_U0_in_image_26_V_address0,
        in_image_26_V_ce0 => efficient_pad_n_1cha_U0_in_image_26_V_ce0,
        in_image_26_V_q0 => mean_removed_26_V_t_q0,
        in_image_27_V_address0 => efficient_pad_n_1cha_U0_in_image_27_V_address0,
        in_image_27_V_ce0 => efficient_pad_n_1cha_U0_in_image_27_V_ce0,
        in_image_27_V_q0 => mean_removed_27_V_t_q0,
        out_image_0_V_address0 => efficient_pad_n_1cha_U0_out_image_0_V_address0,
        out_image_0_V_ce0 => efficient_pad_n_1cha_U0_out_image_0_V_ce0,
        out_image_0_V_we0 => efficient_pad_n_1cha_U0_out_image_0_V_we0,
        out_image_0_V_d0 => efficient_pad_n_1cha_U0_out_image_0_V_d0,
        out_image_0_V_address1 => efficient_pad_n_1cha_U0_out_image_0_V_address1,
        out_image_0_V_ce1 => efficient_pad_n_1cha_U0_out_image_0_V_ce1,
        out_image_0_V_we1 => efficient_pad_n_1cha_U0_out_image_0_V_we1,
        out_image_0_V_d1 => efficient_pad_n_1cha_U0_out_image_0_V_d1,
        out_image_1_V_address0 => efficient_pad_n_1cha_U0_out_image_1_V_address0,
        out_image_1_V_ce0 => efficient_pad_n_1cha_U0_out_image_1_V_ce0,
        out_image_1_V_we0 => efficient_pad_n_1cha_U0_out_image_1_V_we0,
        out_image_1_V_d0 => efficient_pad_n_1cha_U0_out_image_1_V_d0,
        out_image_1_V_address1 => efficient_pad_n_1cha_U0_out_image_1_V_address1,
        out_image_1_V_ce1 => efficient_pad_n_1cha_U0_out_image_1_V_ce1,
        out_image_1_V_we1 => efficient_pad_n_1cha_U0_out_image_1_V_we1,
        out_image_1_V_d1 => efficient_pad_n_1cha_U0_out_image_1_V_d1,
        out_image_2_V_address0 => efficient_pad_n_1cha_U0_out_image_2_V_address0,
        out_image_2_V_ce0 => efficient_pad_n_1cha_U0_out_image_2_V_ce0,
        out_image_2_V_we0 => efficient_pad_n_1cha_U0_out_image_2_V_we0,
        out_image_2_V_d0 => efficient_pad_n_1cha_U0_out_image_2_V_d0,
        out_image_2_V_address1 => efficient_pad_n_1cha_U0_out_image_2_V_address1,
        out_image_2_V_ce1 => efficient_pad_n_1cha_U0_out_image_2_V_ce1,
        out_image_2_V_we1 => efficient_pad_n_1cha_U0_out_image_2_V_we1,
        out_image_2_V_d1 => efficient_pad_n_1cha_U0_out_image_2_V_d1,
        out_image_3_V_address0 => efficient_pad_n_1cha_U0_out_image_3_V_address0,
        out_image_3_V_ce0 => efficient_pad_n_1cha_U0_out_image_3_V_ce0,
        out_image_3_V_we0 => efficient_pad_n_1cha_U0_out_image_3_V_we0,
        out_image_3_V_d0 => efficient_pad_n_1cha_U0_out_image_3_V_d0,
        out_image_3_V_address1 => efficient_pad_n_1cha_U0_out_image_3_V_address1,
        out_image_3_V_ce1 => efficient_pad_n_1cha_U0_out_image_3_V_ce1,
        out_image_3_V_we1 => efficient_pad_n_1cha_U0_out_image_3_V_we1,
        out_image_3_V_d1 => efficient_pad_n_1cha_U0_out_image_3_V_d1,
        out_image_4_V_address0 => efficient_pad_n_1cha_U0_out_image_4_V_address0,
        out_image_4_V_ce0 => efficient_pad_n_1cha_U0_out_image_4_V_ce0,
        out_image_4_V_we0 => efficient_pad_n_1cha_U0_out_image_4_V_we0,
        out_image_4_V_d0 => efficient_pad_n_1cha_U0_out_image_4_V_d0,
        out_image_4_V_address1 => efficient_pad_n_1cha_U0_out_image_4_V_address1,
        out_image_4_V_ce1 => efficient_pad_n_1cha_U0_out_image_4_V_ce1,
        out_image_4_V_we1 => efficient_pad_n_1cha_U0_out_image_4_V_we1,
        out_image_4_V_d1 => efficient_pad_n_1cha_U0_out_image_4_V_d1,
        out_image_5_V_address0 => efficient_pad_n_1cha_U0_out_image_5_V_address0,
        out_image_5_V_ce0 => efficient_pad_n_1cha_U0_out_image_5_V_ce0,
        out_image_5_V_we0 => efficient_pad_n_1cha_U0_out_image_5_V_we0,
        out_image_5_V_d0 => efficient_pad_n_1cha_U0_out_image_5_V_d0,
        out_image_5_V_address1 => efficient_pad_n_1cha_U0_out_image_5_V_address1,
        out_image_5_V_ce1 => efficient_pad_n_1cha_U0_out_image_5_V_ce1,
        out_image_5_V_we1 => efficient_pad_n_1cha_U0_out_image_5_V_we1,
        out_image_5_V_d1 => efficient_pad_n_1cha_U0_out_image_5_V_d1,
        out_image_6_V_address0 => efficient_pad_n_1cha_U0_out_image_6_V_address0,
        out_image_6_V_ce0 => efficient_pad_n_1cha_U0_out_image_6_V_ce0,
        out_image_6_V_we0 => efficient_pad_n_1cha_U0_out_image_6_V_we0,
        out_image_6_V_d0 => efficient_pad_n_1cha_U0_out_image_6_V_d0,
        out_image_6_V_address1 => efficient_pad_n_1cha_U0_out_image_6_V_address1,
        out_image_6_V_ce1 => efficient_pad_n_1cha_U0_out_image_6_V_ce1,
        out_image_6_V_we1 => efficient_pad_n_1cha_U0_out_image_6_V_we1,
        out_image_6_V_d1 => efficient_pad_n_1cha_U0_out_image_6_V_d1,
        out_image_7_V_address0 => efficient_pad_n_1cha_U0_out_image_7_V_address0,
        out_image_7_V_ce0 => efficient_pad_n_1cha_U0_out_image_7_V_ce0,
        out_image_7_V_we0 => efficient_pad_n_1cha_U0_out_image_7_V_we0,
        out_image_7_V_d0 => efficient_pad_n_1cha_U0_out_image_7_V_d0,
        out_image_7_V_address1 => efficient_pad_n_1cha_U0_out_image_7_V_address1,
        out_image_7_V_ce1 => efficient_pad_n_1cha_U0_out_image_7_V_ce1,
        out_image_7_V_we1 => efficient_pad_n_1cha_U0_out_image_7_V_we1,
        out_image_7_V_d1 => efficient_pad_n_1cha_U0_out_image_7_V_d1,
        out_image_8_V_address0 => efficient_pad_n_1cha_U0_out_image_8_V_address0,
        out_image_8_V_ce0 => efficient_pad_n_1cha_U0_out_image_8_V_ce0,
        out_image_8_V_we0 => efficient_pad_n_1cha_U0_out_image_8_V_we0,
        out_image_8_V_d0 => efficient_pad_n_1cha_U0_out_image_8_V_d0,
        out_image_8_V_address1 => efficient_pad_n_1cha_U0_out_image_8_V_address1,
        out_image_8_V_ce1 => efficient_pad_n_1cha_U0_out_image_8_V_ce1,
        out_image_8_V_we1 => efficient_pad_n_1cha_U0_out_image_8_V_we1,
        out_image_8_V_d1 => efficient_pad_n_1cha_U0_out_image_8_V_d1,
        out_image_9_V_address0 => efficient_pad_n_1cha_U0_out_image_9_V_address0,
        out_image_9_V_ce0 => efficient_pad_n_1cha_U0_out_image_9_V_ce0,
        out_image_9_V_we0 => efficient_pad_n_1cha_U0_out_image_9_V_we0,
        out_image_9_V_d0 => efficient_pad_n_1cha_U0_out_image_9_V_d0,
        out_image_9_V_address1 => efficient_pad_n_1cha_U0_out_image_9_V_address1,
        out_image_9_V_ce1 => efficient_pad_n_1cha_U0_out_image_9_V_ce1,
        out_image_9_V_we1 => efficient_pad_n_1cha_U0_out_image_9_V_we1,
        out_image_9_V_d1 => efficient_pad_n_1cha_U0_out_image_9_V_d1,
        out_image_10_V_address0 => efficient_pad_n_1cha_U0_out_image_10_V_address0,
        out_image_10_V_ce0 => efficient_pad_n_1cha_U0_out_image_10_V_ce0,
        out_image_10_V_we0 => efficient_pad_n_1cha_U0_out_image_10_V_we0,
        out_image_10_V_d0 => efficient_pad_n_1cha_U0_out_image_10_V_d0,
        out_image_10_V_address1 => efficient_pad_n_1cha_U0_out_image_10_V_address1,
        out_image_10_V_ce1 => efficient_pad_n_1cha_U0_out_image_10_V_ce1,
        out_image_10_V_we1 => efficient_pad_n_1cha_U0_out_image_10_V_we1,
        out_image_10_V_d1 => efficient_pad_n_1cha_U0_out_image_10_V_d1,
        out_image_11_V_address0 => efficient_pad_n_1cha_U0_out_image_11_V_address0,
        out_image_11_V_ce0 => efficient_pad_n_1cha_U0_out_image_11_V_ce0,
        out_image_11_V_we0 => efficient_pad_n_1cha_U0_out_image_11_V_we0,
        out_image_11_V_d0 => efficient_pad_n_1cha_U0_out_image_11_V_d0,
        out_image_11_V_address1 => efficient_pad_n_1cha_U0_out_image_11_V_address1,
        out_image_11_V_ce1 => efficient_pad_n_1cha_U0_out_image_11_V_ce1,
        out_image_11_V_we1 => efficient_pad_n_1cha_U0_out_image_11_V_we1,
        out_image_11_V_d1 => efficient_pad_n_1cha_U0_out_image_11_V_d1,
        out_image_12_V_address0 => efficient_pad_n_1cha_U0_out_image_12_V_address0,
        out_image_12_V_ce0 => efficient_pad_n_1cha_U0_out_image_12_V_ce0,
        out_image_12_V_we0 => efficient_pad_n_1cha_U0_out_image_12_V_we0,
        out_image_12_V_d0 => efficient_pad_n_1cha_U0_out_image_12_V_d0,
        out_image_12_V_address1 => efficient_pad_n_1cha_U0_out_image_12_V_address1,
        out_image_12_V_ce1 => efficient_pad_n_1cha_U0_out_image_12_V_ce1,
        out_image_12_V_we1 => efficient_pad_n_1cha_U0_out_image_12_V_we1,
        out_image_12_V_d1 => efficient_pad_n_1cha_U0_out_image_12_V_d1,
        out_image_13_V_address0 => efficient_pad_n_1cha_U0_out_image_13_V_address0,
        out_image_13_V_ce0 => efficient_pad_n_1cha_U0_out_image_13_V_ce0,
        out_image_13_V_we0 => efficient_pad_n_1cha_U0_out_image_13_V_we0,
        out_image_13_V_d0 => efficient_pad_n_1cha_U0_out_image_13_V_d0,
        out_image_13_V_address1 => efficient_pad_n_1cha_U0_out_image_13_V_address1,
        out_image_13_V_ce1 => efficient_pad_n_1cha_U0_out_image_13_V_ce1,
        out_image_13_V_we1 => efficient_pad_n_1cha_U0_out_image_13_V_we1,
        out_image_13_V_d1 => efficient_pad_n_1cha_U0_out_image_13_V_d1,
        out_image_14_V_address0 => efficient_pad_n_1cha_U0_out_image_14_V_address0,
        out_image_14_V_ce0 => efficient_pad_n_1cha_U0_out_image_14_V_ce0,
        out_image_14_V_we0 => efficient_pad_n_1cha_U0_out_image_14_V_we0,
        out_image_14_V_d0 => efficient_pad_n_1cha_U0_out_image_14_V_d0,
        out_image_14_V_address1 => efficient_pad_n_1cha_U0_out_image_14_V_address1,
        out_image_14_V_ce1 => efficient_pad_n_1cha_U0_out_image_14_V_ce1,
        out_image_14_V_we1 => efficient_pad_n_1cha_U0_out_image_14_V_we1,
        out_image_14_V_d1 => efficient_pad_n_1cha_U0_out_image_14_V_d1,
        out_image_15_V_address0 => efficient_pad_n_1cha_U0_out_image_15_V_address0,
        out_image_15_V_ce0 => efficient_pad_n_1cha_U0_out_image_15_V_ce0,
        out_image_15_V_we0 => efficient_pad_n_1cha_U0_out_image_15_V_we0,
        out_image_15_V_d0 => efficient_pad_n_1cha_U0_out_image_15_V_d0,
        out_image_15_V_address1 => efficient_pad_n_1cha_U0_out_image_15_V_address1,
        out_image_15_V_ce1 => efficient_pad_n_1cha_U0_out_image_15_V_ce1,
        out_image_15_V_we1 => efficient_pad_n_1cha_U0_out_image_15_V_we1,
        out_image_15_V_d1 => efficient_pad_n_1cha_U0_out_image_15_V_d1,
        out_image_16_V_address0 => efficient_pad_n_1cha_U0_out_image_16_V_address0,
        out_image_16_V_ce0 => efficient_pad_n_1cha_U0_out_image_16_V_ce0,
        out_image_16_V_we0 => efficient_pad_n_1cha_U0_out_image_16_V_we0,
        out_image_16_V_d0 => efficient_pad_n_1cha_U0_out_image_16_V_d0,
        out_image_16_V_address1 => efficient_pad_n_1cha_U0_out_image_16_V_address1,
        out_image_16_V_ce1 => efficient_pad_n_1cha_U0_out_image_16_V_ce1,
        out_image_16_V_we1 => efficient_pad_n_1cha_U0_out_image_16_V_we1,
        out_image_16_V_d1 => efficient_pad_n_1cha_U0_out_image_16_V_d1,
        out_image_17_V_address0 => efficient_pad_n_1cha_U0_out_image_17_V_address0,
        out_image_17_V_ce0 => efficient_pad_n_1cha_U0_out_image_17_V_ce0,
        out_image_17_V_we0 => efficient_pad_n_1cha_U0_out_image_17_V_we0,
        out_image_17_V_d0 => efficient_pad_n_1cha_U0_out_image_17_V_d0,
        out_image_17_V_address1 => efficient_pad_n_1cha_U0_out_image_17_V_address1,
        out_image_17_V_ce1 => efficient_pad_n_1cha_U0_out_image_17_V_ce1,
        out_image_17_V_we1 => efficient_pad_n_1cha_U0_out_image_17_V_we1,
        out_image_17_V_d1 => efficient_pad_n_1cha_U0_out_image_17_V_d1,
        out_image_18_V_address0 => efficient_pad_n_1cha_U0_out_image_18_V_address0,
        out_image_18_V_ce0 => efficient_pad_n_1cha_U0_out_image_18_V_ce0,
        out_image_18_V_we0 => efficient_pad_n_1cha_U0_out_image_18_V_we0,
        out_image_18_V_d0 => efficient_pad_n_1cha_U0_out_image_18_V_d0,
        out_image_18_V_address1 => efficient_pad_n_1cha_U0_out_image_18_V_address1,
        out_image_18_V_ce1 => efficient_pad_n_1cha_U0_out_image_18_V_ce1,
        out_image_18_V_we1 => efficient_pad_n_1cha_U0_out_image_18_V_we1,
        out_image_18_V_d1 => efficient_pad_n_1cha_U0_out_image_18_V_d1,
        out_image_19_V_address0 => efficient_pad_n_1cha_U0_out_image_19_V_address0,
        out_image_19_V_ce0 => efficient_pad_n_1cha_U0_out_image_19_V_ce0,
        out_image_19_V_we0 => efficient_pad_n_1cha_U0_out_image_19_V_we0,
        out_image_19_V_d0 => efficient_pad_n_1cha_U0_out_image_19_V_d0,
        out_image_19_V_address1 => efficient_pad_n_1cha_U0_out_image_19_V_address1,
        out_image_19_V_ce1 => efficient_pad_n_1cha_U0_out_image_19_V_ce1,
        out_image_19_V_we1 => efficient_pad_n_1cha_U0_out_image_19_V_we1,
        out_image_19_V_d1 => efficient_pad_n_1cha_U0_out_image_19_V_d1,
        out_image_20_V_address0 => efficient_pad_n_1cha_U0_out_image_20_V_address0,
        out_image_20_V_ce0 => efficient_pad_n_1cha_U0_out_image_20_V_ce0,
        out_image_20_V_we0 => efficient_pad_n_1cha_U0_out_image_20_V_we0,
        out_image_20_V_d0 => efficient_pad_n_1cha_U0_out_image_20_V_d0,
        out_image_20_V_address1 => efficient_pad_n_1cha_U0_out_image_20_V_address1,
        out_image_20_V_ce1 => efficient_pad_n_1cha_U0_out_image_20_V_ce1,
        out_image_20_V_we1 => efficient_pad_n_1cha_U0_out_image_20_V_we1,
        out_image_20_V_d1 => efficient_pad_n_1cha_U0_out_image_20_V_d1,
        out_image_21_V_address0 => efficient_pad_n_1cha_U0_out_image_21_V_address0,
        out_image_21_V_ce0 => efficient_pad_n_1cha_U0_out_image_21_V_ce0,
        out_image_21_V_we0 => efficient_pad_n_1cha_U0_out_image_21_V_we0,
        out_image_21_V_d0 => efficient_pad_n_1cha_U0_out_image_21_V_d0,
        out_image_21_V_address1 => efficient_pad_n_1cha_U0_out_image_21_V_address1,
        out_image_21_V_ce1 => efficient_pad_n_1cha_U0_out_image_21_V_ce1,
        out_image_21_V_we1 => efficient_pad_n_1cha_U0_out_image_21_V_we1,
        out_image_21_V_d1 => efficient_pad_n_1cha_U0_out_image_21_V_d1,
        out_image_22_V_address0 => efficient_pad_n_1cha_U0_out_image_22_V_address0,
        out_image_22_V_ce0 => efficient_pad_n_1cha_U0_out_image_22_V_ce0,
        out_image_22_V_we0 => efficient_pad_n_1cha_U0_out_image_22_V_we0,
        out_image_22_V_d0 => efficient_pad_n_1cha_U0_out_image_22_V_d0,
        out_image_22_V_address1 => efficient_pad_n_1cha_U0_out_image_22_V_address1,
        out_image_22_V_ce1 => efficient_pad_n_1cha_U0_out_image_22_V_ce1,
        out_image_22_V_we1 => efficient_pad_n_1cha_U0_out_image_22_V_we1,
        out_image_22_V_d1 => efficient_pad_n_1cha_U0_out_image_22_V_d1,
        out_image_23_V_address0 => efficient_pad_n_1cha_U0_out_image_23_V_address0,
        out_image_23_V_ce0 => efficient_pad_n_1cha_U0_out_image_23_V_ce0,
        out_image_23_V_we0 => efficient_pad_n_1cha_U0_out_image_23_V_we0,
        out_image_23_V_d0 => efficient_pad_n_1cha_U0_out_image_23_V_d0,
        out_image_23_V_address1 => efficient_pad_n_1cha_U0_out_image_23_V_address1,
        out_image_23_V_ce1 => efficient_pad_n_1cha_U0_out_image_23_V_ce1,
        out_image_23_V_we1 => efficient_pad_n_1cha_U0_out_image_23_V_we1,
        out_image_23_V_d1 => efficient_pad_n_1cha_U0_out_image_23_V_d1,
        out_image_24_V_address0 => efficient_pad_n_1cha_U0_out_image_24_V_address0,
        out_image_24_V_ce0 => efficient_pad_n_1cha_U0_out_image_24_V_ce0,
        out_image_24_V_we0 => efficient_pad_n_1cha_U0_out_image_24_V_we0,
        out_image_24_V_d0 => efficient_pad_n_1cha_U0_out_image_24_V_d0,
        out_image_24_V_address1 => efficient_pad_n_1cha_U0_out_image_24_V_address1,
        out_image_24_V_ce1 => efficient_pad_n_1cha_U0_out_image_24_V_ce1,
        out_image_24_V_we1 => efficient_pad_n_1cha_U0_out_image_24_V_we1,
        out_image_24_V_d1 => efficient_pad_n_1cha_U0_out_image_24_V_d1,
        out_image_25_V_address0 => efficient_pad_n_1cha_U0_out_image_25_V_address0,
        out_image_25_V_ce0 => efficient_pad_n_1cha_U0_out_image_25_V_ce0,
        out_image_25_V_we0 => efficient_pad_n_1cha_U0_out_image_25_V_we0,
        out_image_25_V_d0 => efficient_pad_n_1cha_U0_out_image_25_V_d0,
        out_image_25_V_address1 => efficient_pad_n_1cha_U0_out_image_25_V_address1,
        out_image_25_V_ce1 => efficient_pad_n_1cha_U0_out_image_25_V_ce1,
        out_image_25_V_we1 => efficient_pad_n_1cha_U0_out_image_25_V_we1,
        out_image_25_V_d1 => efficient_pad_n_1cha_U0_out_image_25_V_d1,
        out_image_26_V_address0 => efficient_pad_n_1cha_U0_out_image_26_V_address0,
        out_image_26_V_ce0 => efficient_pad_n_1cha_U0_out_image_26_V_ce0,
        out_image_26_V_we0 => efficient_pad_n_1cha_U0_out_image_26_V_we0,
        out_image_26_V_d0 => efficient_pad_n_1cha_U0_out_image_26_V_d0,
        out_image_26_V_address1 => efficient_pad_n_1cha_U0_out_image_26_V_address1,
        out_image_26_V_ce1 => efficient_pad_n_1cha_U0_out_image_26_V_ce1,
        out_image_26_V_we1 => efficient_pad_n_1cha_U0_out_image_26_V_we1,
        out_image_26_V_d1 => efficient_pad_n_1cha_U0_out_image_26_V_d1,
        out_image_27_V_address0 => efficient_pad_n_1cha_U0_out_image_27_V_address0,
        out_image_27_V_ce0 => efficient_pad_n_1cha_U0_out_image_27_V_ce0,
        out_image_27_V_we0 => efficient_pad_n_1cha_U0_out_image_27_V_we0,
        out_image_27_V_d0 => efficient_pad_n_1cha_U0_out_image_27_V_d0,
        out_image_27_V_address1 => efficient_pad_n_1cha_U0_out_image_27_V_address1,
        out_image_27_V_ce1 => efficient_pad_n_1cha_U0_out_image_27_V_ce1,
        out_image_27_V_we1 => efficient_pad_n_1cha_U0_out_image_27_V_we1,
        out_image_27_V_d1 => efficient_pad_n_1cha_U0_out_image_27_V_d1,
        out_image_28_V_address0 => efficient_pad_n_1cha_U0_out_image_28_V_address0,
        out_image_28_V_ce0 => efficient_pad_n_1cha_U0_out_image_28_V_ce0,
        out_image_28_V_we0 => efficient_pad_n_1cha_U0_out_image_28_V_we0,
        out_image_28_V_d0 => efficient_pad_n_1cha_U0_out_image_28_V_d0,
        out_image_28_V_address1 => efficient_pad_n_1cha_U0_out_image_28_V_address1,
        out_image_28_V_ce1 => efficient_pad_n_1cha_U0_out_image_28_V_ce1,
        out_image_28_V_we1 => efficient_pad_n_1cha_U0_out_image_28_V_we1,
        out_image_28_V_d1 => efficient_pad_n_1cha_U0_out_image_28_V_d1,
        out_image_29_V_address0 => efficient_pad_n_1cha_U0_out_image_29_V_address0,
        out_image_29_V_ce0 => efficient_pad_n_1cha_U0_out_image_29_V_ce0,
        out_image_29_V_we0 => efficient_pad_n_1cha_U0_out_image_29_V_we0,
        out_image_29_V_d0 => efficient_pad_n_1cha_U0_out_image_29_V_d0,
        out_image_29_V_address1 => efficient_pad_n_1cha_U0_out_image_29_V_address1,
        out_image_29_V_ce1 => efficient_pad_n_1cha_U0_out_image_29_V_ce1,
        out_image_29_V_we1 => efficient_pad_n_1cha_U0_out_image_29_V_we1,
        out_image_29_V_d1 => efficient_pad_n_1cha_U0_out_image_29_V_d1);

    resample_U0 : component resample
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => resample_U0_ap_start,
        ap_done => resample_U0_ap_done,
        ap_continue => resample_U0_ap_continue,
        ap_idle => resample_U0_ap_idle,
        ap_ready => resample_U0_ap_ready,
        square_image_0_V_address0 => resample_U0_square_image_0_V_address0,
        square_image_0_V_ce0 => resample_U0_square_image_0_V_ce0,
        square_image_0_V_q0 => padded_0_V_t_q0,
        square_image_0_V_address1 => resample_U0_square_image_0_V_address1,
        square_image_0_V_ce1 => resample_U0_square_image_0_V_ce1,
        square_image_0_V_q1 => padded_0_V_t_q1,
        square_image_1_V_address0 => resample_U0_square_image_1_V_address0,
        square_image_1_V_ce0 => resample_U0_square_image_1_V_ce0,
        square_image_1_V_q0 => padded_1_V_t_q0,
        square_image_1_V_address1 => resample_U0_square_image_1_V_address1,
        square_image_1_V_ce1 => resample_U0_square_image_1_V_ce1,
        square_image_1_V_q1 => padded_1_V_t_q1,
        square_image_2_V_address0 => resample_U0_square_image_2_V_address0,
        square_image_2_V_ce0 => resample_U0_square_image_2_V_ce0,
        square_image_2_V_q0 => padded_2_V_t_q0,
        square_image_2_V_address1 => resample_U0_square_image_2_V_address1,
        square_image_2_V_ce1 => resample_U0_square_image_2_V_ce1,
        square_image_2_V_q1 => padded_2_V_t_q1,
        square_image_3_V_address0 => resample_U0_square_image_3_V_address0,
        square_image_3_V_ce0 => resample_U0_square_image_3_V_ce0,
        square_image_3_V_q0 => padded_3_V_t_q0,
        square_image_3_V_address1 => resample_U0_square_image_3_V_address1,
        square_image_3_V_ce1 => resample_U0_square_image_3_V_ce1,
        square_image_3_V_q1 => padded_3_V_t_q1,
        square_image_4_V_address0 => resample_U0_square_image_4_V_address0,
        square_image_4_V_ce0 => resample_U0_square_image_4_V_ce0,
        square_image_4_V_q0 => padded_4_V_t_q0,
        square_image_4_V_address1 => resample_U0_square_image_4_V_address1,
        square_image_4_V_ce1 => resample_U0_square_image_4_V_ce1,
        square_image_4_V_q1 => padded_4_V_t_q1,
        square_image_5_V_address0 => resample_U0_square_image_5_V_address0,
        square_image_5_V_ce0 => resample_U0_square_image_5_V_ce0,
        square_image_5_V_q0 => padded_5_V_t_q0,
        square_image_5_V_address1 => resample_U0_square_image_5_V_address1,
        square_image_5_V_ce1 => resample_U0_square_image_5_V_ce1,
        square_image_5_V_q1 => padded_5_V_t_q1,
        square_image_6_V_address0 => resample_U0_square_image_6_V_address0,
        square_image_6_V_ce0 => resample_U0_square_image_6_V_ce0,
        square_image_6_V_q0 => padded_6_V_t_q0,
        square_image_6_V_address1 => resample_U0_square_image_6_V_address1,
        square_image_6_V_ce1 => resample_U0_square_image_6_V_ce1,
        square_image_6_V_q1 => padded_6_V_t_q1,
        square_image_7_V_address0 => resample_U0_square_image_7_V_address0,
        square_image_7_V_ce0 => resample_U0_square_image_7_V_ce0,
        square_image_7_V_q0 => padded_7_V_t_q0,
        square_image_7_V_address1 => resample_U0_square_image_7_V_address1,
        square_image_7_V_ce1 => resample_U0_square_image_7_V_ce1,
        square_image_7_V_q1 => padded_7_V_t_q1,
        square_image_8_V_address0 => resample_U0_square_image_8_V_address0,
        square_image_8_V_ce0 => resample_U0_square_image_8_V_ce0,
        square_image_8_V_q0 => padded_8_V_t_q0,
        square_image_8_V_address1 => resample_U0_square_image_8_V_address1,
        square_image_8_V_ce1 => resample_U0_square_image_8_V_ce1,
        square_image_8_V_q1 => padded_8_V_t_q1,
        square_image_9_V_address0 => resample_U0_square_image_9_V_address0,
        square_image_9_V_ce0 => resample_U0_square_image_9_V_ce0,
        square_image_9_V_q0 => padded_9_V_t_q0,
        square_image_9_V_address1 => resample_U0_square_image_9_V_address1,
        square_image_9_V_ce1 => resample_U0_square_image_9_V_ce1,
        square_image_9_V_q1 => padded_9_V_t_q1,
        square_image_10_V_address0 => resample_U0_square_image_10_V_address0,
        square_image_10_V_ce0 => resample_U0_square_image_10_V_ce0,
        square_image_10_V_q0 => padded_10_V_t_q0,
        square_image_10_V_address1 => resample_U0_square_image_10_V_address1,
        square_image_10_V_ce1 => resample_U0_square_image_10_V_ce1,
        square_image_10_V_q1 => padded_10_V_t_q1,
        square_image_11_V_address0 => resample_U0_square_image_11_V_address0,
        square_image_11_V_ce0 => resample_U0_square_image_11_V_ce0,
        square_image_11_V_q0 => padded_11_V_t_q0,
        square_image_11_V_address1 => resample_U0_square_image_11_V_address1,
        square_image_11_V_ce1 => resample_U0_square_image_11_V_ce1,
        square_image_11_V_q1 => padded_11_V_t_q1,
        square_image_12_V_address0 => resample_U0_square_image_12_V_address0,
        square_image_12_V_ce0 => resample_U0_square_image_12_V_ce0,
        square_image_12_V_q0 => padded_12_V_t_q0,
        square_image_12_V_address1 => resample_U0_square_image_12_V_address1,
        square_image_12_V_ce1 => resample_U0_square_image_12_V_ce1,
        square_image_12_V_q1 => padded_12_V_t_q1,
        square_image_13_V_address0 => resample_U0_square_image_13_V_address0,
        square_image_13_V_ce0 => resample_U0_square_image_13_V_ce0,
        square_image_13_V_q0 => padded_13_V_t_q0,
        square_image_13_V_address1 => resample_U0_square_image_13_V_address1,
        square_image_13_V_ce1 => resample_U0_square_image_13_V_ce1,
        square_image_13_V_q1 => padded_13_V_t_q1,
        square_image_14_V_address0 => resample_U0_square_image_14_V_address0,
        square_image_14_V_ce0 => resample_U0_square_image_14_V_ce0,
        square_image_14_V_q0 => padded_14_V_t_q0,
        square_image_14_V_address1 => resample_U0_square_image_14_V_address1,
        square_image_14_V_ce1 => resample_U0_square_image_14_V_ce1,
        square_image_14_V_q1 => padded_14_V_t_q1,
        square_image_15_V_address0 => resample_U0_square_image_15_V_address0,
        square_image_15_V_ce0 => resample_U0_square_image_15_V_ce0,
        square_image_15_V_q0 => padded_15_V_t_q0,
        square_image_15_V_address1 => resample_U0_square_image_15_V_address1,
        square_image_15_V_ce1 => resample_U0_square_image_15_V_ce1,
        square_image_15_V_q1 => padded_15_V_t_q1,
        square_image_16_V_address0 => resample_U0_square_image_16_V_address0,
        square_image_16_V_ce0 => resample_U0_square_image_16_V_ce0,
        square_image_16_V_q0 => padded_16_V_t_q0,
        square_image_16_V_address1 => resample_U0_square_image_16_V_address1,
        square_image_16_V_ce1 => resample_U0_square_image_16_V_ce1,
        square_image_16_V_q1 => padded_16_V_t_q1,
        square_image_17_V_address0 => resample_U0_square_image_17_V_address0,
        square_image_17_V_ce0 => resample_U0_square_image_17_V_ce0,
        square_image_17_V_q0 => padded_17_V_t_q0,
        square_image_17_V_address1 => resample_U0_square_image_17_V_address1,
        square_image_17_V_ce1 => resample_U0_square_image_17_V_ce1,
        square_image_17_V_q1 => padded_17_V_t_q1,
        square_image_18_V_address0 => resample_U0_square_image_18_V_address0,
        square_image_18_V_ce0 => resample_U0_square_image_18_V_ce0,
        square_image_18_V_q0 => padded_18_V_t_q0,
        square_image_18_V_address1 => resample_U0_square_image_18_V_address1,
        square_image_18_V_ce1 => resample_U0_square_image_18_V_ce1,
        square_image_18_V_q1 => padded_18_V_t_q1,
        square_image_19_V_address0 => resample_U0_square_image_19_V_address0,
        square_image_19_V_ce0 => resample_U0_square_image_19_V_ce0,
        square_image_19_V_q0 => padded_19_V_t_q0,
        square_image_19_V_address1 => resample_U0_square_image_19_V_address1,
        square_image_19_V_ce1 => resample_U0_square_image_19_V_ce1,
        square_image_19_V_q1 => padded_19_V_t_q1,
        square_image_20_V_address0 => resample_U0_square_image_20_V_address0,
        square_image_20_V_ce0 => resample_U0_square_image_20_V_ce0,
        square_image_20_V_q0 => padded_20_V_t_q0,
        square_image_20_V_address1 => resample_U0_square_image_20_V_address1,
        square_image_20_V_ce1 => resample_U0_square_image_20_V_ce1,
        square_image_20_V_q1 => padded_20_V_t_q1,
        square_image_21_V_address0 => resample_U0_square_image_21_V_address0,
        square_image_21_V_ce0 => resample_U0_square_image_21_V_ce0,
        square_image_21_V_q0 => padded_21_V_t_q0,
        square_image_21_V_address1 => resample_U0_square_image_21_V_address1,
        square_image_21_V_ce1 => resample_U0_square_image_21_V_ce1,
        square_image_21_V_q1 => padded_21_V_t_q1,
        square_image_22_V_address0 => resample_U0_square_image_22_V_address0,
        square_image_22_V_ce0 => resample_U0_square_image_22_V_ce0,
        square_image_22_V_q0 => padded_22_V_t_q0,
        square_image_22_V_address1 => resample_U0_square_image_22_V_address1,
        square_image_22_V_ce1 => resample_U0_square_image_22_V_ce1,
        square_image_22_V_q1 => padded_22_V_t_q1,
        square_image_23_V_address0 => resample_U0_square_image_23_V_address0,
        square_image_23_V_ce0 => resample_U0_square_image_23_V_ce0,
        square_image_23_V_q0 => padded_23_V_t_q0,
        square_image_23_V_address1 => resample_U0_square_image_23_V_address1,
        square_image_23_V_ce1 => resample_U0_square_image_23_V_ce1,
        square_image_23_V_q1 => padded_23_V_t_q1,
        square_image_24_V_address0 => resample_U0_square_image_24_V_address0,
        square_image_24_V_ce0 => resample_U0_square_image_24_V_ce0,
        square_image_24_V_q0 => padded_24_V_t_q0,
        square_image_24_V_address1 => resample_U0_square_image_24_V_address1,
        square_image_24_V_ce1 => resample_U0_square_image_24_V_ce1,
        square_image_24_V_q1 => padded_24_V_t_q1,
        square_image_25_V_address0 => resample_U0_square_image_25_V_address0,
        square_image_25_V_ce0 => resample_U0_square_image_25_V_ce0,
        square_image_25_V_q0 => padded_25_V_t_q0,
        square_image_25_V_address1 => resample_U0_square_image_25_V_address1,
        square_image_25_V_ce1 => resample_U0_square_image_25_V_ce1,
        square_image_25_V_q1 => padded_25_V_t_q1,
        square_image_26_V_address0 => resample_U0_square_image_26_V_address0,
        square_image_26_V_ce0 => resample_U0_square_image_26_V_ce0,
        square_image_26_V_q0 => padded_26_V_t_q0,
        square_image_26_V_address1 => resample_U0_square_image_26_V_address1,
        square_image_26_V_ce1 => resample_U0_square_image_26_V_ce1,
        square_image_26_V_q1 => padded_26_V_t_q1,
        square_image_27_V_address0 => resample_U0_square_image_27_V_address0,
        square_image_27_V_ce0 => resample_U0_square_image_27_V_ce0,
        square_image_27_V_q0 => padded_27_V_t_q0,
        square_image_27_V_address1 => resample_U0_square_image_27_V_address1,
        square_image_27_V_ce1 => resample_U0_square_image_27_V_ce1,
        square_image_27_V_q1 => padded_27_V_t_q1,
        square_image_28_V_address0 => resample_U0_square_image_28_V_address0,
        square_image_28_V_ce0 => resample_U0_square_image_28_V_ce0,
        square_image_28_V_q0 => padded_28_V_t_q0,
        square_image_28_V_address1 => resample_U0_square_image_28_V_address1,
        square_image_28_V_ce1 => resample_U0_square_image_28_V_ce1,
        square_image_28_V_q1 => padded_28_V_t_q1,
        square_image_29_V_address0 => resample_U0_square_image_29_V_address0,
        square_image_29_V_ce0 => resample_U0_square_image_29_V_ce0,
        square_image_29_V_q0 => padded_29_V_t_q0,
        square_image_29_V_address1 => resample_U0_square_image_29_V_address1,
        square_image_29_V_ce1 => resample_U0_square_image_29_V_ce1,
        square_image_29_V_q1 => padded_29_V_t_q1,
        resampled_0_0_V_address0 => resample_U0_resampled_0_0_V_address0,
        resampled_0_0_V_ce0 => resample_U0_resampled_0_0_V_ce0,
        resampled_0_0_V_we0 => resample_U0_resampled_0_0_V_we0,
        resampled_0_0_V_d0 => resample_U0_resampled_0_0_V_d0,
        resampled_0_1_V_address0 => resample_U0_resampled_0_1_V_address0,
        resampled_0_1_V_ce0 => resample_U0_resampled_0_1_V_ce0,
        resampled_0_1_V_we0 => resample_U0_resampled_0_1_V_we0,
        resampled_0_1_V_d0 => resample_U0_resampled_0_1_V_d0,
        resampled_0_2_V_address0 => resample_U0_resampled_0_2_V_address0,
        resampled_0_2_V_ce0 => resample_U0_resampled_0_2_V_ce0,
        resampled_0_2_V_we0 => resample_U0_resampled_0_2_V_we0,
        resampled_0_2_V_d0 => resample_U0_resampled_0_2_V_d0,
        resampled_1_0_V_address0 => resample_U0_resampled_1_0_V_address0,
        resampled_1_0_V_ce0 => resample_U0_resampled_1_0_V_ce0,
        resampled_1_0_V_we0 => resample_U0_resampled_1_0_V_we0,
        resampled_1_0_V_d0 => resample_U0_resampled_1_0_V_d0,
        resampled_1_1_V_address0 => resample_U0_resampled_1_1_V_address0,
        resampled_1_1_V_ce0 => resample_U0_resampled_1_1_V_ce0,
        resampled_1_1_V_we0 => resample_U0_resampled_1_1_V_we0,
        resampled_1_1_V_d0 => resample_U0_resampled_1_1_V_d0,
        resampled_1_2_V_address0 => resample_U0_resampled_1_2_V_address0,
        resampled_1_2_V_ce0 => resample_U0_resampled_1_2_V_ce0,
        resampled_1_2_V_we0 => resample_U0_resampled_1_2_V_we0,
        resampled_1_2_V_d0 => resample_U0_resampled_1_2_V_d0,
        resampled_2_0_V_address0 => resample_U0_resampled_2_0_V_address0,
        resampled_2_0_V_ce0 => resample_U0_resampled_2_0_V_ce0,
        resampled_2_0_V_we0 => resample_U0_resampled_2_0_V_we0,
        resampled_2_0_V_d0 => resample_U0_resampled_2_0_V_d0,
        resampled_2_1_V_address0 => resample_U0_resampled_2_1_V_address0,
        resampled_2_1_V_ce0 => resample_U0_resampled_2_1_V_ce0,
        resampled_2_1_V_we0 => resample_U0_resampled_2_1_V_we0,
        resampled_2_1_V_d0 => resample_U0_resampled_2_1_V_d0,
        resampled_2_2_V_address0 => resample_U0_resampled_2_2_V_address0,
        resampled_2_2_V_ce0 => resample_U0_resampled_2_2_V_ce0,
        resampled_2_2_V_we0 => resample_U0_resampled_2_2_V_we0,
        resampled_2_2_V_d0 => resample_U0_resampled_2_2_V_d0);

    conv2d_3x3_1chan_rev_U0 : component conv2d_3x3_1chan_rev
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv2d_3x3_1chan_rev_U0_ap_start,
        ap_done => conv2d_3x3_1chan_rev_U0_ap_done,
        ap_continue => conv2d_3x3_1chan_rev_U0_ap_continue,
        ap_idle => conv2d_3x3_1chan_rev_U0_ap_idle,
        ap_ready => conv2d_3x3_1chan_rev_U0_ap_ready,
        in_image_0_0_V_address0 => conv2d_3x3_1chan_rev_U0_in_image_0_0_V_address0,
        in_image_0_0_V_ce0 => conv2d_3x3_1chan_rev_U0_in_image_0_0_V_ce0,
        in_image_0_0_V_q0 => resampled_0_0_V_t_q0,
        in_image_0_1_V_address0 => conv2d_3x3_1chan_rev_U0_in_image_0_1_V_address0,
        in_image_0_1_V_ce0 => conv2d_3x3_1chan_rev_U0_in_image_0_1_V_ce0,
        in_image_0_1_V_q0 => resampled_0_1_V_t_q0,
        in_image_0_2_V_address0 => conv2d_3x3_1chan_rev_U0_in_image_0_2_V_address0,
        in_image_0_2_V_ce0 => conv2d_3x3_1chan_rev_U0_in_image_0_2_V_ce0,
        in_image_0_2_V_q0 => resampled_0_2_V_t_q0,
        in_image_1_0_V_address0 => conv2d_3x3_1chan_rev_U0_in_image_1_0_V_address0,
        in_image_1_0_V_ce0 => conv2d_3x3_1chan_rev_U0_in_image_1_0_V_ce0,
        in_image_1_0_V_q0 => resampled_1_0_V_t_q0,
        in_image_1_1_V_address0 => conv2d_3x3_1chan_rev_U0_in_image_1_1_V_address0,
        in_image_1_1_V_ce0 => conv2d_3x3_1chan_rev_U0_in_image_1_1_V_ce0,
        in_image_1_1_V_q0 => resampled_1_1_V_t_q0,
        in_image_1_2_V_address0 => conv2d_3x3_1chan_rev_U0_in_image_1_2_V_address0,
        in_image_1_2_V_ce0 => conv2d_3x3_1chan_rev_U0_in_image_1_2_V_ce0,
        in_image_1_2_V_q0 => resampled_1_2_V_t_q0,
        in_image_2_0_V_address0 => conv2d_3x3_1chan_rev_U0_in_image_2_0_V_address0,
        in_image_2_0_V_ce0 => conv2d_3x3_1chan_rev_U0_in_image_2_0_V_ce0,
        in_image_2_0_V_q0 => resampled_2_0_V_t_q0,
        in_image_2_1_V_address0 => conv2d_3x3_1chan_rev_U0_in_image_2_1_V_address0,
        in_image_2_1_V_ce0 => conv2d_3x3_1chan_rev_U0_in_image_2_1_V_ce0,
        in_image_2_1_V_q0 => resampled_2_1_V_t_q0,
        in_image_2_2_V_address0 => conv2d_3x3_1chan_rev_U0_in_image_2_2_V_address0,
        in_image_2_2_V_ce0 => conv2d_3x3_1chan_rev_U0_in_image_2_2_V_ce0,
        in_image_2_2_V_q0 => resampled_2_2_V_t_q0,
        kernel_0_V => conv_kernel_L1_0_V,
        kernel_1_V => conv_kernel_L1_1_V,
        kernel_2_V => conv_kernel_L1_2_V,
        kernel_3_V => conv_kernel_L1_3_V,
        kernel_4_V => conv_kernel_L1_4_V,
        kernel_5_V => conv_kernel_L1_5_V,
        kernel_6_V => conv_kernel_L1_6_V,
        kernel_7_V => conv_kernel_L1_7_V,
        kernel_8_V => conv_kernel_L1_8_V,
        bias_V => conv_bias_L1_V,
        out_image_0_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_0_V_address0,
        out_image_0_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_0_V_ce0,
        out_image_0_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_0_V_we0,
        out_image_0_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_0_V_d0,
        out_image_1_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_1_V_address0,
        out_image_1_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_1_V_ce0,
        out_image_1_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_1_V_we0,
        out_image_1_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_1_V_d0,
        out_image_2_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_2_V_address0,
        out_image_2_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_2_V_ce0,
        out_image_2_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_2_V_we0,
        out_image_2_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_2_V_d0,
        out_image_3_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_3_V_address0,
        out_image_3_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_3_V_ce0,
        out_image_3_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_3_V_we0,
        out_image_3_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_3_V_d0,
        out_image_4_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_4_V_address0,
        out_image_4_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_4_V_ce0,
        out_image_4_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_4_V_we0,
        out_image_4_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_4_V_d0,
        out_image_5_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_5_V_address0,
        out_image_5_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_5_V_ce0,
        out_image_5_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_5_V_we0,
        out_image_5_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_5_V_d0,
        out_image_6_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_6_V_address0,
        out_image_6_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_6_V_ce0,
        out_image_6_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_6_V_we0,
        out_image_6_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_6_V_d0,
        out_image_7_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_7_V_address0,
        out_image_7_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_7_V_ce0,
        out_image_7_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_7_V_we0,
        out_image_7_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_7_V_d0,
        out_image_8_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_8_V_address0,
        out_image_8_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_8_V_ce0,
        out_image_8_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_8_V_we0,
        out_image_8_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_8_V_d0,
        out_image_9_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_9_V_address0,
        out_image_9_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_9_V_ce0,
        out_image_9_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_9_V_we0,
        out_image_9_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_9_V_d0,
        out_image_10_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_10_V_address0,
        out_image_10_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_10_V_ce0,
        out_image_10_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_10_V_we0,
        out_image_10_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_10_V_d0,
        out_image_11_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_11_V_address0,
        out_image_11_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_11_V_ce0,
        out_image_11_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_11_V_we0,
        out_image_11_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_11_V_d0,
        out_image_12_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_12_V_address0,
        out_image_12_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_12_V_ce0,
        out_image_12_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_12_V_we0,
        out_image_12_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_12_V_d0,
        out_image_13_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_13_V_address0,
        out_image_13_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_13_V_ce0,
        out_image_13_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_13_V_we0,
        out_image_13_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_13_V_d0,
        out_image_14_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_14_V_address0,
        out_image_14_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_14_V_ce0,
        out_image_14_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_14_V_we0,
        out_image_14_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_14_V_d0,
        out_image_15_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_15_V_address0,
        out_image_15_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_15_V_ce0,
        out_image_15_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_15_V_we0,
        out_image_15_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_15_V_d0,
        out_image_16_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_16_V_address0,
        out_image_16_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_16_V_ce0,
        out_image_16_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_16_V_we0,
        out_image_16_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_16_V_d0,
        out_image_17_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_17_V_address0,
        out_image_17_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_17_V_ce0,
        out_image_17_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_17_V_we0,
        out_image_17_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_17_V_d0,
        out_image_18_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_18_V_address0,
        out_image_18_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_18_V_ce0,
        out_image_18_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_18_V_we0,
        out_image_18_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_18_V_d0,
        out_image_19_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_19_V_address0,
        out_image_19_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_19_V_ce0,
        out_image_19_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_19_V_we0,
        out_image_19_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_19_V_d0,
        out_image_20_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_20_V_address0,
        out_image_20_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_20_V_ce0,
        out_image_20_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_20_V_we0,
        out_image_20_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_20_V_d0,
        out_image_21_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_21_V_address0,
        out_image_21_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_21_V_ce0,
        out_image_21_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_21_V_we0,
        out_image_21_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_21_V_d0,
        out_image_22_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_22_V_address0,
        out_image_22_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_22_V_ce0,
        out_image_22_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_22_V_we0,
        out_image_22_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_22_V_d0,
        out_image_23_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_23_V_address0,
        out_image_23_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_23_V_ce0,
        out_image_23_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_23_V_we0,
        out_image_23_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_23_V_d0,
        out_image_24_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_24_V_address0,
        out_image_24_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_24_V_ce0,
        out_image_24_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_24_V_we0,
        out_image_24_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_24_V_d0,
        out_image_25_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_25_V_address0,
        out_image_25_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_25_V_ce0,
        out_image_25_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_25_V_we0,
        out_image_25_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_25_V_d0,
        out_image_26_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_26_V_address0,
        out_image_26_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_26_V_ce0,
        out_image_26_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_26_V_we0,
        out_image_26_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_26_V_d0,
        out_image_27_V_address0 => conv2d_3x3_1chan_rev_U0_out_image_27_V_address0,
        out_image_27_V_ce0 => conv2d_3x3_1chan_rev_U0_out_image_27_V_ce0,
        out_image_27_V_we0 => conv2d_3x3_1chan_rev_U0_out_image_27_V_we0,
        out_image_27_V_d0 => conv2d_3x3_1chan_rev_U0_out_image_27_V_d0);

    batch_norm_U0 : component batch_norm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => batch_norm_U0_ap_start,
        ap_done => batch_norm_U0_ap_done,
        ap_continue => batch_norm_U0_ap_continue,
        ap_idle => batch_norm_U0_ap_idle,
        ap_ready => batch_norm_U0_ap_ready,
        in_image_0_V_address0 => batch_norm_U0_in_image_0_V_address0,
        in_image_0_V_ce0 => batch_norm_U0_in_image_0_V_ce0,
        in_image_0_V_q0 => conv_0_V_t_q0,
        in_image_1_V_address0 => batch_norm_U0_in_image_1_V_address0,
        in_image_1_V_ce0 => batch_norm_U0_in_image_1_V_ce0,
        in_image_1_V_q0 => conv_1_V_t_q0,
        in_image_2_V_address0 => batch_norm_U0_in_image_2_V_address0,
        in_image_2_V_ce0 => batch_norm_U0_in_image_2_V_ce0,
        in_image_2_V_q0 => conv_2_V_t_q0,
        in_image_3_V_address0 => batch_norm_U0_in_image_3_V_address0,
        in_image_3_V_ce0 => batch_norm_U0_in_image_3_V_ce0,
        in_image_3_V_q0 => conv_3_V_t_q0,
        in_image_4_V_address0 => batch_norm_U0_in_image_4_V_address0,
        in_image_4_V_ce0 => batch_norm_U0_in_image_4_V_ce0,
        in_image_4_V_q0 => conv_4_V_t_q0,
        in_image_5_V_address0 => batch_norm_U0_in_image_5_V_address0,
        in_image_5_V_ce0 => batch_norm_U0_in_image_5_V_ce0,
        in_image_5_V_q0 => conv_5_V_t_q0,
        in_image_6_V_address0 => batch_norm_U0_in_image_6_V_address0,
        in_image_6_V_ce0 => batch_norm_U0_in_image_6_V_ce0,
        in_image_6_V_q0 => conv_6_V_t_q0,
        in_image_7_V_address0 => batch_norm_U0_in_image_7_V_address0,
        in_image_7_V_ce0 => batch_norm_U0_in_image_7_V_ce0,
        in_image_7_V_q0 => conv_7_V_t_q0,
        in_image_8_V_address0 => batch_norm_U0_in_image_8_V_address0,
        in_image_8_V_ce0 => batch_norm_U0_in_image_8_V_ce0,
        in_image_8_V_q0 => conv_8_V_t_q0,
        in_image_9_V_address0 => batch_norm_U0_in_image_9_V_address0,
        in_image_9_V_ce0 => batch_norm_U0_in_image_9_V_ce0,
        in_image_9_V_q0 => conv_9_V_t_q0,
        in_image_10_V_address0 => batch_norm_U0_in_image_10_V_address0,
        in_image_10_V_ce0 => batch_norm_U0_in_image_10_V_ce0,
        in_image_10_V_q0 => conv_10_V_t_q0,
        in_image_11_V_address0 => batch_norm_U0_in_image_11_V_address0,
        in_image_11_V_ce0 => batch_norm_U0_in_image_11_V_ce0,
        in_image_11_V_q0 => conv_11_V_t_q0,
        in_image_12_V_address0 => batch_norm_U0_in_image_12_V_address0,
        in_image_12_V_ce0 => batch_norm_U0_in_image_12_V_ce0,
        in_image_12_V_q0 => conv_12_V_t_q0,
        in_image_13_V_address0 => batch_norm_U0_in_image_13_V_address0,
        in_image_13_V_ce0 => batch_norm_U0_in_image_13_V_ce0,
        in_image_13_V_q0 => conv_13_V_t_q0,
        in_image_14_V_address0 => batch_norm_U0_in_image_14_V_address0,
        in_image_14_V_ce0 => batch_norm_U0_in_image_14_V_ce0,
        in_image_14_V_q0 => conv_14_V_t_q0,
        in_image_15_V_address0 => batch_norm_U0_in_image_15_V_address0,
        in_image_15_V_ce0 => batch_norm_U0_in_image_15_V_ce0,
        in_image_15_V_q0 => conv_15_V_t_q0,
        in_image_16_V_address0 => batch_norm_U0_in_image_16_V_address0,
        in_image_16_V_ce0 => batch_norm_U0_in_image_16_V_ce0,
        in_image_16_V_q0 => conv_16_V_t_q0,
        in_image_17_V_address0 => batch_norm_U0_in_image_17_V_address0,
        in_image_17_V_ce0 => batch_norm_U0_in_image_17_V_ce0,
        in_image_17_V_q0 => conv_17_V_t_q0,
        in_image_18_V_address0 => batch_norm_U0_in_image_18_V_address0,
        in_image_18_V_ce0 => batch_norm_U0_in_image_18_V_ce0,
        in_image_18_V_q0 => conv_18_V_t_q0,
        in_image_19_V_address0 => batch_norm_U0_in_image_19_V_address0,
        in_image_19_V_ce0 => batch_norm_U0_in_image_19_V_ce0,
        in_image_19_V_q0 => conv_19_V_t_q0,
        in_image_20_V_address0 => batch_norm_U0_in_image_20_V_address0,
        in_image_20_V_ce0 => batch_norm_U0_in_image_20_V_ce0,
        in_image_20_V_q0 => conv_20_V_t_q0,
        in_image_21_V_address0 => batch_norm_U0_in_image_21_V_address0,
        in_image_21_V_ce0 => batch_norm_U0_in_image_21_V_ce0,
        in_image_21_V_q0 => conv_21_V_t_q0,
        in_image_22_V_address0 => batch_norm_U0_in_image_22_V_address0,
        in_image_22_V_ce0 => batch_norm_U0_in_image_22_V_ce0,
        in_image_22_V_q0 => conv_22_V_t_q0,
        in_image_23_V_address0 => batch_norm_U0_in_image_23_V_address0,
        in_image_23_V_ce0 => batch_norm_U0_in_image_23_V_ce0,
        in_image_23_V_q0 => conv_23_V_t_q0,
        in_image_24_V_address0 => batch_norm_U0_in_image_24_V_address0,
        in_image_24_V_ce0 => batch_norm_U0_in_image_24_V_ce0,
        in_image_24_V_q0 => conv_24_V_t_q0,
        in_image_25_V_address0 => batch_norm_U0_in_image_25_V_address0,
        in_image_25_V_ce0 => batch_norm_U0_in_image_25_V_ce0,
        in_image_25_V_q0 => conv_25_V_t_q0,
        in_image_26_V_address0 => batch_norm_U0_in_image_26_V_address0,
        in_image_26_V_ce0 => batch_norm_U0_in_image_26_V_ce0,
        in_image_26_V_q0 => conv_26_V_t_q0,
        in_image_27_V_address0 => batch_norm_U0_in_image_27_V_address0,
        in_image_27_V_ce0 => batch_norm_U0_in_image_27_V_ce0,
        in_image_27_V_q0 => conv_27_V_t_q0,
        A_V => a_V,
        B_V => b_V,
        out_image_0_V_address0 => batch_norm_U0_out_image_0_V_address0,
        out_image_0_V_ce0 => batch_norm_U0_out_image_0_V_ce0,
        out_image_0_V_we0 => batch_norm_U0_out_image_0_V_we0,
        out_image_0_V_d0 => batch_norm_U0_out_image_0_V_d0,
        out_image_1_V_address0 => batch_norm_U0_out_image_1_V_address0,
        out_image_1_V_ce0 => batch_norm_U0_out_image_1_V_ce0,
        out_image_1_V_we0 => batch_norm_U0_out_image_1_V_we0,
        out_image_1_V_d0 => batch_norm_U0_out_image_1_V_d0,
        out_image_2_V_address0 => batch_norm_U0_out_image_2_V_address0,
        out_image_2_V_ce0 => batch_norm_U0_out_image_2_V_ce0,
        out_image_2_V_we0 => batch_norm_U0_out_image_2_V_we0,
        out_image_2_V_d0 => batch_norm_U0_out_image_2_V_d0,
        out_image_3_V_address0 => batch_norm_U0_out_image_3_V_address0,
        out_image_3_V_ce0 => batch_norm_U0_out_image_3_V_ce0,
        out_image_3_V_we0 => batch_norm_U0_out_image_3_V_we0,
        out_image_3_V_d0 => batch_norm_U0_out_image_3_V_d0,
        out_image_4_V_address0 => batch_norm_U0_out_image_4_V_address0,
        out_image_4_V_ce0 => batch_norm_U0_out_image_4_V_ce0,
        out_image_4_V_we0 => batch_norm_U0_out_image_4_V_we0,
        out_image_4_V_d0 => batch_norm_U0_out_image_4_V_d0,
        out_image_5_V_address0 => batch_norm_U0_out_image_5_V_address0,
        out_image_5_V_ce0 => batch_norm_U0_out_image_5_V_ce0,
        out_image_5_V_we0 => batch_norm_U0_out_image_5_V_we0,
        out_image_5_V_d0 => batch_norm_U0_out_image_5_V_d0,
        out_image_6_V_address0 => batch_norm_U0_out_image_6_V_address0,
        out_image_6_V_ce0 => batch_norm_U0_out_image_6_V_ce0,
        out_image_6_V_we0 => batch_norm_U0_out_image_6_V_we0,
        out_image_6_V_d0 => batch_norm_U0_out_image_6_V_d0,
        out_image_7_V_address0 => batch_norm_U0_out_image_7_V_address0,
        out_image_7_V_ce0 => batch_norm_U0_out_image_7_V_ce0,
        out_image_7_V_we0 => batch_norm_U0_out_image_7_V_we0,
        out_image_7_V_d0 => batch_norm_U0_out_image_7_V_d0,
        out_image_8_V_address0 => batch_norm_U0_out_image_8_V_address0,
        out_image_8_V_ce0 => batch_norm_U0_out_image_8_V_ce0,
        out_image_8_V_we0 => batch_norm_U0_out_image_8_V_we0,
        out_image_8_V_d0 => batch_norm_U0_out_image_8_V_d0,
        out_image_9_V_address0 => batch_norm_U0_out_image_9_V_address0,
        out_image_9_V_ce0 => batch_norm_U0_out_image_9_V_ce0,
        out_image_9_V_we0 => batch_norm_U0_out_image_9_V_we0,
        out_image_9_V_d0 => batch_norm_U0_out_image_9_V_d0,
        out_image_10_V_address0 => batch_norm_U0_out_image_10_V_address0,
        out_image_10_V_ce0 => batch_norm_U0_out_image_10_V_ce0,
        out_image_10_V_we0 => batch_norm_U0_out_image_10_V_we0,
        out_image_10_V_d0 => batch_norm_U0_out_image_10_V_d0,
        out_image_11_V_address0 => batch_norm_U0_out_image_11_V_address0,
        out_image_11_V_ce0 => batch_norm_U0_out_image_11_V_ce0,
        out_image_11_V_we0 => batch_norm_U0_out_image_11_V_we0,
        out_image_11_V_d0 => batch_norm_U0_out_image_11_V_d0,
        out_image_12_V_address0 => batch_norm_U0_out_image_12_V_address0,
        out_image_12_V_ce0 => batch_norm_U0_out_image_12_V_ce0,
        out_image_12_V_we0 => batch_norm_U0_out_image_12_V_we0,
        out_image_12_V_d0 => batch_norm_U0_out_image_12_V_d0,
        out_image_13_V_address0 => batch_norm_U0_out_image_13_V_address0,
        out_image_13_V_ce0 => batch_norm_U0_out_image_13_V_ce0,
        out_image_13_V_we0 => batch_norm_U0_out_image_13_V_we0,
        out_image_13_V_d0 => batch_norm_U0_out_image_13_V_d0,
        out_image_14_V_address0 => batch_norm_U0_out_image_14_V_address0,
        out_image_14_V_ce0 => batch_norm_U0_out_image_14_V_ce0,
        out_image_14_V_we0 => batch_norm_U0_out_image_14_V_we0,
        out_image_14_V_d0 => batch_norm_U0_out_image_14_V_d0,
        out_image_15_V_address0 => batch_norm_U0_out_image_15_V_address0,
        out_image_15_V_ce0 => batch_norm_U0_out_image_15_V_ce0,
        out_image_15_V_we0 => batch_norm_U0_out_image_15_V_we0,
        out_image_15_V_d0 => batch_norm_U0_out_image_15_V_d0,
        out_image_16_V_address0 => batch_norm_U0_out_image_16_V_address0,
        out_image_16_V_ce0 => batch_norm_U0_out_image_16_V_ce0,
        out_image_16_V_we0 => batch_norm_U0_out_image_16_V_we0,
        out_image_16_V_d0 => batch_norm_U0_out_image_16_V_d0,
        out_image_17_V_address0 => batch_norm_U0_out_image_17_V_address0,
        out_image_17_V_ce0 => batch_norm_U0_out_image_17_V_ce0,
        out_image_17_V_we0 => batch_norm_U0_out_image_17_V_we0,
        out_image_17_V_d0 => batch_norm_U0_out_image_17_V_d0,
        out_image_18_V_address0 => batch_norm_U0_out_image_18_V_address0,
        out_image_18_V_ce0 => batch_norm_U0_out_image_18_V_ce0,
        out_image_18_V_we0 => batch_norm_U0_out_image_18_V_we0,
        out_image_18_V_d0 => batch_norm_U0_out_image_18_V_d0,
        out_image_19_V_address0 => batch_norm_U0_out_image_19_V_address0,
        out_image_19_V_ce0 => batch_norm_U0_out_image_19_V_ce0,
        out_image_19_V_we0 => batch_norm_U0_out_image_19_V_we0,
        out_image_19_V_d0 => batch_norm_U0_out_image_19_V_d0,
        out_image_20_V_address0 => batch_norm_U0_out_image_20_V_address0,
        out_image_20_V_ce0 => batch_norm_U0_out_image_20_V_ce0,
        out_image_20_V_we0 => batch_norm_U0_out_image_20_V_we0,
        out_image_20_V_d0 => batch_norm_U0_out_image_20_V_d0,
        out_image_21_V_address0 => batch_norm_U0_out_image_21_V_address0,
        out_image_21_V_ce0 => batch_norm_U0_out_image_21_V_ce0,
        out_image_21_V_we0 => batch_norm_U0_out_image_21_V_we0,
        out_image_21_V_d0 => batch_norm_U0_out_image_21_V_d0,
        out_image_22_V_address0 => batch_norm_U0_out_image_22_V_address0,
        out_image_22_V_ce0 => batch_norm_U0_out_image_22_V_ce0,
        out_image_22_V_we0 => batch_norm_U0_out_image_22_V_we0,
        out_image_22_V_d0 => batch_norm_U0_out_image_22_V_d0,
        out_image_23_V_address0 => batch_norm_U0_out_image_23_V_address0,
        out_image_23_V_ce0 => batch_norm_U0_out_image_23_V_ce0,
        out_image_23_V_we0 => batch_norm_U0_out_image_23_V_we0,
        out_image_23_V_d0 => batch_norm_U0_out_image_23_V_d0,
        out_image_24_V_address0 => batch_norm_U0_out_image_24_V_address0,
        out_image_24_V_ce0 => batch_norm_U0_out_image_24_V_ce0,
        out_image_24_V_we0 => batch_norm_U0_out_image_24_V_we0,
        out_image_24_V_d0 => batch_norm_U0_out_image_24_V_d0,
        out_image_25_V_address0 => batch_norm_U0_out_image_25_V_address0,
        out_image_25_V_ce0 => batch_norm_U0_out_image_25_V_ce0,
        out_image_25_V_we0 => batch_norm_U0_out_image_25_V_we0,
        out_image_25_V_d0 => batch_norm_U0_out_image_25_V_d0,
        out_image_26_V_address0 => batch_norm_U0_out_image_26_V_address0,
        out_image_26_V_ce0 => batch_norm_U0_out_image_26_V_ce0,
        out_image_26_V_we0 => batch_norm_U0_out_image_26_V_we0,
        out_image_26_V_d0 => batch_norm_U0_out_image_26_V_d0,
        out_image_27_V_address0 => batch_norm_U0_out_image_27_V_address0,
        out_image_27_V_ce0 => batch_norm_U0_out_image_27_V_ce0,
        out_image_27_V_we0 => batch_norm_U0_out_image_27_V_we0,
        out_image_27_V_d0 => batch_norm_U0_out_image_27_V_d0);

    relu_U0 : component relu
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_U0_ap_start,
        ap_done => relu_U0_ap_done,
        ap_continue => relu_U0_ap_continue,
        ap_idle => relu_U0_ap_idle,
        ap_ready => relu_U0_ap_ready,
        in_features_0_V_address0 => relu_U0_in_features_0_V_address0,
        in_features_0_V_ce0 => relu_U0_in_features_0_V_ce0,
        in_features_0_V_q0 => batchnorm_0_V_t_q0,
        in_features_1_V_address0 => relu_U0_in_features_1_V_address0,
        in_features_1_V_ce0 => relu_U0_in_features_1_V_ce0,
        in_features_1_V_q0 => batchnorm_1_V_t_q0,
        in_features_2_V_address0 => relu_U0_in_features_2_V_address0,
        in_features_2_V_ce0 => relu_U0_in_features_2_V_ce0,
        in_features_2_V_q0 => batchnorm_2_V_t_q0,
        in_features_3_V_address0 => relu_U0_in_features_3_V_address0,
        in_features_3_V_ce0 => relu_U0_in_features_3_V_ce0,
        in_features_3_V_q0 => batchnorm_3_V_t_q0,
        in_features_4_V_address0 => relu_U0_in_features_4_V_address0,
        in_features_4_V_ce0 => relu_U0_in_features_4_V_ce0,
        in_features_4_V_q0 => batchnorm_4_V_t_q0,
        in_features_5_V_address0 => relu_U0_in_features_5_V_address0,
        in_features_5_V_ce0 => relu_U0_in_features_5_V_ce0,
        in_features_5_V_q0 => batchnorm_5_V_t_q0,
        in_features_6_V_address0 => relu_U0_in_features_6_V_address0,
        in_features_6_V_ce0 => relu_U0_in_features_6_V_ce0,
        in_features_6_V_q0 => batchnorm_6_V_t_q0,
        in_features_7_V_address0 => relu_U0_in_features_7_V_address0,
        in_features_7_V_ce0 => relu_U0_in_features_7_V_ce0,
        in_features_7_V_q0 => batchnorm_7_V_t_q0,
        in_features_8_V_address0 => relu_U0_in_features_8_V_address0,
        in_features_8_V_ce0 => relu_U0_in_features_8_V_ce0,
        in_features_8_V_q0 => batchnorm_8_V_t_q0,
        in_features_9_V_address0 => relu_U0_in_features_9_V_address0,
        in_features_9_V_ce0 => relu_U0_in_features_9_V_ce0,
        in_features_9_V_q0 => batchnorm_9_V_t_q0,
        in_features_10_V_address0 => relu_U0_in_features_10_V_address0,
        in_features_10_V_ce0 => relu_U0_in_features_10_V_ce0,
        in_features_10_V_q0 => batchnorm_10_V_t_q0,
        in_features_11_V_address0 => relu_U0_in_features_11_V_address0,
        in_features_11_V_ce0 => relu_U0_in_features_11_V_ce0,
        in_features_11_V_q0 => batchnorm_11_V_t_q0,
        in_features_12_V_address0 => relu_U0_in_features_12_V_address0,
        in_features_12_V_ce0 => relu_U0_in_features_12_V_ce0,
        in_features_12_V_q0 => batchnorm_12_V_t_q0,
        in_features_13_V_address0 => relu_U0_in_features_13_V_address0,
        in_features_13_V_ce0 => relu_U0_in_features_13_V_ce0,
        in_features_13_V_q0 => batchnorm_13_V_t_q0,
        in_features_14_V_address0 => relu_U0_in_features_14_V_address0,
        in_features_14_V_ce0 => relu_U0_in_features_14_V_ce0,
        in_features_14_V_q0 => batchnorm_14_V_t_q0,
        in_features_15_V_address0 => relu_U0_in_features_15_V_address0,
        in_features_15_V_ce0 => relu_U0_in_features_15_V_ce0,
        in_features_15_V_q0 => batchnorm_15_V_t_q0,
        in_features_16_V_address0 => relu_U0_in_features_16_V_address0,
        in_features_16_V_ce0 => relu_U0_in_features_16_V_ce0,
        in_features_16_V_q0 => batchnorm_16_V_t_q0,
        in_features_17_V_address0 => relu_U0_in_features_17_V_address0,
        in_features_17_V_ce0 => relu_U0_in_features_17_V_ce0,
        in_features_17_V_q0 => batchnorm_17_V_t_q0,
        in_features_18_V_address0 => relu_U0_in_features_18_V_address0,
        in_features_18_V_ce0 => relu_U0_in_features_18_V_ce0,
        in_features_18_V_q0 => batchnorm_18_V_t_q0,
        in_features_19_V_address0 => relu_U0_in_features_19_V_address0,
        in_features_19_V_ce0 => relu_U0_in_features_19_V_ce0,
        in_features_19_V_q0 => batchnorm_19_V_t_q0,
        in_features_20_V_address0 => relu_U0_in_features_20_V_address0,
        in_features_20_V_ce0 => relu_U0_in_features_20_V_ce0,
        in_features_20_V_q0 => batchnorm_20_V_t_q0,
        in_features_21_V_address0 => relu_U0_in_features_21_V_address0,
        in_features_21_V_ce0 => relu_U0_in_features_21_V_ce0,
        in_features_21_V_q0 => batchnorm_21_V_t_q0,
        in_features_22_V_address0 => relu_U0_in_features_22_V_address0,
        in_features_22_V_ce0 => relu_U0_in_features_22_V_ce0,
        in_features_22_V_q0 => batchnorm_22_V_t_q0,
        in_features_23_V_address0 => relu_U0_in_features_23_V_address0,
        in_features_23_V_ce0 => relu_U0_in_features_23_V_ce0,
        in_features_23_V_q0 => batchnorm_23_V_t_q0,
        in_features_24_V_address0 => relu_U0_in_features_24_V_address0,
        in_features_24_V_ce0 => relu_U0_in_features_24_V_ce0,
        in_features_24_V_q0 => batchnorm_24_V_t_q0,
        in_features_25_V_address0 => relu_U0_in_features_25_V_address0,
        in_features_25_V_ce0 => relu_U0_in_features_25_V_ce0,
        in_features_25_V_q0 => batchnorm_25_V_t_q0,
        in_features_26_V_address0 => relu_U0_in_features_26_V_address0,
        in_features_26_V_ce0 => relu_U0_in_features_26_V_ce0,
        in_features_26_V_q0 => batchnorm_26_V_t_q0,
        in_features_27_V_address0 => relu_U0_in_features_27_V_address0,
        in_features_27_V_ce0 => relu_U0_in_features_27_V_ce0,
        in_features_27_V_q0 => batchnorm_27_V_t_q0,
        activations_0_V_address0 => relu_U0_activations_0_V_address0,
        activations_0_V_ce0 => relu_U0_activations_0_V_ce0,
        activations_0_V_we0 => relu_U0_activations_0_V_we0,
        activations_0_V_d0 => relu_U0_activations_0_V_d0,
        activations_1_V_address0 => relu_U0_activations_1_V_address0,
        activations_1_V_ce0 => relu_U0_activations_1_V_ce0,
        activations_1_V_we0 => relu_U0_activations_1_V_we0,
        activations_1_V_d0 => relu_U0_activations_1_V_d0,
        activations_2_V_address0 => relu_U0_activations_2_V_address0,
        activations_2_V_ce0 => relu_U0_activations_2_V_ce0,
        activations_2_V_we0 => relu_U0_activations_2_V_we0,
        activations_2_V_d0 => relu_U0_activations_2_V_d0,
        activations_3_V_address0 => relu_U0_activations_3_V_address0,
        activations_3_V_ce0 => relu_U0_activations_3_V_ce0,
        activations_3_V_we0 => relu_U0_activations_3_V_we0,
        activations_3_V_d0 => relu_U0_activations_3_V_d0,
        activations_4_V_address0 => relu_U0_activations_4_V_address0,
        activations_4_V_ce0 => relu_U0_activations_4_V_ce0,
        activations_4_V_we0 => relu_U0_activations_4_V_we0,
        activations_4_V_d0 => relu_U0_activations_4_V_d0,
        activations_5_V_address0 => relu_U0_activations_5_V_address0,
        activations_5_V_ce0 => relu_U0_activations_5_V_ce0,
        activations_5_V_we0 => relu_U0_activations_5_V_we0,
        activations_5_V_d0 => relu_U0_activations_5_V_d0,
        activations_6_V_address0 => relu_U0_activations_6_V_address0,
        activations_6_V_ce0 => relu_U0_activations_6_V_ce0,
        activations_6_V_we0 => relu_U0_activations_6_V_we0,
        activations_6_V_d0 => relu_U0_activations_6_V_d0,
        activations_7_V_address0 => relu_U0_activations_7_V_address0,
        activations_7_V_ce0 => relu_U0_activations_7_V_ce0,
        activations_7_V_we0 => relu_U0_activations_7_V_we0,
        activations_7_V_d0 => relu_U0_activations_7_V_d0,
        activations_8_V_address0 => relu_U0_activations_8_V_address0,
        activations_8_V_ce0 => relu_U0_activations_8_V_ce0,
        activations_8_V_we0 => relu_U0_activations_8_V_we0,
        activations_8_V_d0 => relu_U0_activations_8_V_d0,
        activations_9_V_address0 => relu_U0_activations_9_V_address0,
        activations_9_V_ce0 => relu_U0_activations_9_V_ce0,
        activations_9_V_we0 => relu_U0_activations_9_V_we0,
        activations_9_V_d0 => relu_U0_activations_9_V_d0,
        activations_10_V_address0 => relu_U0_activations_10_V_address0,
        activations_10_V_ce0 => relu_U0_activations_10_V_ce0,
        activations_10_V_we0 => relu_U0_activations_10_V_we0,
        activations_10_V_d0 => relu_U0_activations_10_V_d0,
        activations_11_V_address0 => relu_U0_activations_11_V_address0,
        activations_11_V_ce0 => relu_U0_activations_11_V_ce0,
        activations_11_V_we0 => relu_U0_activations_11_V_we0,
        activations_11_V_d0 => relu_U0_activations_11_V_d0,
        activations_12_V_address0 => relu_U0_activations_12_V_address0,
        activations_12_V_ce0 => relu_U0_activations_12_V_ce0,
        activations_12_V_we0 => relu_U0_activations_12_V_we0,
        activations_12_V_d0 => relu_U0_activations_12_V_d0,
        activations_13_V_address0 => relu_U0_activations_13_V_address0,
        activations_13_V_ce0 => relu_U0_activations_13_V_ce0,
        activations_13_V_we0 => relu_U0_activations_13_V_we0,
        activations_13_V_d0 => relu_U0_activations_13_V_d0,
        activations_14_V_address0 => relu_U0_activations_14_V_address0,
        activations_14_V_ce0 => relu_U0_activations_14_V_ce0,
        activations_14_V_we0 => relu_U0_activations_14_V_we0,
        activations_14_V_d0 => relu_U0_activations_14_V_d0,
        activations_15_V_address0 => relu_U0_activations_15_V_address0,
        activations_15_V_ce0 => relu_U0_activations_15_V_ce0,
        activations_15_V_we0 => relu_U0_activations_15_V_we0,
        activations_15_V_d0 => relu_U0_activations_15_V_d0,
        activations_16_V_address0 => relu_U0_activations_16_V_address0,
        activations_16_V_ce0 => relu_U0_activations_16_V_ce0,
        activations_16_V_we0 => relu_U0_activations_16_V_we0,
        activations_16_V_d0 => relu_U0_activations_16_V_d0,
        activations_17_V_address0 => relu_U0_activations_17_V_address0,
        activations_17_V_ce0 => relu_U0_activations_17_V_ce0,
        activations_17_V_we0 => relu_U0_activations_17_V_we0,
        activations_17_V_d0 => relu_U0_activations_17_V_d0,
        activations_18_V_address0 => relu_U0_activations_18_V_address0,
        activations_18_V_ce0 => relu_U0_activations_18_V_ce0,
        activations_18_V_we0 => relu_U0_activations_18_V_we0,
        activations_18_V_d0 => relu_U0_activations_18_V_d0,
        activations_19_V_address0 => relu_U0_activations_19_V_address0,
        activations_19_V_ce0 => relu_U0_activations_19_V_ce0,
        activations_19_V_we0 => relu_U0_activations_19_V_we0,
        activations_19_V_d0 => relu_U0_activations_19_V_d0,
        activations_20_V_address0 => relu_U0_activations_20_V_address0,
        activations_20_V_ce0 => relu_U0_activations_20_V_ce0,
        activations_20_V_we0 => relu_U0_activations_20_V_we0,
        activations_20_V_d0 => relu_U0_activations_20_V_d0,
        activations_21_V_address0 => relu_U0_activations_21_V_address0,
        activations_21_V_ce0 => relu_U0_activations_21_V_ce0,
        activations_21_V_we0 => relu_U0_activations_21_V_we0,
        activations_21_V_d0 => relu_U0_activations_21_V_d0,
        activations_22_V_address0 => relu_U0_activations_22_V_address0,
        activations_22_V_ce0 => relu_U0_activations_22_V_ce0,
        activations_22_V_we0 => relu_U0_activations_22_V_we0,
        activations_22_V_d0 => relu_U0_activations_22_V_d0,
        activations_23_V_address0 => relu_U0_activations_23_V_address0,
        activations_23_V_ce0 => relu_U0_activations_23_V_ce0,
        activations_23_V_we0 => relu_U0_activations_23_V_we0,
        activations_23_V_d0 => relu_U0_activations_23_V_d0,
        activations_24_V_address0 => relu_U0_activations_24_V_address0,
        activations_24_V_ce0 => relu_U0_activations_24_V_ce0,
        activations_24_V_we0 => relu_U0_activations_24_V_we0,
        activations_24_V_d0 => relu_U0_activations_24_V_d0,
        activations_25_V_address0 => relu_U0_activations_25_V_address0,
        activations_25_V_ce0 => relu_U0_activations_25_V_ce0,
        activations_25_V_we0 => relu_U0_activations_25_V_we0,
        activations_25_V_d0 => relu_U0_activations_25_V_d0,
        activations_26_V_address0 => relu_U0_activations_26_V_address0,
        activations_26_V_ce0 => relu_U0_activations_26_V_ce0,
        activations_26_V_we0 => relu_U0_activations_26_V_we0,
        activations_26_V_d0 => relu_U0_activations_26_V_d0,
        activations_27_V_address0 => relu_U0_activations_27_V_address0,
        activations_27_V_ce0 => relu_U0_activations_27_V_ce0,
        activations_27_V_we0 => relu_U0_activations_27_V_we0,
        activations_27_V_d0 => relu_U0_activations_27_V_d0);

    max_pool_1chan_U0 : component max_pool_1chan
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => max_pool_1chan_U0_ap_start,
        ap_done => max_pool_1chan_U0_ap_done,
        ap_continue => max_pool_1chan_U0_ap_continue,
        ap_idle => max_pool_1chan_U0_ap_idle,
        ap_ready => max_pool_1chan_U0_ap_ready,
        in_image_0_V_address0 => max_pool_1chan_U0_in_image_0_V_address0,
        in_image_0_V_ce0 => max_pool_1chan_U0_in_image_0_V_ce0,
        in_image_0_V_q0 => ReLU_0_V_t_q0,
        in_image_0_V_address1 => max_pool_1chan_U0_in_image_0_V_address1,
        in_image_0_V_ce1 => max_pool_1chan_U0_in_image_0_V_ce1,
        in_image_0_V_q1 => ReLU_0_V_t_q1,
        in_image_1_V_address0 => max_pool_1chan_U0_in_image_1_V_address0,
        in_image_1_V_ce0 => max_pool_1chan_U0_in_image_1_V_ce0,
        in_image_1_V_q0 => ReLU_1_V_t_q0,
        in_image_1_V_address1 => max_pool_1chan_U0_in_image_1_V_address1,
        in_image_1_V_ce1 => max_pool_1chan_U0_in_image_1_V_ce1,
        in_image_1_V_q1 => ReLU_1_V_t_q1,
        in_image_2_V_address0 => max_pool_1chan_U0_in_image_2_V_address0,
        in_image_2_V_ce0 => max_pool_1chan_U0_in_image_2_V_ce0,
        in_image_2_V_q0 => ReLU_2_V_t_q0,
        in_image_2_V_address1 => max_pool_1chan_U0_in_image_2_V_address1,
        in_image_2_V_ce1 => max_pool_1chan_U0_in_image_2_V_ce1,
        in_image_2_V_q1 => ReLU_2_V_t_q1,
        in_image_3_V_address0 => max_pool_1chan_U0_in_image_3_V_address0,
        in_image_3_V_ce0 => max_pool_1chan_U0_in_image_3_V_ce0,
        in_image_3_V_q0 => ReLU_3_V_t_q0,
        in_image_3_V_address1 => max_pool_1chan_U0_in_image_3_V_address1,
        in_image_3_V_ce1 => max_pool_1chan_U0_in_image_3_V_ce1,
        in_image_3_V_q1 => ReLU_3_V_t_q1,
        in_image_4_V_address0 => max_pool_1chan_U0_in_image_4_V_address0,
        in_image_4_V_ce0 => max_pool_1chan_U0_in_image_4_V_ce0,
        in_image_4_V_q0 => ReLU_4_V_t_q0,
        in_image_4_V_address1 => max_pool_1chan_U0_in_image_4_V_address1,
        in_image_4_V_ce1 => max_pool_1chan_U0_in_image_4_V_ce1,
        in_image_4_V_q1 => ReLU_4_V_t_q1,
        in_image_5_V_address0 => max_pool_1chan_U0_in_image_5_V_address0,
        in_image_5_V_ce0 => max_pool_1chan_U0_in_image_5_V_ce0,
        in_image_5_V_q0 => ReLU_5_V_t_q0,
        in_image_5_V_address1 => max_pool_1chan_U0_in_image_5_V_address1,
        in_image_5_V_ce1 => max_pool_1chan_U0_in_image_5_V_ce1,
        in_image_5_V_q1 => ReLU_5_V_t_q1,
        in_image_6_V_address0 => max_pool_1chan_U0_in_image_6_V_address0,
        in_image_6_V_ce0 => max_pool_1chan_U0_in_image_6_V_ce0,
        in_image_6_V_q0 => ReLU_6_V_t_q0,
        in_image_6_V_address1 => max_pool_1chan_U0_in_image_6_V_address1,
        in_image_6_V_ce1 => max_pool_1chan_U0_in_image_6_V_ce1,
        in_image_6_V_q1 => ReLU_6_V_t_q1,
        in_image_7_V_address0 => max_pool_1chan_U0_in_image_7_V_address0,
        in_image_7_V_ce0 => max_pool_1chan_U0_in_image_7_V_ce0,
        in_image_7_V_q0 => ReLU_7_V_t_q0,
        in_image_7_V_address1 => max_pool_1chan_U0_in_image_7_V_address1,
        in_image_7_V_ce1 => max_pool_1chan_U0_in_image_7_V_ce1,
        in_image_7_V_q1 => ReLU_7_V_t_q1,
        in_image_8_V_address0 => max_pool_1chan_U0_in_image_8_V_address0,
        in_image_8_V_ce0 => max_pool_1chan_U0_in_image_8_V_ce0,
        in_image_8_V_q0 => ReLU_8_V_t_q0,
        in_image_8_V_address1 => max_pool_1chan_U0_in_image_8_V_address1,
        in_image_8_V_ce1 => max_pool_1chan_U0_in_image_8_V_ce1,
        in_image_8_V_q1 => ReLU_8_V_t_q1,
        in_image_9_V_address0 => max_pool_1chan_U0_in_image_9_V_address0,
        in_image_9_V_ce0 => max_pool_1chan_U0_in_image_9_V_ce0,
        in_image_9_V_q0 => ReLU_9_V_t_q0,
        in_image_9_V_address1 => max_pool_1chan_U0_in_image_9_V_address1,
        in_image_9_V_ce1 => max_pool_1chan_U0_in_image_9_V_ce1,
        in_image_9_V_q1 => ReLU_9_V_t_q1,
        in_image_10_V_address0 => max_pool_1chan_U0_in_image_10_V_address0,
        in_image_10_V_ce0 => max_pool_1chan_U0_in_image_10_V_ce0,
        in_image_10_V_q0 => ReLU_10_V_t_q0,
        in_image_10_V_address1 => max_pool_1chan_U0_in_image_10_V_address1,
        in_image_10_V_ce1 => max_pool_1chan_U0_in_image_10_V_ce1,
        in_image_10_V_q1 => ReLU_10_V_t_q1,
        in_image_11_V_address0 => max_pool_1chan_U0_in_image_11_V_address0,
        in_image_11_V_ce0 => max_pool_1chan_U0_in_image_11_V_ce0,
        in_image_11_V_q0 => ReLU_11_V_t_q0,
        in_image_11_V_address1 => max_pool_1chan_U0_in_image_11_V_address1,
        in_image_11_V_ce1 => max_pool_1chan_U0_in_image_11_V_ce1,
        in_image_11_V_q1 => ReLU_11_V_t_q1,
        in_image_12_V_address0 => max_pool_1chan_U0_in_image_12_V_address0,
        in_image_12_V_ce0 => max_pool_1chan_U0_in_image_12_V_ce0,
        in_image_12_V_q0 => ReLU_12_V_t_q0,
        in_image_12_V_address1 => max_pool_1chan_U0_in_image_12_V_address1,
        in_image_12_V_ce1 => max_pool_1chan_U0_in_image_12_V_ce1,
        in_image_12_V_q1 => ReLU_12_V_t_q1,
        in_image_13_V_address0 => max_pool_1chan_U0_in_image_13_V_address0,
        in_image_13_V_ce0 => max_pool_1chan_U0_in_image_13_V_ce0,
        in_image_13_V_q0 => ReLU_13_V_t_q0,
        in_image_13_V_address1 => max_pool_1chan_U0_in_image_13_V_address1,
        in_image_13_V_ce1 => max_pool_1chan_U0_in_image_13_V_ce1,
        in_image_13_V_q1 => ReLU_13_V_t_q1,
        in_image_14_V_address0 => max_pool_1chan_U0_in_image_14_V_address0,
        in_image_14_V_ce0 => max_pool_1chan_U0_in_image_14_V_ce0,
        in_image_14_V_q0 => ReLU_14_V_t_q0,
        in_image_14_V_address1 => max_pool_1chan_U0_in_image_14_V_address1,
        in_image_14_V_ce1 => max_pool_1chan_U0_in_image_14_V_ce1,
        in_image_14_V_q1 => ReLU_14_V_t_q1,
        in_image_15_V_address0 => max_pool_1chan_U0_in_image_15_V_address0,
        in_image_15_V_ce0 => max_pool_1chan_U0_in_image_15_V_ce0,
        in_image_15_V_q0 => ReLU_15_V_t_q0,
        in_image_15_V_address1 => max_pool_1chan_U0_in_image_15_V_address1,
        in_image_15_V_ce1 => max_pool_1chan_U0_in_image_15_V_ce1,
        in_image_15_V_q1 => ReLU_15_V_t_q1,
        in_image_16_V_address0 => max_pool_1chan_U0_in_image_16_V_address0,
        in_image_16_V_ce0 => max_pool_1chan_U0_in_image_16_V_ce0,
        in_image_16_V_q0 => ReLU_16_V_t_q0,
        in_image_16_V_address1 => max_pool_1chan_U0_in_image_16_V_address1,
        in_image_16_V_ce1 => max_pool_1chan_U0_in_image_16_V_ce1,
        in_image_16_V_q1 => ReLU_16_V_t_q1,
        in_image_17_V_address0 => max_pool_1chan_U0_in_image_17_V_address0,
        in_image_17_V_ce0 => max_pool_1chan_U0_in_image_17_V_ce0,
        in_image_17_V_q0 => ReLU_17_V_t_q0,
        in_image_17_V_address1 => max_pool_1chan_U0_in_image_17_V_address1,
        in_image_17_V_ce1 => max_pool_1chan_U0_in_image_17_V_ce1,
        in_image_17_V_q1 => ReLU_17_V_t_q1,
        in_image_18_V_address0 => max_pool_1chan_U0_in_image_18_V_address0,
        in_image_18_V_ce0 => max_pool_1chan_U0_in_image_18_V_ce0,
        in_image_18_V_q0 => ReLU_18_V_t_q0,
        in_image_18_V_address1 => max_pool_1chan_U0_in_image_18_V_address1,
        in_image_18_V_ce1 => max_pool_1chan_U0_in_image_18_V_ce1,
        in_image_18_V_q1 => ReLU_18_V_t_q1,
        in_image_19_V_address0 => max_pool_1chan_U0_in_image_19_V_address0,
        in_image_19_V_ce0 => max_pool_1chan_U0_in_image_19_V_ce0,
        in_image_19_V_q0 => ReLU_19_V_t_q0,
        in_image_19_V_address1 => max_pool_1chan_U0_in_image_19_V_address1,
        in_image_19_V_ce1 => max_pool_1chan_U0_in_image_19_V_ce1,
        in_image_19_V_q1 => ReLU_19_V_t_q1,
        in_image_20_V_address0 => max_pool_1chan_U0_in_image_20_V_address0,
        in_image_20_V_ce0 => max_pool_1chan_U0_in_image_20_V_ce0,
        in_image_20_V_q0 => ReLU_20_V_t_q0,
        in_image_20_V_address1 => max_pool_1chan_U0_in_image_20_V_address1,
        in_image_20_V_ce1 => max_pool_1chan_U0_in_image_20_V_ce1,
        in_image_20_V_q1 => ReLU_20_V_t_q1,
        in_image_21_V_address0 => max_pool_1chan_U0_in_image_21_V_address0,
        in_image_21_V_ce0 => max_pool_1chan_U0_in_image_21_V_ce0,
        in_image_21_V_q0 => ReLU_21_V_t_q0,
        in_image_21_V_address1 => max_pool_1chan_U0_in_image_21_V_address1,
        in_image_21_V_ce1 => max_pool_1chan_U0_in_image_21_V_ce1,
        in_image_21_V_q1 => ReLU_21_V_t_q1,
        in_image_22_V_address0 => max_pool_1chan_U0_in_image_22_V_address0,
        in_image_22_V_ce0 => max_pool_1chan_U0_in_image_22_V_ce0,
        in_image_22_V_q0 => ReLU_22_V_t_q0,
        in_image_22_V_address1 => max_pool_1chan_U0_in_image_22_V_address1,
        in_image_22_V_ce1 => max_pool_1chan_U0_in_image_22_V_ce1,
        in_image_22_V_q1 => ReLU_22_V_t_q1,
        in_image_23_V_address0 => max_pool_1chan_U0_in_image_23_V_address0,
        in_image_23_V_ce0 => max_pool_1chan_U0_in_image_23_V_ce0,
        in_image_23_V_q0 => ReLU_23_V_t_q0,
        in_image_23_V_address1 => max_pool_1chan_U0_in_image_23_V_address1,
        in_image_23_V_ce1 => max_pool_1chan_U0_in_image_23_V_ce1,
        in_image_23_V_q1 => ReLU_23_V_t_q1,
        in_image_24_V_address0 => max_pool_1chan_U0_in_image_24_V_address0,
        in_image_24_V_ce0 => max_pool_1chan_U0_in_image_24_V_ce0,
        in_image_24_V_q0 => ReLU_24_V_t_q0,
        in_image_24_V_address1 => max_pool_1chan_U0_in_image_24_V_address1,
        in_image_24_V_ce1 => max_pool_1chan_U0_in_image_24_V_ce1,
        in_image_24_V_q1 => ReLU_24_V_t_q1,
        in_image_25_V_address0 => max_pool_1chan_U0_in_image_25_V_address0,
        in_image_25_V_ce0 => max_pool_1chan_U0_in_image_25_V_ce0,
        in_image_25_V_q0 => ReLU_25_V_t_q0,
        in_image_25_V_address1 => max_pool_1chan_U0_in_image_25_V_address1,
        in_image_25_V_ce1 => max_pool_1chan_U0_in_image_25_V_ce1,
        in_image_25_V_q1 => ReLU_25_V_t_q1,
        in_image_26_V_address0 => max_pool_1chan_U0_in_image_26_V_address0,
        in_image_26_V_ce0 => max_pool_1chan_U0_in_image_26_V_ce0,
        in_image_26_V_q0 => ReLU_26_V_t_q0,
        in_image_26_V_address1 => max_pool_1chan_U0_in_image_26_V_address1,
        in_image_26_V_ce1 => max_pool_1chan_U0_in_image_26_V_ce1,
        in_image_26_V_q1 => ReLU_26_V_t_q1,
        in_image_27_V_address0 => max_pool_1chan_U0_in_image_27_V_address0,
        in_image_27_V_ce0 => max_pool_1chan_U0_in_image_27_V_ce0,
        in_image_27_V_q0 => ReLU_27_V_t_q0,
        in_image_27_V_address1 => max_pool_1chan_U0_in_image_27_V_address1,
        in_image_27_V_ce1 => max_pool_1chan_U0_in_image_27_V_ce1,
        in_image_27_V_q1 => ReLU_27_V_t_q1,
        out_image_0_V_address0 => max_pool_1chan_U0_out_image_0_V_address0,
        out_image_0_V_ce0 => max_pool_1chan_U0_out_image_0_V_ce0,
        out_image_0_V_we0 => max_pool_1chan_U0_out_image_0_V_we0,
        out_image_0_V_d0 => max_pool_1chan_U0_out_image_0_V_d0,
        out_image_1_V_address0 => max_pool_1chan_U0_out_image_1_V_address0,
        out_image_1_V_ce0 => max_pool_1chan_U0_out_image_1_V_ce0,
        out_image_1_V_we0 => max_pool_1chan_U0_out_image_1_V_we0,
        out_image_1_V_d0 => max_pool_1chan_U0_out_image_1_V_d0,
        out_image_2_V_address0 => max_pool_1chan_U0_out_image_2_V_address0,
        out_image_2_V_ce0 => max_pool_1chan_U0_out_image_2_V_ce0,
        out_image_2_V_we0 => max_pool_1chan_U0_out_image_2_V_we0,
        out_image_2_V_d0 => max_pool_1chan_U0_out_image_2_V_d0,
        out_image_3_V_address0 => max_pool_1chan_U0_out_image_3_V_address0,
        out_image_3_V_ce0 => max_pool_1chan_U0_out_image_3_V_ce0,
        out_image_3_V_we0 => max_pool_1chan_U0_out_image_3_V_we0,
        out_image_3_V_d0 => max_pool_1chan_U0_out_image_3_V_d0,
        out_image_4_V_address0 => max_pool_1chan_U0_out_image_4_V_address0,
        out_image_4_V_ce0 => max_pool_1chan_U0_out_image_4_V_ce0,
        out_image_4_V_we0 => max_pool_1chan_U0_out_image_4_V_we0,
        out_image_4_V_d0 => max_pool_1chan_U0_out_image_4_V_d0,
        out_image_5_V_address0 => max_pool_1chan_U0_out_image_5_V_address0,
        out_image_5_V_ce0 => max_pool_1chan_U0_out_image_5_V_ce0,
        out_image_5_V_we0 => max_pool_1chan_U0_out_image_5_V_we0,
        out_image_5_V_d0 => max_pool_1chan_U0_out_image_5_V_d0,
        out_image_6_V_address0 => max_pool_1chan_U0_out_image_6_V_address0,
        out_image_6_V_ce0 => max_pool_1chan_U0_out_image_6_V_ce0,
        out_image_6_V_we0 => max_pool_1chan_U0_out_image_6_V_we0,
        out_image_6_V_d0 => max_pool_1chan_U0_out_image_6_V_d0,
        out_image_7_V_address0 => max_pool_1chan_U0_out_image_7_V_address0,
        out_image_7_V_ce0 => max_pool_1chan_U0_out_image_7_V_ce0,
        out_image_7_V_we0 => max_pool_1chan_U0_out_image_7_V_we0,
        out_image_7_V_d0 => max_pool_1chan_U0_out_image_7_V_d0,
        out_image_8_V_address0 => max_pool_1chan_U0_out_image_8_V_address0,
        out_image_8_V_ce0 => max_pool_1chan_U0_out_image_8_V_ce0,
        out_image_8_V_we0 => max_pool_1chan_U0_out_image_8_V_we0,
        out_image_8_V_d0 => max_pool_1chan_U0_out_image_8_V_d0,
        out_image_9_V_address0 => max_pool_1chan_U0_out_image_9_V_address0,
        out_image_9_V_ce0 => max_pool_1chan_U0_out_image_9_V_ce0,
        out_image_9_V_we0 => max_pool_1chan_U0_out_image_9_V_we0,
        out_image_9_V_d0 => max_pool_1chan_U0_out_image_9_V_d0,
        out_image_10_V_address0 => max_pool_1chan_U0_out_image_10_V_address0,
        out_image_10_V_ce0 => max_pool_1chan_U0_out_image_10_V_ce0,
        out_image_10_V_we0 => max_pool_1chan_U0_out_image_10_V_we0,
        out_image_10_V_d0 => max_pool_1chan_U0_out_image_10_V_d0,
        out_image_11_V_address0 => max_pool_1chan_U0_out_image_11_V_address0,
        out_image_11_V_ce0 => max_pool_1chan_U0_out_image_11_V_ce0,
        out_image_11_V_we0 => max_pool_1chan_U0_out_image_11_V_we0,
        out_image_11_V_d0 => max_pool_1chan_U0_out_image_11_V_d0,
        out_image_12_V_address0 => max_pool_1chan_U0_out_image_12_V_address0,
        out_image_12_V_ce0 => max_pool_1chan_U0_out_image_12_V_ce0,
        out_image_12_V_we0 => max_pool_1chan_U0_out_image_12_V_we0,
        out_image_12_V_d0 => max_pool_1chan_U0_out_image_12_V_d0,
        out_image_13_V_address0 => max_pool_1chan_U0_out_image_13_V_address0,
        out_image_13_V_ce0 => max_pool_1chan_U0_out_image_13_V_ce0,
        out_image_13_V_we0 => max_pool_1chan_U0_out_image_13_V_we0,
        out_image_13_V_d0 => max_pool_1chan_U0_out_image_13_V_d0);

    pad_for_conv2_U0 : component pad_for_conv2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pad_for_conv2_U0_ap_start,
        ap_done => pad_for_conv2_U0_ap_done,
        ap_continue => pad_for_conv2_U0_ap_continue,
        ap_idle => pad_for_conv2_U0_ap_idle,
        ap_ready => pad_for_conv2_U0_ap_ready,
        in_image_0_V_address0 => pad_for_conv2_U0_in_image_0_V_address0,
        in_image_0_V_ce0 => pad_for_conv2_U0_in_image_0_V_ce0,
        in_image_0_V_q0 => maxpool_0_V_t_q0,
        in_image_1_V_address0 => pad_for_conv2_U0_in_image_1_V_address0,
        in_image_1_V_ce0 => pad_for_conv2_U0_in_image_1_V_ce0,
        in_image_1_V_q0 => maxpool_1_V_t_q0,
        in_image_2_V_address0 => pad_for_conv2_U0_in_image_2_V_address0,
        in_image_2_V_ce0 => pad_for_conv2_U0_in_image_2_V_ce0,
        in_image_2_V_q0 => maxpool_2_V_t_q0,
        in_image_3_V_address0 => pad_for_conv2_U0_in_image_3_V_address0,
        in_image_3_V_ce0 => pad_for_conv2_U0_in_image_3_V_ce0,
        in_image_3_V_q0 => maxpool_3_V_t_q0,
        in_image_4_V_address0 => pad_for_conv2_U0_in_image_4_V_address0,
        in_image_4_V_ce0 => pad_for_conv2_U0_in_image_4_V_ce0,
        in_image_4_V_q0 => maxpool_4_V_t_q0,
        in_image_5_V_address0 => pad_for_conv2_U0_in_image_5_V_address0,
        in_image_5_V_ce0 => pad_for_conv2_U0_in_image_5_V_ce0,
        in_image_5_V_q0 => maxpool_5_V_t_q0,
        in_image_6_V_address0 => pad_for_conv2_U0_in_image_6_V_address0,
        in_image_6_V_ce0 => pad_for_conv2_U0_in_image_6_V_ce0,
        in_image_6_V_q0 => maxpool_6_V_t_q0,
        in_image_7_V_address0 => pad_for_conv2_U0_in_image_7_V_address0,
        in_image_7_V_ce0 => pad_for_conv2_U0_in_image_7_V_ce0,
        in_image_7_V_q0 => maxpool_7_V_t_q0,
        in_image_8_V_address0 => pad_for_conv2_U0_in_image_8_V_address0,
        in_image_8_V_ce0 => pad_for_conv2_U0_in_image_8_V_ce0,
        in_image_8_V_q0 => maxpool_8_V_t_q0,
        in_image_9_V_address0 => pad_for_conv2_U0_in_image_9_V_address0,
        in_image_9_V_ce0 => pad_for_conv2_U0_in_image_9_V_ce0,
        in_image_9_V_q0 => maxpool_9_V_t_q0,
        in_image_10_V_address0 => pad_for_conv2_U0_in_image_10_V_address0,
        in_image_10_V_ce0 => pad_for_conv2_U0_in_image_10_V_ce0,
        in_image_10_V_q0 => maxpool_10_V_t_q0,
        in_image_11_V_address0 => pad_for_conv2_U0_in_image_11_V_address0,
        in_image_11_V_ce0 => pad_for_conv2_U0_in_image_11_V_ce0,
        in_image_11_V_q0 => maxpool_11_V_t_q0,
        in_image_12_V_address0 => pad_for_conv2_U0_in_image_12_V_address0,
        in_image_12_V_ce0 => pad_for_conv2_U0_in_image_12_V_ce0,
        in_image_12_V_q0 => maxpool_12_V_t_q0,
        in_image_13_V_address0 => pad_for_conv2_U0_in_image_13_V_address0,
        in_image_13_V_ce0 => pad_for_conv2_U0_in_image_13_V_ce0,
        in_image_13_V_q0 => maxpool_13_V_t_q0,
        out_image_0_V_address0 => pad_for_conv2_U0_out_image_0_V_address0,
        out_image_0_V_ce0 => pad_for_conv2_U0_out_image_0_V_ce0,
        out_image_0_V_we0 => pad_for_conv2_U0_out_image_0_V_we0,
        out_image_0_V_d0 => pad_for_conv2_U0_out_image_0_V_d0,
        out_image_0_V_address1 => pad_for_conv2_U0_out_image_0_V_address1,
        out_image_0_V_ce1 => pad_for_conv2_U0_out_image_0_V_ce1,
        out_image_0_V_we1 => pad_for_conv2_U0_out_image_0_V_we1,
        out_image_0_V_d1 => pad_for_conv2_U0_out_image_0_V_d1,
        out_image_1_V_address0 => pad_for_conv2_U0_out_image_1_V_address0,
        out_image_1_V_ce0 => pad_for_conv2_U0_out_image_1_V_ce0,
        out_image_1_V_we0 => pad_for_conv2_U0_out_image_1_V_we0,
        out_image_1_V_d0 => pad_for_conv2_U0_out_image_1_V_d0,
        out_image_1_V_address1 => pad_for_conv2_U0_out_image_1_V_address1,
        out_image_1_V_ce1 => pad_for_conv2_U0_out_image_1_V_ce1,
        out_image_1_V_we1 => pad_for_conv2_U0_out_image_1_V_we1,
        out_image_1_V_d1 => pad_for_conv2_U0_out_image_1_V_d1,
        out_image_2_V_address0 => pad_for_conv2_U0_out_image_2_V_address0,
        out_image_2_V_ce0 => pad_for_conv2_U0_out_image_2_V_ce0,
        out_image_2_V_we0 => pad_for_conv2_U0_out_image_2_V_we0,
        out_image_2_V_d0 => pad_for_conv2_U0_out_image_2_V_d0,
        out_image_2_V_address1 => pad_for_conv2_U0_out_image_2_V_address1,
        out_image_2_V_ce1 => pad_for_conv2_U0_out_image_2_V_ce1,
        out_image_2_V_we1 => pad_for_conv2_U0_out_image_2_V_we1,
        out_image_2_V_d1 => pad_for_conv2_U0_out_image_2_V_d1,
        out_image_3_V_address0 => pad_for_conv2_U0_out_image_3_V_address0,
        out_image_3_V_ce0 => pad_for_conv2_U0_out_image_3_V_ce0,
        out_image_3_V_we0 => pad_for_conv2_U0_out_image_3_V_we0,
        out_image_3_V_d0 => pad_for_conv2_U0_out_image_3_V_d0,
        out_image_3_V_address1 => pad_for_conv2_U0_out_image_3_V_address1,
        out_image_3_V_ce1 => pad_for_conv2_U0_out_image_3_V_ce1,
        out_image_3_V_we1 => pad_for_conv2_U0_out_image_3_V_we1,
        out_image_3_V_d1 => pad_for_conv2_U0_out_image_3_V_d1,
        out_image_4_V_address0 => pad_for_conv2_U0_out_image_4_V_address0,
        out_image_4_V_ce0 => pad_for_conv2_U0_out_image_4_V_ce0,
        out_image_4_V_we0 => pad_for_conv2_U0_out_image_4_V_we0,
        out_image_4_V_d0 => pad_for_conv2_U0_out_image_4_V_d0,
        out_image_4_V_address1 => pad_for_conv2_U0_out_image_4_V_address1,
        out_image_4_V_ce1 => pad_for_conv2_U0_out_image_4_V_ce1,
        out_image_4_V_we1 => pad_for_conv2_U0_out_image_4_V_we1,
        out_image_4_V_d1 => pad_for_conv2_U0_out_image_4_V_d1,
        out_image_5_V_address0 => pad_for_conv2_U0_out_image_5_V_address0,
        out_image_5_V_ce0 => pad_for_conv2_U0_out_image_5_V_ce0,
        out_image_5_V_we0 => pad_for_conv2_U0_out_image_5_V_we0,
        out_image_5_V_d0 => pad_for_conv2_U0_out_image_5_V_d0,
        out_image_5_V_address1 => pad_for_conv2_U0_out_image_5_V_address1,
        out_image_5_V_ce1 => pad_for_conv2_U0_out_image_5_V_ce1,
        out_image_5_V_we1 => pad_for_conv2_U0_out_image_5_V_we1,
        out_image_5_V_d1 => pad_for_conv2_U0_out_image_5_V_d1,
        out_image_6_V_address0 => pad_for_conv2_U0_out_image_6_V_address0,
        out_image_6_V_ce0 => pad_for_conv2_U0_out_image_6_V_ce0,
        out_image_6_V_we0 => pad_for_conv2_U0_out_image_6_V_we0,
        out_image_6_V_d0 => pad_for_conv2_U0_out_image_6_V_d0,
        out_image_6_V_address1 => pad_for_conv2_U0_out_image_6_V_address1,
        out_image_6_V_ce1 => pad_for_conv2_U0_out_image_6_V_ce1,
        out_image_6_V_we1 => pad_for_conv2_U0_out_image_6_V_we1,
        out_image_6_V_d1 => pad_for_conv2_U0_out_image_6_V_d1,
        out_image_7_V_address0 => pad_for_conv2_U0_out_image_7_V_address0,
        out_image_7_V_ce0 => pad_for_conv2_U0_out_image_7_V_ce0,
        out_image_7_V_we0 => pad_for_conv2_U0_out_image_7_V_we0,
        out_image_7_V_d0 => pad_for_conv2_U0_out_image_7_V_d0,
        out_image_7_V_address1 => pad_for_conv2_U0_out_image_7_V_address1,
        out_image_7_V_ce1 => pad_for_conv2_U0_out_image_7_V_ce1,
        out_image_7_V_we1 => pad_for_conv2_U0_out_image_7_V_we1,
        out_image_7_V_d1 => pad_for_conv2_U0_out_image_7_V_d1,
        out_image_8_V_address0 => pad_for_conv2_U0_out_image_8_V_address0,
        out_image_8_V_ce0 => pad_for_conv2_U0_out_image_8_V_ce0,
        out_image_8_V_we0 => pad_for_conv2_U0_out_image_8_V_we0,
        out_image_8_V_d0 => pad_for_conv2_U0_out_image_8_V_d0,
        out_image_8_V_address1 => pad_for_conv2_U0_out_image_8_V_address1,
        out_image_8_V_ce1 => pad_for_conv2_U0_out_image_8_V_ce1,
        out_image_8_V_we1 => pad_for_conv2_U0_out_image_8_V_we1,
        out_image_8_V_d1 => pad_for_conv2_U0_out_image_8_V_d1,
        out_image_9_V_address0 => pad_for_conv2_U0_out_image_9_V_address0,
        out_image_9_V_ce0 => pad_for_conv2_U0_out_image_9_V_ce0,
        out_image_9_V_we0 => pad_for_conv2_U0_out_image_9_V_we0,
        out_image_9_V_d0 => pad_for_conv2_U0_out_image_9_V_d0,
        out_image_9_V_address1 => pad_for_conv2_U0_out_image_9_V_address1,
        out_image_9_V_ce1 => pad_for_conv2_U0_out_image_9_V_ce1,
        out_image_9_V_we1 => pad_for_conv2_U0_out_image_9_V_we1,
        out_image_9_V_d1 => pad_for_conv2_U0_out_image_9_V_d1,
        out_image_10_V_address0 => pad_for_conv2_U0_out_image_10_V_address0,
        out_image_10_V_ce0 => pad_for_conv2_U0_out_image_10_V_ce0,
        out_image_10_V_we0 => pad_for_conv2_U0_out_image_10_V_we0,
        out_image_10_V_d0 => pad_for_conv2_U0_out_image_10_V_d0,
        out_image_10_V_address1 => pad_for_conv2_U0_out_image_10_V_address1,
        out_image_10_V_ce1 => pad_for_conv2_U0_out_image_10_V_ce1,
        out_image_10_V_we1 => pad_for_conv2_U0_out_image_10_V_we1,
        out_image_10_V_d1 => pad_for_conv2_U0_out_image_10_V_d1,
        out_image_11_V_address0 => pad_for_conv2_U0_out_image_11_V_address0,
        out_image_11_V_ce0 => pad_for_conv2_U0_out_image_11_V_ce0,
        out_image_11_V_we0 => pad_for_conv2_U0_out_image_11_V_we0,
        out_image_11_V_d0 => pad_for_conv2_U0_out_image_11_V_d0,
        out_image_11_V_address1 => pad_for_conv2_U0_out_image_11_V_address1,
        out_image_11_V_ce1 => pad_for_conv2_U0_out_image_11_V_ce1,
        out_image_11_V_we1 => pad_for_conv2_U0_out_image_11_V_we1,
        out_image_11_V_d1 => pad_for_conv2_U0_out_image_11_V_d1,
        out_image_12_V_address0 => pad_for_conv2_U0_out_image_12_V_address0,
        out_image_12_V_ce0 => pad_for_conv2_U0_out_image_12_V_ce0,
        out_image_12_V_we0 => pad_for_conv2_U0_out_image_12_V_we0,
        out_image_12_V_d0 => pad_for_conv2_U0_out_image_12_V_d0,
        out_image_12_V_address1 => pad_for_conv2_U0_out_image_12_V_address1,
        out_image_12_V_ce1 => pad_for_conv2_U0_out_image_12_V_ce1,
        out_image_12_V_we1 => pad_for_conv2_U0_out_image_12_V_we1,
        out_image_12_V_d1 => pad_for_conv2_U0_out_image_12_V_d1,
        out_image_13_V_address0 => pad_for_conv2_U0_out_image_13_V_address0,
        out_image_13_V_ce0 => pad_for_conv2_U0_out_image_13_V_ce0,
        out_image_13_V_we0 => pad_for_conv2_U0_out_image_13_V_we0,
        out_image_13_V_d0 => pad_for_conv2_U0_out_image_13_V_d0,
        out_image_13_V_address1 => pad_for_conv2_U0_out_image_13_V_address1,
        out_image_13_V_ce1 => pad_for_conv2_U0_out_image_13_V_ce1,
        out_image_13_V_we1 => pad_for_conv2_U0_out_image_13_V_we1,
        out_image_13_V_d1 => pad_for_conv2_U0_out_image_13_V_d1,
        out_image_14_V_address0 => pad_for_conv2_U0_out_image_14_V_address0,
        out_image_14_V_ce0 => pad_for_conv2_U0_out_image_14_V_ce0,
        out_image_14_V_we0 => pad_for_conv2_U0_out_image_14_V_we0,
        out_image_14_V_d0 => pad_for_conv2_U0_out_image_14_V_d0,
        out_image_14_V_address1 => pad_for_conv2_U0_out_image_14_V_address1,
        out_image_14_V_ce1 => pad_for_conv2_U0_out_image_14_V_ce1,
        out_image_14_V_we1 => pad_for_conv2_U0_out_image_14_V_we1,
        out_image_14_V_d1 => pad_for_conv2_U0_out_image_14_V_d1,
        out_image_15_V_address0 => pad_for_conv2_U0_out_image_15_V_address0,
        out_image_15_V_ce0 => pad_for_conv2_U0_out_image_15_V_ce0,
        out_image_15_V_we0 => pad_for_conv2_U0_out_image_15_V_we0,
        out_image_15_V_d0 => pad_for_conv2_U0_out_image_15_V_d0,
        out_image_15_V_address1 => pad_for_conv2_U0_out_image_15_V_address1,
        out_image_15_V_ce1 => pad_for_conv2_U0_out_image_15_V_ce1,
        out_image_15_V_we1 => pad_for_conv2_U0_out_image_15_V_we1,
        out_image_15_V_d1 => pad_for_conv2_U0_out_image_15_V_d1);

    resample_for_conv2_U0 : component resample_for_conv2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => resample_for_conv2_U0_ap_start,
        ap_done => resample_for_conv2_U0_ap_done,
        ap_continue => resample_for_conv2_U0_ap_continue,
        ap_idle => resample_for_conv2_U0_ap_idle,
        ap_ready => resample_for_conv2_U0_ap_ready,
        square_image_0_V_address0 => resample_for_conv2_U0_square_image_0_V_address0,
        square_image_0_V_ce0 => resample_for_conv2_U0_square_image_0_V_ce0,
        square_image_0_V_q0 => padded_L2_0_V_t_q0,
        square_image_0_V_address1 => resample_for_conv2_U0_square_image_0_V_address1,
        square_image_0_V_ce1 => resample_for_conv2_U0_square_image_0_V_ce1,
        square_image_0_V_q1 => padded_L2_0_V_t_q1,
        square_image_1_V_address0 => resample_for_conv2_U0_square_image_1_V_address0,
        square_image_1_V_ce0 => resample_for_conv2_U0_square_image_1_V_ce0,
        square_image_1_V_q0 => padded_L2_1_V_t_q0,
        square_image_1_V_address1 => resample_for_conv2_U0_square_image_1_V_address1,
        square_image_1_V_ce1 => resample_for_conv2_U0_square_image_1_V_ce1,
        square_image_1_V_q1 => padded_L2_1_V_t_q1,
        square_image_2_V_address0 => resample_for_conv2_U0_square_image_2_V_address0,
        square_image_2_V_ce0 => resample_for_conv2_U0_square_image_2_V_ce0,
        square_image_2_V_q0 => padded_L2_2_V_t_q0,
        square_image_2_V_address1 => resample_for_conv2_U0_square_image_2_V_address1,
        square_image_2_V_ce1 => resample_for_conv2_U0_square_image_2_V_ce1,
        square_image_2_V_q1 => padded_L2_2_V_t_q1,
        square_image_3_V_address0 => resample_for_conv2_U0_square_image_3_V_address0,
        square_image_3_V_ce0 => resample_for_conv2_U0_square_image_3_V_ce0,
        square_image_3_V_q0 => padded_L2_3_V_t_q0,
        square_image_3_V_address1 => resample_for_conv2_U0_square_image_3_V_address1,
        square_image_3_V_ce1 => resample_for_conv2_U0_square_image_3_V_ce1,
        square_image_3_V_q1 => padded_L2_3_V_t_q1,
        square_image_4_V_address0 => resample_for_conv2_U0_square_image_4_V_address0,
        square_image_4_V_ce0 => resample_for_conv2_U0_square_image_4_V_ce0,
        square_image_4_V_q0 => padded_L2_4_V_t_q0,
        square_image_4_V_address1 => resample_for_conv2_U0_square_image_4_V_address1,
        square_image_4_V_ce1 => resample_for_conv2_U0_square_image_4_V_ce1,
        square_image_4_V_q1 => padded_L2_4_V_t_q1,
        square_image_5_V_address0 => resample_for_conv2_U0_square_image_5_V_address0,
        square_image_5_V_ce0 => resample_for_conv2_U0_square_image_5_V_ce0,
        square_image_5_V_q0 => padded_L2_5_V_t_q0,
        square_image_5_V_address1 => resample_for_conv2_U0_square_image_5_V_address1,
        square_image_5_V_ce1 => resample_for_conv2_U0_square_image_5_V_ce1,
        square_image_5_V_q1 => padded_L2_5_V_t_q1,
        square_image_6_V_address0 => resample_for_conv2_U0_square_image_6_V_address0,
        square_image_6_V_ce0 => resample_for_conv2_U0_square_image_6_V_ce0,
        square_image_6_V_q0 => padded_L2_6_V_t_q0,
        square_image_6_V_address1 => resample_for_conv2_U0_square_image_6_V_address1,
        square_image_6_V_ce1 => resample_for_conv2_U0_square_image_6_V_ce1,
        square_image_6_V_q1 => padded_L2_6_V_t_q1,
        square_image_7_V_address0 => resample_for_conv2_U0_square_image_7_V_address0,
        square_image_7_V_ce0 => resample_for_conv2_U0_square_image_7_V_ce0,
        square_image_7_V_q0 => padded_L2_7_V_t_q0,
        square_image_7_V_address1 => resample_for_conv2_U0_square_image_7_V_address1,
        square_image_7_V_ce1 => resample_for_conv2_U0_square_image_7_V_ce1,
        square_image_7_V_q1 => padded_L2_7_V_t_q1,
        square_image_8_V_address0 => resample_for_conv2_U0_square_image_8_V_address0,
        square_image_8_V_ce0 => resample_for_conv2_U0_square_image_8_V_ce0,
        square_image_8_V_q0 => padded_L2_8_V_t_q0,
        square_image_8_V_address1 => resample_for_conv2_U0_square_image_8_V_address1,
        square_image_8_V_ce1 => resample_for_conv2_U0_square_image_8_V_ce1,
        square_image_8_V_q1 => padded_L2_8_V_t_q1,
        square_image_9_V_address0 => resample_for_conv2_U0_square_image_9_V_address0,
        square_image_9_V_ce0 => resample_for_conv2_U0_square_image_9_V_ce0,
        square_image_9_V_q0 => padded_L2_9_V_t_q0,
        square_image_9_V_address1 => resample_for_conv2_U0_square_image_9_V_address1,
        square_image_9_V_ce1 => resample_for_conv2_U0_square_image_9_V_ce1,
        square_image_9_V_q1 => padded_L2_9_V_t_q1,
        square_image_10_V_address0 => resample_for_conv2_U0_square_image_10_V_address0,
        square_image_10_V_ce0 => resample_for_conv2_U0_square_image_10_V_ce0,
        square_image_10_V_q0 => padded_L2_10_V_t_q0,
        square_image_10_V_address1 => resample_for_conv2_U0_square_image_10_V_address1,
        square_image_10_V_ce1 => resample_for_conv2_U0_square_image_10_V_ce1,
        square_image_10_V_q1 => padded_L2_10_V_t_q1,
        square_image_11_V_address0 => resample_for_conv2_U0_square_image_11_V_address0,
        square_image_11_V_ce0 => resample_for_conv2_U0_square_image_11_V_ce0,
        square_image_11_V_q0 => padded_L2_11_V_t_q0,
        square_image_11_V_address1 => resample_for_conv2_U0_square_image_11_V_address1,
        square_image_11_V_ce1 => resample_for_conv2_U0_square_image_11_V_ce1,
        square_image_11_V_q1 => padded_L2_11_V_t_q1,
        square_image_12_V_address0 => resample_for_conv2_U0_square_image_12_V_address0,
        square_image_12_V_ce0 => resample_for_conv2_U0_square_image_12_V_ce0,
        square_image_12_V_q0 => padded_L2_12_V_t_q0,
        square_image_12_V_address1 => resample_for_conv2_U0_square_image_12_V_address1,
        square_image_12_V_ce1 => resample_for_conv2_U0_square_image_12_V_ce1,
        square_image_12_V_q1 => padded_L2_12_V_t_q1,
        square_image_13_V_address0 => resample_for_conv2_U0_square_image_13_V_address0,
        square_image_13_V_ce0 => resample_for_conv2_U0_square_image_13_V_ce0,
        square_image_13_V_q0 => padded_L2_13_V_t_q0,
        square_image_13_V_address1 => resample_for_conv2_U0_square_image_13_V_address1,
        square_image_13_V_ce1 => resample_for_conv2_U0_square_image_13_V_ce1,
        square_image_13_V_q1 => padded_L2_13_V_t_q1,
        square_image_14_V_address0 => resample_for_conv2_U0_square_image_14_V_address0,
        square_image_14_V_ce0 => resample_for_conv2_U0_square_image_14_V_ce0,
        square_image_14_V_q0 => padded_L2_14_V_t_q0,
        square_image_14_V_address1 => resample_for_conv2_U0_square_image_14_V_address1,
        square_image_14_V_ce1 => resample_for_conv2_U0_square_image_14_V_ce1,
        square_image_14_V_q1 => padded_L2_14_V_t_q1,
        square_image_15_V_address0 => resample_for_conv2_U0_square_image_15_V_address0,
        square_image_15_V_ce0 => resample_for_conv2_U0_square_image_15_V_ce0,
        square_image_15_V_q0 => padded_L2_15_V_t_q0,
        square_image_15_V_address1 => resample_for_conv2_U0_square_image_15_V_address1,
        square_image_15_V_ce1 => resample_for_conv2_U0_square_image_15_V_ce1,
        square_image_15_V_q1 => padded_L2_15_V_t_q1,
        resampled_0_V_address0 => resample_for_conv2_U0_resampled_0_V_address0,
        resampled_0_V_ce0 => resample_for_conv2_U0_resampled_0_V_ce0,
        resampled_0_V_we0 => resample_for_conv2_U0_resampled_0_V_we0,
        resampled_0_V_d0 => resample_for_conv2_U0_resampled_0_V_d0,
        resampled_0_V_address1 => resample_for_conv2_U0_resampled_0_V_address1,
        resampled_0_V_ce1 => resample_for_conv2_U0_resampled_0_V_ce1,
        resampled_0_V_we1 => resample_for_conv2_U0_resampled_0_V_we1,
        resampled_0_V_d1 => resample_for_conv2_U0_resampled_0_V_d1,
        resampled_1_V_address0 => resample_for_conv2_U0_resampled_1_V_address0,
        resampled_1_V_ce0 => resample_for_conv2_U0_resampled_1_V_ce0,
        resampled_1_V_we0 => resample_for_conv2_U0_resampled_1_V_we0,
        resampled_1_V_d0 => resample_for_conv2_U0_resampled_1_V_d0,
        resampled_1_V_address1 => resample_for_conv2_U0_resampled_1_V_address1,
        resampled_1_V_ce1 => resample_for_conv2_U0_resampled_1_V_ce1,
        resampled_1_V_we1 => resample_for_conv2_U0_resampled_1_V_we1,
        resampled_1_V_d1 => resample_for_conv2_U0_resampled_1_V_d1,
        resampled_2_V_address0 => resample_for_conv2_U0_resampled_2_V_address0,
        resampled_2_V_ce0 => resample_for_conv2_U0_resampled_2_V_ce0,
        resampled_2_V_we0 => resample_for_conv2_U0_resampled_2_V_we0,
        resampled_2_V_d0 => resample_for_conv2_U0_resampled_2_V_d0,
        resampled_2_V_address1 => resample_for_conv2_U0_resampled_2_V_address1,
        resampled_2_V_ce1 => resample_for_conv2_U0_resampled_2_V_ce1,
        resampled_2_V_we1 => resample_for_conv2_U0_resampled_2_V_we1,
        resampled_2_V_d1 => resample_for_conv2_U0_resampled_2_V_d1);

    conv2d_3x3_4chan_rev_U0 : component conv2d_3x3_4chan_rev
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv2d_3x3_4chan_rev_U0_ap_start,
        ap_done => conv2d_3x3_4chan_rev_U0_ap_done,
        ap_continue => conv2d_3x3_4chan_rev_U0_ap_continue,
        ap_idle => conv2d_3x3_4chan_rev_U0_ap_idle,
        ap_ready => conv2d_3x3_4chan_rev_U0_ap_ready,
        in_image_0_V_address0 => conv2d_3x3_4chan_rev_U0_in_image_0_V_address0,
        in_image_0_V_ce0 => conv2d_3x3_4chan_rev_U0_in_image_0_V_ce0,
        in_image_0_V_q0 => resampled_L2_0_V_t_q0,
        in_image_0_V_address1 => conv2d_3x3_4chan_rev_U0_in_image_0_V_address1,
        in_image_0_V_ce1 => conv2d_3x3_4chan_rev_U0_in_image_0_V_ce1,
        in_image_0_V_q1 => resampled_L2_0_V_t_q1,
        in_image_1_V_address0 => conv2d_3x3_4chan_rev_U0_in_image_1_V_address0,
        in_image_1_V_ce0 => conv2d_3x3_4chan_rev_U0_in_image_1_V_ce0,
        in_image_1_V_q0 => resampled_L2_1_V_t_q0,
        in_image_1_V_address1 => conv2d_3x3_4chan_rev_U0_in_image_1_V_address1,
        in_image_1_V_ce1 => conv2d_3x3_4chan_rev_U0_in_image_1_V_ce1,
        in_image_1_V_q1 => resampled_L2_1_V_t_q1,
        in_image_2_V_address0 => conv2d_3x3_4chan_rev_U0_in_image_2_V_address0,
        in_image_2_V_ce0 => conv2d_3x3_4chan_rev_U0_in_image_2_V_ce0,
        in_image_2_V_q0 => resampled_L2_2_V_t_q0,
        in_image_2_V_address1 => conv2d_3x3_4chan_rev_U0_in_image_2_V_address1,
        in_image_2_V_ce1 => conv2d_3x3_4chan_rev_U0_in_image_2_V_ce1,
        in_image_2_V_q1 => resampled_L2_2_V_t_q1,
        kernel_0_V_address0 => conv2d_3x3_4chan_rev_U0_kernel_0_V_address0,
        kernel_0_V_ce0 => conv2d_3x3_4chan_rev_U0_kernel_0_V_ce0,
        kernel_0_V_q0 => conv_kernel_L2_0_V_q0,
        kernel_1_V_address0 => conv2d_3x3_4chan_rev_U0_kernel_1_V_address0,
        kernel_1_V_ce0 => conv2d_3x3_4chan_rev_U0_kernel_1_V_ce0,
        kernel_1_V_q0 => conv_kernel_L2_1_V_q0,
        kernel_2_V_address0 => conv2d_3x3_4chan_rev_U0_kernel_2_V_address0,
        kernel_2_V_ce0 => conv2d_3x3_4chan_rev_U0_kernel_2_V_ce0,
        kernel_2_V_q0 => conv_kernel_L2_2_V_q0,
        kernel_3_V_address0 => conv2d_3x3_4chan_rev_U0_kernel_3_V_address0,
        kernel_3_V_ce0 => conv2d_3x3_4chan_rev_U0_kernel_3_V_ce0,
        kernel_3_V_q0 => conv_kernel_L2_3_V_q0,
        kernel_4_V_address0 => conv2d_3x3_4chan_rev_U0_kernel_4_V_address0,
        kernel_4_V_ce0 => conv2d_3x3_4chan_rev_U0_kernel_4_V_ce0,
        kernel_4_V_q0 => conv_kernel_L2_4_V_q0,
        kernel_5_V_address0 => conv2d_3x3_4chan_rev_U0_kernel_5_V_address0,
        kernel_5_V_ce0 => conv2d_3x3_4chan_rev_U0_kernel_5_V_ce0,
        kernel_5_V_q0 => conv_kernel_L2_5_V_q0,
        kernel_6_V_address0 => conv2d_3x3_4chan_rev_U0_kernel_6_V_address0,
        kernel_6_V_ce0 => conv2d_3x3_4chan_rev_U0_kernel_6_V_ce0,
        kernel_6_V_q0 => conv_kernel_L2_6_V_q0,
        kernel_7_V_address0 => conv2d_3x3_4chan_rev_U0_kernel_7_V_address0,
        kernel_7_V_ce0 => conv2d_3x3_4chan_rev_U0_kernel_7_V_ce0,
        kernel_7_V_q0 => conv_kernel_L2_7_V_q0,
        kernel_8_V_address0 => conv2d_3x3_4chan_rev_U0_kernel_8_V_address0,
        kernel_8_V_ce0 => conv2d_3x3_4chan_rev_U0_kernel_8_V_ce0,
        kernel_8_V_q0 => conv_kernel_L2_8_V_q0,
        bias_0_V => conv_bias_L2_0_V,
        bias_1_V => conv_bias_L2_1_V,
        bias_2_V => conv_bias_L2_2_V,
        bias_3_V => conv_bias_L2_3_V,
        out_image_0_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_0_V_address0,
        out_image_0_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_0_V_ce0,
        out_image_0_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_0_V_we0,
        out_image_0_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_0_V_d0,
        out_image_1_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_1_V_address0,
        out_image_1_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_1_V_ce0,
        out_image_1_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_1_V_we0,
        out_image_1_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_1_V_d0,
        out_image_2_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_2_V_address0,
        out_image_2_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_2_V_ce0,
        out_image_2_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_2_V_we0,
        out_image_2_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_2_V_d0,
        out_image_3_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_3_V_address0,
        out_image_3_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_3_V_ce0,
        out_image_3_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_3_V_we0,
        out_image_3_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_3_V_d0,
        out_image_4_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_4_V_address0,
        out_image_4_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_4_V_ce0,
        out_image_4_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_4_V_we0,
        out_image_4_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_4_V_d0,
        out_image_5_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_5_V_address0,
        out_image_5_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_5_V_ce0,
        out_image_5_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_5_V_we0,
        out_image_5_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_5_V_d0,
        out_image_6_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_6_V_address0,
        out_image_6_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_6_V_ce0,
        out_image_6_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_6_V_we0,
        out_image_6_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_6_V_d0,
        out_image_7_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_7_V_address0,
        out_image_7_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_7_V_ce0,
        out_image_7_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_7_V_we0,
        out_image_7_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_7_V_d0,
        out_image_8_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_8_V_address0,
        out_image_8_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_8_V_ce0,
        out_image_8_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_8_V_we0,
        out_image_8_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_8_V_d0,
        out_image_9_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_9_V_address0,
        out_image_9_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_9_V_ce0,
        out_image_9_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_9_V_we0,
        out_image_9_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_9_V_d0,
        out_image_10_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_10_V_address0,
        out_image_10_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_10_V_ce0,
        out_image_10_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_10_V_we0,
        out_image_10_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_10_V_d0,
        out_image_11_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_11_V_address0,
        out_image_11_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_11_V_ce0,
        out_image_11_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_11_V_we0,
        out_image_11_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_11_V_d0,
        out_image_12_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_12_V_address0,
        out_image_12_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_12_V_ce0,
        out_image_12_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_12_V_we0,
        out_image_12_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_12_V_d0,
        out_image_13_V_address0 => conv2d_3x3_4chan_rev_U0_out_image_13_V_address0,
        out_image_13_V_ce0 => conv2d_3x3_4chan_rev_U0_out_image_13_V_ce0,
        out_image_13_V_we0 => conv2d_3x3_4chan_rev_U0_out_image_13_V_we0,
        out_image_13_V_d0 => conv2d_3x3_4chan_rev_U0_out_image_13_V_d0);





    ap_sync_reg_batch_norm_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_batch_norm_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_batch_norm_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_batch_norm_U0_ap_ready <= ap_sync_batch_norm_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_0_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_0_V <= ap_sync_channel_write_ReLU_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_10_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_10_V <= ap_sync_channel_write_ReLU_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_11_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_11_V <= ap_sync_channel_write_ReLU_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_12_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_12_V <= ap_sync_channel_write_ReLU_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_13_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_13_V <= ap_sync_channel_write_ReLU_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_14_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_14_V <= ap_sync_channel_write_ReLU_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_15_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_15_V <= ap_sync_channel_write_ReLU_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_16_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_16_V <= ap_sync_channel_write_ReLU_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_17_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_17_V <= ap_sync_channel_write_ReLU_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_18_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_18_V <= ap_sync_channel_write_ReLU_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_19_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_19_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_19_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_19_V <= ap_sync_channel_write_ReLU_19_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_1_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_1_V <= ap_sync_channel_write_ReLU_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_20_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_20_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_20_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_20_V <= ap_sync_channel_write_ReLU_20_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_21_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_21_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_21_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_21_V <= ap_sync_channel_write_ReLU_21_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_22_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_22_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_22_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_22_V <= ap_sync_channel_write_ReLU_22_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_23_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_23_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_23_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_23_V <= ap_sync_channel_write_ReLU_23_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_24_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_24_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_24_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_24_V <= ap_sync_channel_write_ReLU_24_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_25_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_25_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_25_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_25_V <= ap_sync_channel_write_ReLU_25_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_26_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_26_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_26_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_26_V <= ap_sync_channel_write_ReLU_26_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_27_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_27_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_27_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_27_V <= ap_sync_channel_write_ReLU_27_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_2_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_2_V <= ap_sync_channel_write_ReLU_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_3_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_3_V <= ap_sync_channel_write_ReLU_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_4_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_4_V <= ap_sync_channel_write_ReLU_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_5_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_5_V <= ap_sync_channel_write_ReLU_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_6_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_6_V <= ap_sync_channel_write_ReLU_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_7_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_7_V <= ap_sync_channel_write_ReLU_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_8_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_8_V <= ap_sync_channel_write_ReLU_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_ReLU_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_ReLU_9_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_ReLU_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_ReLU_9_V <= ap_sync_channel_write_ReLU_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_0_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_0_V <= ap_sync_channel_write_batchnorm_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_10_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_10_V <= ap_sync_channel_write_batchnorm_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_11_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_11_V <= ap_sync_channel_write_batchnorm_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_12_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_12_V <= ap_sync_channel_write_batchnorm_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_13_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_13_V <= ap_sync_channel_write_batchnorm_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_14_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_14_V <= ap_sync_channel_write_batchnorm_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_15_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_15_V <= ap_sync_channel_write_batchnorm_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_16_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_16_V <= ap_sync_channel_write_batchnorm_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_17_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_17_V <= ap_sync_channel_write_batchnorm_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_18_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_18_V <= ap_sync_channel_write_batchnorm_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_19_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_19_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_19_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_19_V <= ap_sync_channel_write_batchnorm_19_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_1_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_1_V <= ap_sync_channel_write_batchnorm_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_20_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_20_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_20_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_20_V <= ap_sync_channel_write_batchnorm_20_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_21_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_21_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_21_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_21_V <= ap_sync_channel_write_batchnorm_21_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_22_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_22_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_22_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_22_V <= ap_sync_channel_write_batchnorm_22_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_23_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_23_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_23_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_23_V <= ap_sync_channel_write_batchnorm_23_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_24_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_24_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_24_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_24_V <= ap_sync_channel_write_batchnorm_24_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_25_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_25_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_25_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_25_V <= ap_sync_channel_write_batchnorm_25_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_26_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_26_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_26_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_26_V <= ap_sync_channel_write_batchnorm_26_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_27_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_27_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_27_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_27_V <= ap_sync_channel_write_batchnorm_27_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_2_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_2_V <= ap_sync_channel_write_batchnorm_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_3_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_3_V <= ap_sync_channel_write_batchnorm_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_4_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_4_V <= ap_sync_channel_write_batchnorm_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_5_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_5_V <= ap_sync_channel_write_batchnorm_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_6_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_6_V <= ap_sync_channel_write_batchnorm_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_7_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_7_V <= ap_sync_channel_write_batchnorm_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_8_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_8_V <= ap_sync_channel_write_batchnorm_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_batchnorm_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_batchnorm_9_V <= ap_const_logic_0;
            else
                if (((batch_norm_U0_ap_done and batch_norm_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_batchnorm_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_batchnorm_9_V <= ap_sync_channel_write_batchnorm_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_0_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_0_V <= ap_sync_channel_write_conv_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_10_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_10_V <= ap_sync_channel_write_conv_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_11_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_11_V <= ap_sync_channel_write_conv_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_12_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_12_V <= ap_sync_channel_write_conv_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_13_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_13_V <= ap_sync_channel_write_conv_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_14_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_14_V <= ap_sync_channel_write_conv_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_15_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_15_V <= ap_sync_channel_write_conv_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_16_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_16_V <= ap_sync_channel_write_conv_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_17_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_17_V <= ap_sync_channel_write_conv_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_18_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_18_V <= ap_sync_channel_write_conv_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_19_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_19_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_19_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_19_V <= ap_sync_channel_write_conv_19_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_1_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_1_V <= ap_sync_channel_write_conv_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_20_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_20_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_20_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_20_V <= ap_sync_channel_write_conv_20_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_21_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_21_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_21_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_21_V <= ap_sync_channel_write_conv_21_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_22_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_22_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_22_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_22_V <= ap_sync_channel_write_conv_22_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_23_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_23_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_23_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_23_V <= ap_sync_channel_write_conv_23_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_24_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_24_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_24_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_24_V <= ap_sync_channel_write_conv_24_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_25_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_25_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_25_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_25_V <= ap_sync_channel_write_conv_25_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_26_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_26_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_26_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_26_V <= ap_sync_channel_write_conv_26_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_27_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_27_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_27_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_27_V <= ap_sync_channel_write_conv_27_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_2_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_2_V <= ap_sync_channel_write_conv_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_3_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_3_V <= ap_sync_channel_write_conv_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_4_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_4_V <= ap_sync_channel_write_conv_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_5_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_5_V <= ap_sync_channel_write_conv_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_6_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_6_V <= ap_sync_channel_write_conv_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_7_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_7_V <= ap_sync_channel_write_conv_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_8_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_8_V <= ap_sync_channel_write_conv_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_conv_9_V <= ap_const_logic_0;
            else
                if (((conv2d_3x3_1chan_rev_U0_ap_done and conv2d_3x3_1chan_rev_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv_9_V <= ap_sync_channel_write_conv_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_0_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_0_V <= ap_sync_channel_write_maxpool_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_10_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_10_V <= ap_sync_channel_write_maxpool_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_11_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_11_V <= ap_sync_channel_write_maxpool_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_12_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_12_V <= ap_sync_channel_write_maxpool_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_13_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_13_V <= ap_sync_channel_write_maxpool_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_1_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_1_V <= ap_sync_channel_write_maxpool_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_2_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_2_V <= ap_sync_channel_write_maxpool_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_3_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_3_V <= ap_sync_channel_write_maxpool_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_4_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_4_V <= ap_sync_channel_write_maxpool_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_5_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_5_V <= ap_sync_channel_write_maxpool_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_6_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_6_V <= ap_sync_channel_write_maxpool_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_7_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_7_V <= ap_sync_channel_write_maxpool_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_8_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_8_V <= ap_sync_channel_write_maxpool_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_maxpool_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_maxpool_9_V <= ap_const_logic_0;
            else
                if (((max_pool_1chan_U0_ap_done and max_pool_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_maxpool_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_maxpool_9_V <= ap_sync_channel_write_maxpool_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_0_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_0_V <= ap_sync_channel_write_mean_removed_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_10_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_10_V <= ap_sync_channel_write_mean_removed_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_11_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_11_V <= ap_sync_channel_write_mean_removed_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_12_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_12_V <= ap_sync_channel_write_mean_removed_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_13_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_13_V <= ap_sync_channel_write_mean_removed_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_14_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_14_V <= ap_sync_channel_write_mean_removed_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_15_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_15_V <= ap_sync_channel_write_mean_removed_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_16_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_16_V <= ap_sync_channel_write_mean_removed_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_17_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_17_V <= ap_sync_channel_write_mean_removed_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_18_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_18_V <= ap_sync_channel_write_mean_removed_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_19_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_19_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_19_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_19_V <= ap_sync_channel_write_mean_removed_19_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_1_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_1_V <= ap_sync_channel_write_mean_removed_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_20_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_20_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_20_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_20_V <= ap_sync_channel_write_mean_removed_20_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_21_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_21_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_21_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_21_V <= ap_sync_channel_write_mean_removed_21_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_22_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_22_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_22_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_22_V <= ap_sync_channel_write_mean_removed_22_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_23_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_23_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_23_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_23_V <= ap_sync_channel_write_mean_removed_23_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_24_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_24_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_24_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_24_V <= ap_sync_channel_write_mean_removed_24_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_25_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_25_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_25_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_25_V <= ap_sync_channel_write_mean_removed_25_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_26_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_26_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_26_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_26_V <= ap_sync_channel_write_mean_removed_26_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_27_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_27_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_27_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_27_V <= ap_sync_channel_write_mean_removed_27_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_2_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_2_V <= ap_sync_channel_write_mean_removed_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_3_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_3_V <= ap_sync_channel_write_mean_removed_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_4_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_4_V <= ap_sync_channel_write_mean_removed_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_5_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_5_V <= ap_sync_channel_write_mean_removed_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_6_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_6_V <= ap_sync_channel_write_mean_removed_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_7_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_7_V <= ap_sync_channel_write_mean_removed_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_8_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_8_V <= ap_sync_channel_write_mean_removed_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_removed_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_removed_9_V <= ap_const_logic_0;
            else
                if (((zero_mean_1chan_U0_ap_done and zero_mean_1chan_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_removed_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_removed_9_V <= ap_sync_channel_write_mean_removed_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_0_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_0_V <= ap_sync_channel_write_padded_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_10_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_10_V <= ap_sync_channel_write_padded_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_11_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_11_V <= ap_sync_channel_write_padded_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_12_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_12_V <= ap_sync_channel_write_padded_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_13_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_13_V <= ap_sync_channel_write_padded_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_14_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_14_V <= ap_sync_channel_write_padded_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_15_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_15_V <= ap_sync_channel_write_padded_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_16_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_16_V <= ap_sync_channel_write_padded_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_17_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_17_V <= ap_sync_channel_write_padded_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_18_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_18_V <= ap_sync_channel_write_padded_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_19_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_19_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_19_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_19_V <= ap_sync_channel_write_padded_19_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_1_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_1_V <= ap_sync_channel_write_padded_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_20_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_20_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_20_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_20_V <= ap_sync_channel_write_padded_20_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_21_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_21_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_21_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_21_V <= ap_sync_channel_write_padded_21_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_22_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_22_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_22_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_22_V <= ap_sync_channel_write_padded_22_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_23_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_23_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_23_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_23_V <= ap_sync_channel_write_padded_23_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_24_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_24_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_24_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_24_V <= ap_sync_channel_write_padded_24_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_25_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_25_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_25_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_25_V <= ap_sync_channel_write_padded_25_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_26_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_26_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_26_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_26_V <= ap_sync_channel_write_padded_26_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_27_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_27_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_27_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_27_V <= ap_sync_channel_write_padded_27_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_28_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_28_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_28_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_28_V <= ap_sync_channel_write_padded_28_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_29_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_29_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_29_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_29_V <= ap_sync_channel_write_padded_29_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_2_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_2_V <= ap_sync_channel_write_padded_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_3_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_3_V <= ap_sync_channel_write_padded_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_4_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_4_V <= ap_sync_channel_write_padded_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_5_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_5_V <= ap_sync_channel_write_padded_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_6_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_6_V <= ap_sync_channel_write_padded_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_7_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_7_V <= ap_sync_channel_write_padded_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_8_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_8_V <= ap_sync_channel_write_padded_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_9_V <= ap_const_logic_0;
            else
                if (((efficient_pad_n_1cha_U0_ap_done and efficient_pad_n_1cha_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_9_V <= ap_sync_channel_write_padded_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_0_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_0_V <= ap_sync_channel_write_padded_L2_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_10_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_10_V <= ap_sync_channel_write_padded_L2_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_11_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_11_V <= ap_sync_channel_write_padded_L2_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_12_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_12_V <= ap_sync_channel_write_padded_L2_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_13_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_13_V <= ap_sync_channel_write_padded_L2_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_14_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_14_V <= ap_sync_channel_write_padded_L2_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_15_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_15_V <= ap_sync_channel_write_padded_L2_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_1_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_1_V <= ap_sync_channel_write_padded_L2_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_2_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_2_V <= ap_sync_channel_write_padded_L2_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_3_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_3_V <= ap_sync_channel_write_padded_L2_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_4_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_4_V <= ap_sync_channel_write_padded_L2_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_5_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_5_V <= ap_sync_channel_write_padded_L2_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_6_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_6_V <= ap_sync_channel_write_padded_L2_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_7_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_7_V <= ap_sync_channel_write_padded_L2_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_8_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_8_V <= ap_sync_channel_write_padded_L2_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_padded_L2_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_padded_L2_9_V <= ap_const_logic_0;
            else
                if (((pad_for_conv2_U0_ap_done and pad_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_padded_L2_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_padded_L2_9_V <= ap_sync_channel_write_padded_L2_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_0_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_0_0_V <= ap_const_logic_0;
            else
                if (((resample_U0_ap_done and resample_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_0_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_0_0_V <= ap_sync_channel_write_resampled_0_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_0_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_0_1_V <= ap_const_logic_0;
            else
                if (((resample_U0_ap_done and resample_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_0_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_0_1_V <= ap_sync_channel_write_resampled_0_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_0_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_0_2_V <= ap_const_logic_0;
            else
                if (((resample_U0_ap_done and resample_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_0_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_0_2_V <= ap_sync_channel_write_resampled_0_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_1_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_1_0_V <= ap_const_logic_0;
            else
                if (((resample_U0_ap_done and resample_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_1_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_1_0_V <= ap_sync_channel_write_resampled_1_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_1_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_1_1_V <= ap_const_logic_0;
            else
                if (((resample_U0_ap_done and resample_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_1_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_1_1_V <= ap_sync_channel_write_resampled_1_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_1_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_1_2_V <= ap_const_logic_0;
            else
                if (((resample_U0_ap_done and resample_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_1_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_1_2_V <= ap_sync_channel_write_resampled_1_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_2_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_2_0_V <= ap_const_logic_0;
            else
                if (((resample_U0_ap_done and resample_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_2_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_2_0_V <= ap_sync_channel_write_resampled_2_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_2_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_2_1_V <= ap_const_logic_0;
            else
                if (((resample_U0_ap_done and resample_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_2_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_2_1_V <= ap_sync_channel_write_resampled_2_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_2_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_2_2_V <= ap_const_logic_0;
            else
                if (((resample_U0_ap_done and resample_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_2_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_2_2_V <= ap_sync_channel_write_resampled_2_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_L2_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_L2_0_V <= ap_const_logic_0;
            else
                if (((resample_for_conv2_U0_ap_done and resample_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_L2_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_L2_0_V <= ap_sync_channel_write_resampled_L2_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_L2_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_L2_1_V <= ap_const_logic_0;
            else
                if (((resample_for_conv2_U0_ap_done and resample_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_L2_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_L2_1_V <= ap_sync_channel_write_resampled_L2_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_resampled_L2_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_resampled_L2_2_V <= ap_const_logic_0;
            else
                if (((resample_for_conv2_U0_ap_done and resample_for_conv2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_resampled_L2_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_resampled_L2_2_V <= ap_sync_channel_write_resampled_L2_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready <= ap_sync_conv2d_3x3_1chan_rev_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready <= ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_zero_mean_1chan_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_zero_mean_1chan_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_zero_mean_1chan_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_zero_mean_1chan_U0_ap_ready <= ap_sync_zero_mean_1chan_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    batch_norm_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((batch_norm_U0_ap_ready = ap_const_logic_0) and (ap_sync_ready = ap_const_logic_1))) then 
                batch_norm_U0_ap_ready_count <= std_logic_vector(unsigned(batch_norm_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (batch_norm_U0_ap_ready = ap_const_logic_1))) then 
                batch_norm_U0_ap_ready_count <= std_logic_vector(unsigned(batch_norm_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    conv2d_3x3_1chan_rev_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((conv2d_3x3_1chan_rev_U0_ap_ready = ap_const_logic_0) and (ap_sync_ready = ap_const_logic_1))) then 
                conv2d_3x3_1chan_rev_U0_ap_ready_count <= std_logic_vector(unsigned(conv2d_3x3_1chan_rev_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (conv2d_3x3_1chan_rev_U0_ap_ready = ap_const_logic_1))) then 
                conv2d_3x3_1chan_rev_U0_ap_ready_count <= std_logic_vector(unsigned(conv2d_3x3_1chan_rev_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    conv2d_3x3_4chan_rev_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((conv2d_3x3_4chan_rev_U0_ap_ready = ap_const_logic_0) and (ap_sync_ready = ap_const_logic_1))) then 
                conv2d_3x3_4chan_rev_U0_ap_ready_count <= std_logic_vector(unsigned(conv2d_3x3_4chan_rev_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (conv2d_3x3_4chan_rev_U0_ap_ready = ap_const_logic_1))) then 
                conv2d_3x3_4chan_rev_U0_ap_ready_count <= std_logic_vector(unsigned(conv2d_3x3_4chan_rev_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    zero_mean_1chan_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((zero_mean_1chan_U0_ap_ready = ap_const_logic_0) and (ap_sync_ready = ap_const_logic_1))) then 
                zero_mean_1chan_U0_ap_ready_count <= std_logic_vector(unsigned(zero_mean_1chan_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (zero_mean_1chan_U0_ap_ready = ap_const_logic_1))) then 
                zero_mean_1chan_U0_ap_ready_count <= std_logic_vector(unsigned(zero_mean_1chan_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    ReLU_0_V_t_d1 <= ap_const_lv48_0;
    ReLU_0_V_t_we1 <= ap_const_logic_0;
    ReLU_10_V_t_d1 <= ap_const_lv48_0;
    ReLU_10_V_t_we1 <= ap_const_logic_0;
    ReLU_11_V_t_d1 <= ap_const_lv48_0;
    ReLU_11_V_t_we1 <= ap_const_logic_0;
    ReLU_12_V_t_d1 <= ap_const_lv48_0;
    ReLU_12_V_t_we1 <= ap_const_logic_0;
    ReLU_13_V_t_d1 <= ap_const_lv48_0;
    ReLU_13_V_t_we1 <= ap_const_logic_0;
    ReLU_14_V_t_d1 <= ap_const_lv48_0;
    ReLU_14_V_t_we1 <= ap_const_logic_0;
    ReLU_15_V_t_d1 <= ap_const_lv48_0;
    ReLU_15_V_t_we1 <= ap_const_logic_0;
    ReLU_16_V_t_d1 <= ap_const_lv48_0;
    ReLU_16_V_t_we1 <= ap_const_logic_0;
    ReLU_17_V_t_d1 <= ap_const_lv48_0;
    ReLU_17_V_t_we1 <= ap_const_logic_0;
    ReLU_18_V_t_d1 <= ap_const_lv48_0;
    ReLU_18_V_t_we1 <= ap_const_logic_0;
    ReLU_19_V_t_d1 <= ap_const_lv48_0;
    ReLU_19_V_t_we1 <= ap_const_logic_0;
    ReLU_1_V_t_d1 <= ap_const_lv48_0;
    ReLU_1_V_t_we1 <= ap_const_logic_0;
    ReLU_20_V_t_d1 <= ap_const_lv48_0;
    ReLU_20_V_t_we1 <= ap_const_logic_0;
    ReLU_21_V_t_d1 <= ap_const_lv48_0;
    ReLU_21_V_t_we1 <= ap_const_logic_0;
    ReLU_22_V_t_d1 <= ap_const_lv48_0;
    ReLU_22_V_t_we1 <= ap_const_logic_0;
    ReLU_23_V_t_d1 <= ap_const_lv48_0;
    ReLU_23_V_t_we1 <= ap_const_logic_0;
    ReLU_24_V_t_d1 <= ap_const_lv48_0;
    ReLU_24_V_t_we1 <= ap_const_logic_0;
    ReLU_25_V_t_d1 <= ap_const_lv48_0;
    ReLU_25_V_t_we1 <= ap_const_logic_0;
    ReLU_26_V_t_d1 <= ap_const_lv48_0;
    ReLU_26_V_t_we1 <= ap_const_logic_0;
    ReLU_27_V_t_d1 <= ap_const_lv48_0;
    ReLU_27_V_t_we1 <= ap_const_logic_0;
    ReLU_2_V_t_d1 <= ap_const_lv48_0;
    ReLU_2_V_t_we1 <= ap_const_logic_0;
    ReLU_3_V_t_d1 <= ap_const_lv48_0;
    ReLU_3_V_t_we1 <= ap_const_logic_0;
    ReLU_4_V_t_d1 <= ap_const_lv48_0;
    ReLU_4_V_t_we1 <= ap_const_logic_0;
    ReLU_5_V_t_d1 <= ap_const_lv48_0;
    ReLU_5_V_t_we1 <= ap_const_logic_0;
    ReLU_6_V_t_d1 <= ap_const_lv48_0;
    ReLU_6_V_t_we1 <= ap_const_logic_0;
    ReLU_7_V_t_d1 <= ap_const_lv48_0;
    ReLU_7_V_t_we1 <= ap_const_logic_0;
    ReLU_8_V_t_d1 <= ap_const_lv48_0;
    ReLU_8_V_t_we1 <= ap_const_logic_0;
    ReLU_9_V_t_d1 <= ap_const_lv48_0;
    ReLU_9_V_t_we1 <= ap_const_logic_0;
    ap_channel_done_ReLU_0_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_0_V xor ap_const_logic_1));
    ap_channel_done_ReLU_10_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_10_V xor ap_const_logic_1));
    ap_channel_done_ReLU_11_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_11_V xor ap_const_logic_1));
    ap_channel_done_ReLU_12_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_12_V xor ap_const_logic_1));
    ap_channel_done_ReLU_13_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_13_V xor ap_const_logic_1));
    ap_channel_done_ReLU_14_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_14_V xor ap_const_logic_1));
    ap_channel_done_ReLU_15_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_15_V xor ap_const_logic_1));
    ap_channel_done_ReLU_16_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_16_V xor ap_const_logic_1));
    ap_channel_done_ReLU_17_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_17_V xor ap_const_logic_1));
    ap_channel_done_ReLU_18_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_18_V xor ap_const_logic_1));
    ap_channel_done_ReLU_19_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_19_V xor ap_const_logic_1));
    ap_channel_done_ReLU_1_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_1_V xor ap_const_logic_1));
    ap_channel_done_ReLU_20_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_20_V xor ap_const_logic_1));
    ap_channel_done_ReLU_21_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_21_V xor ap_const_logic_1));
    ap_channel_done_ReLU_22_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_22_V xor ap_const_logic_1));
    ap_channel_done_ReLU_23_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_23_V xor ap_const_logic_1));
    ap_channel_done_ReLU_24_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_24_V xor ap_const_logic_1));
    ap_channel_done_ReLU_25_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_25_V xor ap_const_logic_1));
    ap_channel_done_ReLU_26_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_26_V xor ap_const_logic_1));
    ap_channel_done_ReLU_27_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_27_V xor ap_const_logic_1));
    ap_channel_done_ReLU_2_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_2_V xor ap_const_logic_1));
    ap_channel_done_ReLU_3_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_3_V xor ap_const_logic_1));
    ap_channel_done_ReLU_4_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_4_V xor ap_const_logic_1));
    ap_channel_done_ReLU_5_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_5_V xor ap_const_logic_1));
    ap_channel_done_ReLU_6_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_6_V xor ap_const_logic_1));
    ap_channel_done_ReLU_7_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_7_V xor ap_const_logic_1));
    ap_channel_done_ReLU_8_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_8_V xor ap_const_logic_1));
    ap_channel_done_ReLU_9_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_ReLU_9_V xor ap_const_logic_1));
    ap_channel_done_batchnorm_0_V <= ((ap_sync_reg_channel_write_batchnorm_0_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_10_V <= ((ap_sync_reg_channel_write_batchnorm_10_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_11_V <= ((ap_sync_reg_channel_write_batchnorm_11_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_12_V <= ((ap_sync_reg_channel_write_batchnorm_12_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_13_V <= ((ap_sync_reg_channel_write_batchnorm_13_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_14_V <= ((ap_sync_reg_channel_write_batchnorm_14_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_15_V <= ((ap_sync_reg_channel_write_batchnorm_15_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_16_V <= ((ap_sync_reg_channel_write_batchnorm_16_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_17_V <= ((ap_sync_reg_channel_write_batchnorm_17_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_18_V <= ((ap_sync_reg_channel_write_batchnorm_18_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_19_V <= ((ap_sync_reg_channel_write_batchnorm_19_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_1_V <= ((ap_sync_reg_channel_write_batchnorm_1_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_20_V <= ((ap_sync_reg_channel_write_batchnorm_20_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_21_V <= ((ap_sync_reg_channel_write_batchnorm_21_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_22_V <= ((ap_sync_reg_channel_write_batchnorm_22_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_23_V <= ((ap_sync_reg_channel_write_batchnorm_23_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_24_V <= ((ap_sync_reg_channel_write_batchnorm_24_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_25_V <= ((ap_sync_reg_channel_write_batchnorm_25_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_26_V <= ((ap_sync_reg_channel_write_batchnorm_26_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_27_V <= ((ap_sync_reg_channel_write_batchnorm_27_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_2_V <= ((ap_sync_reg_channel_write_batchnorm_2_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_3_V <= ((ap_sync_reg_channel_write_batchnorm_3_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_4_V <= ((ap_sync_reg_channel_write_batchnorm_4_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_5_V <= ((ap_sync_reg_channel_write_batchnorm_5_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_6_V <= ((ap_sync_reg_channel_write_batchnorm_6_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_7_V <= ((ap_sync_reg_channel_write_batchnorm_7_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_8_V <= ((ap_sync_reg_channel_write_batchnorm_8_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_batchnorm_9_V <= ((ap_sync_reg_channel_write_batchnorm_9_V xor ap_const_logic_1) and batch_norm_U0_ap_done);
    ap_channel_done_conv_0_V <= ((ap_sync_reg_channel_write_conv_0_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_10_V <= ((ap_sync_reg_channel_write_conv_10_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_11_V <= ((ap_sync_reg_channel_write_conv_11_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_12_V <= ((ap_sync_reg_channel_write_conv_12_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_13_V <= ((ap_sync_reg_channel_write_conv_13_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_14_V <= ((ap_sync_reg_channel_write_conv_14_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_15_V <= ((ap_sync_reg_channel_write_conv_15_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_16_V <= ((ap_sync_reg_channel_write_conv_16_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_17_V <= ((ap_sync_reg_channel_write_conv_17_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_18_V <= ((ap_sync_reg_channel_write_conv_18_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_19_V <= ((ap_sync_reg_channel_write_conv_19_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_1_V <= ((ap_sync_reg_channel_write_conv_1_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_20_V <= ((ap_sync_reg_channel_write_conv_20_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_21_V <= ((ap_sync_reg_channel_write_conv_21_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_22_V <= ((ap_sync_reg_channel_write_conv_22_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_23_V <= ((ap_sync_reg_channel_write_conv_23_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_24_V <= ((ap_sync_reg_channel_write_conv_24_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_25_V <= ((ap_sync_reg_channel_write_conv_25_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_26_V <= ((ap_sync_reg_channel_write_conv_26_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_27_V <= ((ap_sync_reg_channel_write_conv_27_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_2_V <= ((ap_sync_reg_channel_write_conv_2_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_3_V <= ((ap_sync_reg_channel_write_conv_3_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_4_V <= ((ap_sync_reg_channel_write_conv_4_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_5_V <= ((ap_sync_reg_channel_write_conv_5_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_6_V <= ((ap_sync_reg_channel_write_conv_6_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_7_V <= ((ap_sync_reg_channel_write_conv_7_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_8_V <= ((ap_sync_reg_channel_write_conv_8_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_conv_9_V <= ((ap_sync_reg_channel_write_conv_9_V xor ap_const_logic_1) and conv2d_3x3_1chan_rev_U0_ap_done);
    ap_channel_done_maxpool_0_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_0_V xor ap_const_logic_1));
    ap_channel_done_maxpool_10_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_10_V xor ap_const_logic_1));
    ap_channel_done_maxpool_11_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_11_V xor ap_const_logic_1));
    ap_channel_done_maxpool_12_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_12_V xor ap_const_logic_1));
    ap_channel_done_maxpool_13_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_13_V xor ap_const_logic_1));
    ap_channel_done_maxpool_1_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_1_V xor ap_const_logic_1));
    ap_channel_done_maxpool_2_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_2_V xor ap_const_logic_1));
    ap_channel_done_maxpool_3_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_3_V xor ap_const_logic_1));
    ap_channel_done_maxpool_4_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_4_V xor ap_const_logic_1));
    ap_channel_done_maxpool_5_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_5_V xor ap_const_logic_1));
    ap_channel_done_maxpool_6_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_6_V xor ap_const_logic_1));
    ap_channel_done_maxpool_7_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_7_V xor ap_const_logic_1));
    ap_channel_done_maxpool_8_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_8_V xor ap_const_logic_1));
    ap_channel_done_maxpool_9_V <= (max_pool_1chan_U0_ap_done and (ap_sync_reg_channel_write_maxpool_9_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_0_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_0_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_10_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_10_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_11_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_11_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_12_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_12_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_13_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_13_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_14_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_14_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_15_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_15_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_16_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_16_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_17_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_17_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_18_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_18_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_19_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_19_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_1_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_1_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_20_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_20_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_21_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_21_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_22_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_22_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_23_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_23_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_24_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_24_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_25_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_25_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_26_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_26_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_27_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_27_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_2_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_2_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_3_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_3_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_4_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_4_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_5_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_5_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_6_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_6_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_7_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_7_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_8_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_8_V xor ap_const_logic_1));
    ap_channel_done_mean_removed_9_V <= (zero_mean_1chan_U0_ap_done and (ap_sync_reg_channel_write_mean_removed_9_V xor ap_const_logic_1));
    ap_channel_done_padded_0_V <= ((ap_sync_reg_channel_write_padded_0_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_10_V <= ((ap_sync_reg_channel_write_padded_10_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_11_V <= ((ap_sync_reg_channel_write_padded_11_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_12_V <= ((ap_sync_reg_channel_write_padded_12_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_13_V <= ((ap_sync_reg_channel_write_padded_13_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_14_V <= ((ap_sync_reg_channel_write_padded_14_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_15_V <= ((ap_sync_reg_channel_write_padded_15_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_16_V <= ((ap_sync_reg_channel_write_padded_16_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_17_V <= ((ap_sync_reg_channel_write_padded_17_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_18_V <= ((ap_sync_reg_channel_write_padded_18_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_19_V <= ((ap_sync_reg_channel_write_padded_19_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_1_V <= ((ap_sync_reg_channel_write_padded_1_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_20_V <= ((ap_sync_reg_channel_write_padded_20_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_21_V <= ((ap_sync_reg_channel_write_padded_21_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_22_V <= ((ap_sync_reg_channel_write_padded_22_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_23_V <= ((ap_sync_reg_channel_write_padded_23_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_24_V <= ((ap_sync_reg_channel_write_padded_24_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_25_V <= ((ap_sync_reg_channel_write_padded_25_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_26_V <= ((ap_sync_reg_channel_write_padded_26_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_27_V <= ((ap_sync_reg_channel_write_padded_27_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_28_V <= ((ap_sync_reg_channel_write_padded_28_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_29_V <= ((ap_sync_reg_channel_write_padded_29_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_2_V <= ((ap_sync_reg_channel_write_padded_2_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_3_V <= ((ap_sync_reg_channel_write_padded_3_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_4_V <= ((ap_sync_reg_channel_write_padded_4_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_5_V <= ((ap_sync_reg_channel_write_padded_5_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_6_V <= ((ap_sync_reg_channel_write_padded_6_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_7_V <= ((ap_sync_reg_channel_write_padded_7_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_8_V <= ((ap_sync_reg_channel_write_padded_8_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_9_V <= ((ap_sync_reg_channel_write_padded_9_V xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_done);
    ap_channel_done_padded_L2_0_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_0_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_10_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_10_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_11_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_11_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_12_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_12_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_13_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_13_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_14_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_14_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_15_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_15_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_1_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_1_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_2_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_2_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_3_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_3_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_4_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_4_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_5_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_5_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_6_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_6_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_7_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_7_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_8_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_8_V xor ap_const_logic_1));
    ap_channel_done_padded_L2_9_V <= (pad_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_padded_L2_9_V xor ap_const_logic_1));
    ap_channel_done_resampled_0_0_V <= (resample_U0_ap_done and (ap_sync_reg_channel_write_resampled_0_0_V xor ap_const_logic_1));
    ap_channel_done_resampled_0_1_V <= (resample_U0_ap_done and (ap_sync_reg_channel_write_resampled_0_1_V xor ap_const_logic_1));
    ap_channel_done_resampled_0_2_V <= (resample_U0_ap_done and (ap_sync_reg_channel_write_resampled_0_2_V xor ap_const_logic_1));
    ap_channel_done_resampled_1_0_V <= (resample_U0_ap_done and (ap_sync_reg_channel_write_resampled_1_0_V xor ap_const_logic_1));
    ap_channel_done_resampled_1_1_V <= (resample_U0_ap_done and (ap_sync_reg_channel_write_resampled_1_1_V xor ap_const_logic_1));
    ap_channel_done_resampled_1_2_V <= (resample_U0_ap_done and (ap_sync_reg_channel_write_resampled_1_2_V xor ap_const_logic_1));
    ap_channel_done_resampled_2_0_V <= (resample_U0_ap_done and (ap_sync_reg_channel_write_resampled_2_0_V xor ap_const_logic_1));
    ap_channel_done_resampled_2_1_V <= (resample_U0_ap_done and (ap_sync_reg_channel_write_resampled_2_1_V xor ap_const_logic_1));
    ap_channel_done_resampled_2_2_V <= (resample_U0_ap_done and (ap_sync_reg_channel_write_resampled_2_2_V xor ap_const_logic_1));
    ap_channel_done_resampled_L2_0_V <= (resample_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_resampled_L2_0_V xor ap_const_logic_1));
    ap_channel_done_resampled_L2_1_V <= (resample_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_resampled_L2_1_V xor ap_const_logic_1));
    ap_channel_done_resampled_L2_2_V <= (resample_for_conv2_U0_ap_done and (ap_sync_reg_channel_write_resampled_L2_2_V xor ap_const_logic_1));
    ap_done <= conv2d_3x3_4chan_rev_U0_ap_done;
    ap_idle <= (zero_mean_1chan_U0_ap_idle and resample_for_conv2_U0_ap_idle and resample_U0_ap_idle and relu_U0_ap_idle and pad_for_conv2_U0_ap_idle and max_pool_1chan_U0_ap_idle and (padded_L2_5_V_t_empty_n xor ap_const_logic_1) and (padded_L2_4_V_t_empty_n xor ap_const_logic_1) and (padded_L2_3_V_t_empty_n xor ap_const_logic_1) and (padded_L2_2_V_t_empty_n xor ap_const_logic_1) and (padded_L2_1_V_t_empty_n xor ap_const_logic_1) and (padded_L2_0_V_t_empty_n xor ap_const_logic_1) and (maxpool_13_V_t_empty_n xor ap_const_logic_1) and (maxpool_12_V_t_empty_n xor ap_const_logic_1) and (maxpool_11_V_t_empty_n xor ap_const_logic_1) and (maxpool_10_V_t_empty_n xor ap_const_logic_1) and (maxpool_9_V_t_empty_n xor ap_const_logic_1) and (maxpool_8_V_t_empty_n xor ap_const_logic_1) and (maxpool_7_V_t_empty_n xor ap_const_logic_1) and (maxpool_6_V_t_empty_n xor ap_const_logic_1) and (maxpool_5_V_t_empty_n xor ap_const_logic_1) and (maxpool_4_V_t_empty_n xor ap_const_logic_1) and (maxpool_3_V_t_empty_n xor ap_const_logic_1) and (maxpool_2_V_t_empty_n xor ap_const_logic_1) and (maxpool_1_V_t_empty_n xor ap_const_logic_1) and (maxpool_0_V_t_empty_n xor ap_const_logic_1) and (ap_const_logic_1 xor ReLU_27_V_t_empty_n) and (ap_const_logic_1 xor ReLU_26_V_t_empty_n) and (ap_const_logic_1 xor ReLU_25_V_t_empty_n) and (ap_const_logic_1 xor ReLU_24_V_t_empty_n) and (ap_const_logic_1 xor ReLU_23_V_t_empty_n) and (ap_const_logic_1 xor ReLU_22_V_t_empty_n) and (ap_const_logic_1 xor ReLU_21_V_t_empty_n) and (ap_const_logic_1 xor ReLU_20_V_t_empty_n) and (ap_const_logic_1 xor ReLU_19_V_t_empty_n) and (ap_const_logic_1 xor ReLU_18_V_t_empty_n) and (ap_const_logic_1 xor ReLU_17_V_t_empty_n) and (ap_const_logic_1 xor ReLU_16_V_t_empty_n) and (ap_const_logic_1 xor ReLU_15_V_t_empty_n) and (ap_const_logic_1 xor ReLU_14_V_t_empty_n) and (ap_const_logic_1 xor ReLU_13_V_t_empty_n) and (ap_const_logic_1 xor ReLU_12_V_t_empty_n) and (ap_const_logic_1 xor ReLU_11_V_t_empty_n) and (ap_const_logic_1 xor ReLU_10_V_t_empty_n) and (ap_const_logic_1 xor ReLU_9_V_t_empty_n) and (ap_const_logic_1 xor ReLU_8_V_t_empty_n) and (ap_const_logic_1 xor ReLU_7_V_t_empty_n) and (ap_const_logic_1 xor ReLU_6_V_t_empty_n) and (ap_const_logic_1 xor ReLU_5_V_t_empty_n) and (ap_const_logic_1 xor ReLU_4_V_t_empty_n) and (ap_const_logic_1 xor ReLU_3_V_t_empty_n) and (ap_const_logic_1 xor ReLU_2_V_t_empty_n) and (ap_const_logic_1 xor ReLU_1_V_t_empty_n) and (ap_const_logic_1 xor ReLU_0_V_t_empty_n) and (batchnorm_27_V_t_empty_n xor ap_const_logic_1) and (batchnorm_26_V_t_empty_n xor ap_const_logic_1) and (batchnorm_25_V_t_empty_n xor ap_const_logic_1) and (batchnorm_24_V_t_empty_n xor ap_const_logic_1) and (batchnorm_23_V_t_empty_n xor ap_const_logic_1) and (batchnorm_22_V_t_empty_n xor ap_const_logic_1) and (batchnorm_21_V_t_empty_n xor ap_const_logic_1) and (batchnorm_20_V_t_empty_n xor ap_const_logic_1) and (batchnorm_19_V_t_empty_n xor ap_const_logic_1) and (batchnorm_18_V_t_empty_n xor ap_const_logic_1) and (batchnorm_17_V_t_empty_n xor ap_const_logic_1) and (batchnorm_16_V_t_empty_n xor ap_const_logic_1) and (batchnorm_15_V_t_empty_n xor ap_const_logic_1) and (batchnorm_14_V_t_empty_n xor ap_const_logic_1) and (batchnorm_13_V_t_empty_n xor ap_const_logic_1) and (batchnorm_12_V_t_empty_n xor ap_const_logic_1) and (batchnorm_11_V_t_empty_n xor ap_const_logic_1) and (batchnorm_10_V_t_empty_n xor ap_const_logic_1) and (batchnorm_9_V_t_empty_n xor ap_const_logic_1) and (batchnorm_8_V_t_empty_n xor ap_const_logic_1) and (batchnorm_7_V_t_empty_n xor ap_const_logic_1) and (batchnorm_6_V_t_empty_n xor ap_const_logic_1) and (batchnorm_5_V_t_empty_n xor ap_const_logic_1) and (batchnorm_4_V_t_empty_n xor ap_const_logic_1) and (batchnorm_3_V_t_empty_n xor ap_const_logic_1) and (batchnorm_2_V_t_empty_n xor ap_const_logic_1) and (batchnorm_1_V_t_empty_n xor ap_const_logic_1) and (batchnorm_0_V_t_empty_n xor ap_const_logic_1) and (conv_27_V_t_empty_n xor ap_const_logic_1) and (conv_26_V_t_empty_n xor ap_const_logic_1) and (conv_25_V_t_empty_n xor ap_const_logic_1) and (conv_24_V_t_empty_n xor ap_const_logic_1) and (conv_23_V_t_empty_n xor ap_const_logic_1) and (conv_22_V_t_empty_n xor ap_const_logic_1) and (conv_21_V_t_empty_n xor ap_const_logic_1) and (conv_20_V_t_empty_n xor ap_const_logic_1) and (conv_19_V_t_empty_n xor ap_const_logic_1) and (conv_18_V_t_empty_n xor ap_const_logic_1) and (conv_17_V_t_empty_n xor ap_const_logic_1) and (conv_16_V_t_empty_n xor ap_const_logic_1) and (conv_15_V_t_empty_n xor ap_const_logic_1) and (conv_14_V_t_empty_n xor ap_const_logic_1) and (conv_13_V_t_empty_n xor ap_const_logic_1) and (conv_12_V_t_empty_n xor ap_const_logic_1) and (conv_11_V_t_empty_n xor ap_const_logic_1) and (conv_10_V_t_empty_n xor ap_const_logic_1) and (conv_9_V_t_empty_n xor ap_const_logic_1) and (conv_8_V_t_empty_n xor ap_const_logic_1) and (conv_7_V_t_empty_n xor ap_const_logic_1) and (conv_6_V_t_empty_n xor ap_const_logic_1) and (conv_5_V_t_empty_n xor ap_const_logic_1) and (conv_4_V_t_empty_n xor ap_const_logic_1) and (conv_3_V_t_empty_n xor ap_const_logic_1) and (conv_2_V_t_empty_n xor ap_const_logic_1) and (conv_1_V_t_empty_n xor ap_const_logic_1) and (conv_0_V_t_empty_n xor ap_const_logic_1) and (resampled_2_2_V_t_empty_n xor ap_const_logic_1) and (resampled_2_1_V_t_empty_n xor ap_const_logic_1) and (resampled_2_0_V_t_empty_n xor ap_const_logic_1) and (resampled_1_2_V_t_empty_n xor ap_const_logic_1) and (resampled_1_1_V_t_empty_n xor ap_const_logic_1) and (resampled_1_0_V_t_empty_n xor ap_const_logic_1) and (resampled_0_2_V_t_empty_n xor ap_const_logic_1) and (resampled_0_1_V_t_empty_n xor ap_const_logic_1) and (resampled_0_0_V_t_empty_n xor ap_const_logic_1) and (padded_29_V_t_empty_n xor ap_const_logic_1) and (padded_28_V_t_empty_n xor ap_const_logic_1) and (padded_27_V_t_empty_n xor ap_const_logic_1) and (padded_26_V_t_empty_n xor ap_const_logic_1) and (padded_25_V_t_empty_n xor ap_const_logic_1) and (padded_24_V_t_empty_n xor ap_const_logic_1) and (padded_23_V_t_empty_n xor ap_const_logic_1) and (padded_22_V_t_empty_n xor ap_const_logic_1) and (padded_21_V_t_empty_n xor ap_const_logic_1) and (padded_20_V_t_empty_n xor ap_const_logic_1) and (padded_19_V_t_empty_n xor ap_const_logic_1) and (padded_18_V_t_empty_n xor ap_const_logic_1) and (padded_17_V_t_empty_n xor ap_const_logic_1) and (padded_16_V_t_empty_n xor ap_const_logic_1) and (padded_15_V_t_empty_n xor ap_const_logic_1) and (padded_14_V_t_empty_n xor ap_const_logic_1) and (padded_13_V_t_empty_n xor ap_const_logic_1) and (padded_12_V_t_empty_n xor ap_const_logic_1) and (padded_11_V_t_empty_n xor ap_const_logic_1) and (padded_10_V_t_empty_n xor ap_const_logic_1) and (padded_9_V_t_empty_n xor ap_const_logic_1) and (padded_8_V_t_empty_n xor ap_const_logic_1) and (padded_7_V_t_empty_n xor ap_const_logic_1) and (padded_6_V_t_empty_n xor ap_const_logic_1) and (padded_5_V_t_empty_n xor ap_const_logic_1) and (padded_4_V_t_empty_n xor ap_const_logic_1) and (padded_3_V_t_empty_n xor ap_const_logic_1) and (padded_2_V_t_empty_n xor ap_const_logic_1) and (padded_1_V_t_empty_n xor ap_const_logic_1) and (padded_0_V_t_empty_n xor ap_const_logic_1) and (mean_removed_27_V_t_empty_n xor ap_const_logic_1) and (mean_removed_26_V_t_empty_n xor ap_const_logic_1) and (mean_removed_25_V_t_empty_n xor ap_const_logic_1) and (mean_removed_24_V_t_empty_n xor ap_const_logic_1) and (mean_removed_23_V_t_empty_n xor ap_const_logic_1) and (mean_removed_22_V_t_empty_n xor ap_const_logic_1) and (mean_removed_21_V_t_empty_n xor ap_const_logic_1) and (mean_removed_20_V_t_empty_n xor ap_const_logic_1) and (mean_removed_19_V_t_empty_n xor ap_const_logic_1) and (mean_removed_18_V_t_empty_n xor ap_const_logic_1) and (mean_removed_17_V_t_empty_n xor ap_const_logic_1) and (mean_removed_16_V_t_empty_n xor ap_const_logic_1) and (mean_removed_15_V_t_empty_n xor ap_const_logic_1) and (mean_removed_14_V_t_empty_n xor ap_const_logic_1) and (mean_removed_13_V_t_empty_n xor ap_const_logic_1) and (mean_removed_12_V_t_empty_n xor ap_const_logic_1) and (mean_removed_11_V_t_empty_n xor ap_const_logic_1) and (mean_removed_10_V_t_empty_n xor ap_const_logic_1) and (mean_removed_9_V_t_empty_n xor ap_const_logic_1) and (mean_removed_8_V_t_empty_n xor ap_const_logic_1) and (mean_removed_7_V_t_empty_n xor ap_const_logic_1) and (mean_removed_6_V_t_empty_n xor ap_const_logic_1) and (mean_removed_5_V_t_empty_n xor ap_const_logic_1) and (mean_removed_4_V_t_empty_n xor ap_const_logic_1) and (mean_removed_3_V_t_empty_n xor ap_const_logic_1) and (mean_removed_2_V_t_empty_n xor ap_const_logic_1) and (mean_removed_1_V_t_empty_n xor ap_const_logic_1) and (mean_removed_0_V_t_empty_n xor ap_const_logic_1) and (resampled_L2_2_V_t_empty_n xor ap_const_logic_1) and (resampled_L2_1_V_t_empty_n xor ap_const_logic_1) and (resampled_L2_0_V_t_empty_n xor ap_const_logic_1) and (padded_L2_15_V_t_empty_n xor ap_const_logic_1) and (padded_L2_14_V_t_empty_n xor ap_const_logic_1) and (padded_L2_13_V_t_empty_n xor ap_const_logic_1) and (padded_L2_12_V_t_empty_n xor ap_const_logic_1) and (padded_L2_11_V_t_empty_n xor ap_const_logic_1) and (padded_L2_10_V_t_empty_n xor ap_const_logic_1) and (padded_L2_9_V_t_empty_n xor ap_const_logic_1) and (padded_L2_8_V_t_empty_n xor ap_const_logic_1) and (padded_L2_7_V_t_empty_n xor ap_const_logic_1) and (padded_L2_6_V_t_empty_n xor ap_const_logic_1) and efficient_pad_n_1cha_U0_ap_idle and conv2d_3x3_4chan_rev_U0_ap_idle and conv2d_3x3_1chan_rev_U0_ap_idle and batch_norm_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_batch_norm_U0_ap_ready <= (batch_norm_U0_ap_ready or ap_sync_reg_batch_norm_U0_ap_ready);
    ap_sync_channel_write_ReLU_0_V <= ((relu_U0_activations_0_V_full_n and ap_channel_done_ReLU_0_V) or ap_sync_reg_channel_write_ReLU_0_V);
    ap_sync_channel_write_ReLU_10_V <= ((relu_U0_activations_10_V_full_n and ap_channel_done_ReLU_10_V) or ap_sync_reg_channel_write_ReLU_10_V);
    ap_sync_channel_write_ReLU_11_V <= ((relu_U0_activations_11_V_full_n and ap_channel_done_ReLU_11_V) or ap_sync_reg_channel_write_ReLU_11_V);
    ap_sync_channel_write_ReLU_12_V <= ((relu_U0_activations_12_V_full_n and ap_channel_done_ReLU_12_V) or ap_sync_reg_channel_write_ReLU_12_V);
    ap_sync_channel_write_ReLU_13_V <= ((relu_U0_activations_13_V_full_n and ap_channel_done_ReLU_13_V) or ap_sync_reg_channel_write_ReLU_13_V);
    ap_sync_channel_write_ReLU_14_V <= ((relu_U0_activations_14_V_full_n and ap_channel_done_ReLU_14_V) or ap_sync_reg_channel_write_ReLU_14_V);
    ap_sync_channel_write_ReLU_15_V <= ((relu_U0_activations_15_V_full_n and ap_channel_done_ReLU_15_V) or ap_sync_reg_channel_write_ReLU_15_V);
    ap_sync_channel_write_ReLU_16_V <= ((relu_U0_activations_16_V_full_n and ap_channel_done_ReLU_16_V) or ap_sync_reg_channel_write_ReLU_16_V);
    ap_sync_channel_write_ReLU_17_V <= ((relu_U0_activations_17_V_full_n and ap_channel_done_ReLU_17_V) or ap_sync_reg_channel_write_ReLU_17_V);
    ap_sync_channel_write_ReLU_18_V <= ((relu_U0_activations_18_V_full_n and ap_channel_done_ReLU_18_V) or ap_sync_reg_channel_write_ReLU_18_V);
    ap_sync_channel_write_ReLU_19_V <= ((relu_U0_activations_19_V_full_n and ap_channel_done_ReLU_19_V) or ap_sync_reg_channel_write_ReLU_19_V);
    ap_sync_channel_write_ReLU_1_V <= ((relu_U0_activations_1_V_full_n and ap_channel_done_ReLU_1_V) or ap_sync_reg_channel_write_ReLU_1_V);
    ap_sync_channel_write_ReLU_20_V <= ((relu_U0_activations_20_V_full_n and ap_channel_done_ReLU_20_V) or ap_sync_reg_channel_write_ReLU_20_V);
    ap_sync_channel_write_ReLU_21_V <= ((relu_U0_activations_21_V_full_n and ap_channel_done_ReLU_21_V) or ap_sync_reg_channel_write_ReLU_21_V);
    ap_sync_channel_write_ReLU_22_V <= ((relu_U0_activations_22_V_full_n and ap_channel_done_ReLU_22_V) or ap_sync_reg_channel_write_ReLU_22_V);
    ap_sync_channel_write_ReLU_23_V <= ((relu_U0_activations_23_V_full_n and ap_channel_done_ReLU_23_V) or ap_sync_reg_channel_write_ReLU_23_V);
    ap_sync_channel_write_ReLU_24_V <= ((relu_U0_activations_24_V_full_n and ap_channel_done_ReLU_24_V) or ap_sync_reg_channel_write_ReLU_24_V);
    ap_sync_channel_write_ReLU_25_V <= ((relu_U0_activations_25_V_full_n and ap_channel_done_ReLU_25_V) or ap_sync_reg_channel_write_ReLU_25_V);
    ap_sync_channel_write_ReLU_26_V <= ((relu_U0_activations_26_V_full_n and ap_channel_done_ReLU_26_V) or ap_sync_reg_channel_write_ReLU_26_V);
    ap_sync_channel_write_ReLU_27_V <= ((relu_U0_activations_27_V_full_n and ap_channel_done_ReLU_27_V) or ap_sync_reg_channel_write_ReLU_27_V);
    ap_sync_channel_write_ReLU_2_V <= ((relu_U0_activations_2_V_full_n and ap_channel_done_ReLU_2_V) or ap_sync_reg_channel_write_ReLU_2_V);
    ap_sync_channel_write_ReLU_3_V <= ((relu_U0_activations_3_V_full_n and ap_channel_done_ReLU_3_V) or ap_sync_reg_channel_write_ReLU_3_V);
    ap_sync_channel_write_ReLU_4_V <= ((relu_U0_activations_4_V_full_n and ap_channel_done_ReLU_4_V) or ap_sync_reg_channel_write_ReLU_4_V);
    ap_sync_channel_write_ReLU_5_V <= ((relu_U0_activations_5_V_full_n and ap_channel_done_ReLU_5_V) or ap_sync_reg_channel_write_ReLU_5_V);
    ap_sync_channel_write_ReLU_6_V <= ((relu_U0_activations_6_V_full_n and ap_channel_done_ReLU_6_V) or ap_sync_reg_channel_write_ReLU_6_V);
    ap_sync_channel_write_ReLU_7_V <= ((relu_U0_activations_7_V_full_n and ap_channel_done_ReLU_7_V) or ap_sync_reg_channel_write_ReLU_7_V);
    ap_sync_channel_write_ReLU_8_V <= ((relu_U0_activations_8_V_full_n and ap_channel_done_ReLU_8_V) or ap_sync_reg_channel_write_ReLU_8_V);
    ap_sync_channel_write_ReLU_9_V <= ((relu_U0_activations_9_V_full_n and ap_channel_done_ReLU_9_V) or ap_sync_reg_channel_write_ReLU_9_V);
    ap_sync_channel_write_batchnorm_0_V <= ((batch_norm_U0_out_image_0_V_full_n and ap_channel_done_batchnorm_0_V) or ap_sync_reg_channel_write_batchnorm_0_V);
    ap_sync_channel_write_batchnorm_10_V <= ((batch_norm_U0_out_image_10_V_full_n and ap_channel_done_batchnorm_10_V) or ap_sync_reg_channel_write_batchnorm_10_V);
    ap_sync_channel_write_batchnorm_11_V <= ((batch_norm_U0_out_image_11_V_full_n and ap_channel_done_batchnorm_11_V) or ap_sync_reg_channel_write_batchnorm_11_V);
    ap_sync_channel_write_batchnorm_12_V <= ((batch_norm_U0_out_image_12_V_full_n and ap_channel_done_batchnorm_12_V) or ap_sync_reg_channel_write_batchnorm_12_V);
    ap_sync_channel_write_batchnorm_13_V <= ((batch_norm_U0_out_image_13_V_full_n and ap_channel_done_batchnorm_13_V) or ap_sync_reg_channel_write_batchnorm_13_V);
    ap_sync_channel_write_batchnorm_14_V <= ((batch_norm_U0_out_image_14_V_full_n and ap_channel_done_batchnorm_14_V) or ap_sync_reg_channel_write_batchnorm_14_V);
    ap_sync_channel_write_batchnorm_15_V <= ((batch_norm_U0_out_image_15_V_full_n and ap_channel_done_batchnorm_15_V) or ap_sync_reg_channel_write_batchnorm_15_V);
    ap_sync_channel_write_batchnorm_16_V <= ((batch_norm_U0_out_image_16_V_full_n and ap_channel_done_batchnorm_16_V) or ap_sync_reg_channel_write_batchnorm_16_V);
    ap_sync_channel_write_batchnorm_17_V <= ((batch_norm_U0_out_image_17_V_full_n and ap_channel_done_batchnorm_17_V) or ap_sync_reg_channel_write_batchnorm_17_V);
    ap_sync_channel_write_batchnorm_18_V <= ((batch_norm_U0_out_image_18_V_full_n and ap_channel_done_batchnorm_18_V) or ap_sync_reg_channel_write_batchnorm_18_V);
    ap_sync_channel_write_batchnorm_19_V <= ((batch_norm_U0_out_image_19_V_full_n and ap_channel_done_batchnorm_19_V) or ap_sync_reg_channel_write_batchnorm_19_V);
    ap_sync_channel_write_batchnorm_1_V <= ((batch_norm_U0_out_image_1_V_full_n and ap_channel_done_batchnorm_1_V) or ap_sync_reg_channel_write_batchnorm_1_V);
    ap_sync_channel_write_batchnorm_20_V <= ((batch_norm_U0_out_image_20_V_full_n and ap_channel_done_batchnorm_20_V) or ap_sync_reg_channel_write_batchnorm_20_V);
    ap_sync_channel_write_batchnorm_21_V <= ((batch_norm_U0_out_image_21_V_full_n and ap_channel_done_batchnorm_21_V) or ap_sync_reg_channel_write_batchnorm_21_V);
    ap_sync_channel_write_batchnorm_22_V <= ((batch_norm_U0_out_image_22_V_full_n and ap_channel_done_batchnorm_22_V) or ap_sync_reg_channel_write_batchnorm_22_V);
    ap_sync_channel_write_batchnorm_23_V <= ((batch_norm_U0_out_image_23_V_full_n and ap_channel_done_batchnorm_23_V) or ap_sync_reg_channel_write_batchnorm_23_V);
    ap_sync_channel_write_batchnorm_24_V <= ((batch_norm_U0_out_image_24_V_full_n and ap_channel_done_batchnorm_24_V) or ap_sync_reg_channel_write_batchnorm_24_V);
    ap_sync_channel_write_batchnorm_25_V <= ((batch_norm_U0_out_image_25_V_full_n and ap_channel_done_batchnorm_25_V) or ap_sync_reg_channel_write_batchnorm_25_V);
    ap_sync_channel_write_batchnorm_26_V <= ((batch_norm_U0_out_image_26_V_full_n and ap_channel_done_batchnorm_26_V) or ap_sync_reg_channel_write_batchnorm_26_V);
    ap_sync_channel_write_batchnorm_27_V <= ((batch_norm_U0_out_image_27_V_full_n and ap_channel_done_batchnorm_27_V) or ap_sync_reg_channel_write_batchnorm_27_V);
    ap_sync_channel_write_batchnorm_2_V <= ((batch_norm_U0_out_image_2_V_full_n and ap_channel_done_batchnorm_2_V) or ap_sync_reg_channel_write_batchnorm_2_V);
    ap_sync_channel_write_batchnorm_3_V <= ((batch_norm_U0_out_image_3_V_full_n and ap_channel_done_batchnorm_3_V) or ap_sync_reg_channel_write_batchnorm_3_V);
    ap_sync_channel_write_batchnorm_4_V <= ((batch_norm_U0_out_image_4_V_full_n and ap_channel_done_batchnorm_4_V) or ap_sync_reg_channel_write_batchnorm_4_V);
    ap_sync_channel_write_batchnorm_5_V <= ((batch_norm_U0_out_image_5_V_full_n and ap_channel_done_batchnorm_5_V) or ap_sync_reg_channel_write_batchnorm_5_V);
    ap_sync_channel_write_batchnorm_6_V <= ((batch_norm_U0_out_image_6_V_full_n and ap_channel_done_batchnorm_6_V) or ap_sync_reg_channel_write_batchnorm_6_V);
    ap_sync_channel_write_batchnorm_7_V <= ((batch_norm_U0_out_image_7_V_full_n and ap_channel_done_batchnorm_7_V) or ap_sync_reg_channel_write_batchnorm_7_V);
    ap_sync_channel_write_batchnorm_8_V <= ((batch_norm_U0_out_image_8_V_full_n and ap_channel_done_batchnorm_8_V) or ap_sync_reg_channel_write_batchnorm_8_V);
    ap_sync_channel_write_batchnorm_9_V <= ((batch_norm_U0_out_image_9_V_full_n and ap_channel_done_batchnorm_9_V) or ap_sync_reg_channel_write_batchnorm_9_V);
    ap_sync_channel_write_conv_0_V <= ((conv2d_3x3_1chan_rev_U0_out_image_0_V_full_n and ap_channel_done_conv_0_V) or ap_sync_reg_channel_write_conv_0_V);
    ap_sync_channel_write_conv_10_V <= ((conv2d_3x3_1chan_rev_U0_out_image_10_V_full_n and ap_channel_done_conv_10_V) or ap_sync_reg_channel_write_conv_10_V);
    ap_sync_channel_write_conv_11_V <= ((conv2d_3x3_1chan_rev_U0_out_image_11_V_full_n and ap_channel_done_conv_11_V) or ap_sync_reg_channel_write_conv_11_V);
    ap_sync_channel_write_conv_12_V <= ((conv2d_3x3_1chan_rev_U0_out_image_12_V_full_n and ap_channel_done_conv_12_V) or ap_sync_reg_channel_write_conv_12_V);
    ap_sync_channel_write_conv_13_V <= ((conv2d_3x3_1chan_rev_U0_out_image_13_V_full_n and ap_channel_done_conv_13_V) or ap_sync_reg_channel_write_conv_13_V);
    ap_sync_channel_write_conv_14_V <= ((conv2d_3x3_1chan_rev_U0_out_image_14_V_full_n and ap_channel_done_conv_14_V) or ap_sync_reg_channel_write_conv_14_V);
    ap_sync_channel_write_conv_15_V <= ((conv2d_3x3_1chan_rev_U0_out_image_15_V_full_n and ap_channel_done_conv_15_V) or ap_sync_reg_channel_write_conv_15_V);
    ap_sync_channel_write_conv_16_V <= ((conv2d_3x3_1chan_rev_U0_out_image_16_V_full_n and ap_channel_done_conv_16_V) or ap_sync_reg_channel_write_conv_16_V);
    ap_sync_channel_write_conv_17_V <= ((conv2d_3x3_1chan_rev_U0_out_image_17_V_full_n and ap_channel_done_conv_17_V) or ap_sync_reg_channel_write_conv_17_V);
    ap_sync_channel_write_conv_18_V <= ((conv2d_3x3_1chan_rev_U0_out_image_18_V_full_n and ap_channel_done_conv_18_V) or ap_sync_reg_channel_write_conv_18_V);
    ap_sync_channel_write_conv_19_V <= ((conv2d_3x3_1chan_rev_U0_out_image_19_V_full_n and ap_channel_done_conv_19_V) or ap_sync_reg_channel_write_conv_19_V);
    ap_sync_channel_write_conv_1_V <= ((conv2d_3x3_1chan_rev_U0_out_image_1_V_full_n and ap_channel_done_conv_1_V) or ap_sync_reg_channel_write_conv_1_V);
    ap_sync_channel_write_conv_20_V <= ((conv2d_3x3_1chan_rev_U0_out_image_20_V_full_n and ap_channel_done_conv_20_V) or ap_sync_reg_channel_write_conv_20_V);
    ap_sync_channel_write_conv_21_V <= ((conv2d_3x3_1chan_rev_U0_out_image_21_V_full_n and ap_channel_done_conv_21_V) or ap_sync_reg_channel_write_conv_21_V);
    ap_sync_channel_write_conv_22_V <= ((conv2d_3x3_1chan_rev_U0_out_image_22_V_full_n and ap_channel_done_conv_22_V) or ap_sync_reg_channel_write_conv_22_V);
    ap_sync_channel_write_conv_23_V <= ((conv2d_3x3_1chan_rev_U0_out_image_23_V_full_n and ap_channel_done_conv_23_V) or ap_sync_reg_channel_write_conv_23_V);
    ap_sync_channel_write_conv_24_V <= ((conv2d_3x3_1chan_rev_U0_out_image_24_V_full_n and ap_channel_done_conv_24_V) or ap_sync_reg_channel_write_conv_24_V);
    ap_sync_channel_write_conv_25_V <= ((conv2d_3x3_1chan_rev_U0_out_image_25_V_full_n and ap_channel_done_conv_25_V) or ap_sync_reg_channel_write_conv_25_V);
    ap_sync_channel_write_conv_26_V <= ((conv2d_3x3_1chan_rev_U0_out_image_26_V_full_n and ap_channel_done_conv_26_V) or ap_sync_reg_channel_write_conv_26_V);
    ap_sync_channel_write_conv_27_V <= ((conv2d_3x3_1chan_rev_U0_out_image_27_V_full_n and ap_channel_done_conv_27_V) or ap_sync_reg_channel_write_conv_27_V);
    ap_sync_channel_write_conv_2_V <= ((conv2d_3x3_1chan_rev_U0_out_image_2_V_full_n and ap_channel_done_conv_2_V) or ap_sync_reg_channel_write_conv_2_V);
    ap_sync_channel_write_conv_3_V <= ((conv2d_3x3_1chan_rev_U0_out_image_3_V_full_n and ap_channel_done_conv_3_V) or ap_sync_reg_channel_write_conv_3_V);
    ap_sync_channel_write_conv_4_V <= ((conv2d_3x3_1chan_rev_U0_out_image_4_V_full_n and ap_channel_done_conv_4_V) or ap_sync_reg_channel_write_conv_4_V);
    ap_sync_channel_write_conv_5_V <= ((conv2d_3x3_1chan_rev_U0_out_image_5_V_full_n and ap_channel_done_conv_5_V) or ap_sync_reg_channel_write_conv_5_V);
    ap_sync_channel_write_conv_6_V <= ((conv2d_3x3_1chan_rev_U0_out_image_6_V_full_n and ap_channel_done_conv_6_V) or ap_sync_reg_channel_write_conv_6_V);
    ap_sync_channel_write_conv_7_V <= ((conv2d_3x3_1chan_rev_U0_out_image_7_V_full_n and ap_channel_done_conv_7_V) or ap_sync_reg_channel_write_conv_7_V);
    ap_sync_channel_write_conv_8_V <= ((conv2d_3x3_1chan_rev_U0_out_image_8_V_full_n and ap_channel_done_conv_8_V) or ap_sync_reg_channel_write_conv_8_V);
    ap_sync_channel_write_conv_9_V <= ((conv2d_3x3_1chan_rev_U0_out_image_9_V_full_n and ap_channel_done_conv_9_V) or ap_sync_reg_channel_write_conv_9_V);
    ap_sync_channel_write_maxpool_0_V <= ((max_pool_1chan_U0_out_image_0_V_full_n and ap_channel_done_maxpool_0_V) or ap_sync_reg_channel_write_maxpool_0_V);
    ap_sync_channel_write_maxpool_10_V <= ((max_pool_1chan_U0_out_image_10_V_full_n and ap_channel_done_maxpool_10_V) or ap_sync_reg_channel_write_maxpool_10_V);
    ap_sync_channel_write_maxpool_11_V <= ((max_pool_1chan_U0_out_image_11_V_full_n and ap_channel_done_maxpool_11_V) or ap_sync_reg_channel_write_maxpool_11_V);
    ap_sync_channel_write_maxpool_12_V <= ((max_pool_1chan_U0_out_image_12_V_full_n and ap_channel_done_maxpool_12_V) or ap_sync_reg_channel_write_maxpool_12_V);
    ap_sync_channel_write_maxpool_13_V <= ((max_pool_1chan_U0_out_image_13_V_full_n and ap_channel_done_maxpool_13_V) or ap_sync_reg_channel_write_maxpool_13_V);
    ap_sync_channel_write_maxpool_1_V <= ((max_pool_1chan_U0_out_image_1_V_full_n and ap_channel_done_maxpool_1_V) or ap_sync_reg_channel_write_maxpool_1_V);
    ap_sync_channel_write_maxpool_2_V <= ((max_pool_1chan_U0_out_image_2_V_full_n and ap_channel_done_maxpool_2_V) or ap_sync_reg_channel_write_maxpool_2_V);
    ap_sync_channel_write_maxpool_3_V <= ((max_pool_1chan_U0_out_image_3_V_full_n and ap_channel_done_maxpool_3_V) or ap_sync_reg_channel_write_maxpool_3_V);
    ap_sync_channel_write_maxpool_4_V <= ((max_pool_1chan_U0_out_image_4_V_full_n and ap_channel_done_maxpool_4_V) or ap_sync_reg_channel_write_maxpool_4_V);
    ap_sync_channel_write_maxpool_5_V <= ((max_pool_1chan_U0_out_image_5_V_full_n and ap_channel_done_maxpool_5_V) or ap_sync_reg_channel_write_maxpool_5_V);
    ap_sync_channel_write_maxpool_6_V <= ((max_pool_1chan_U0_out_image_6_V_full_n and ap_channel_done_maxpool_6_V) or ap_sync_reg_channel_write_maxpool_6_V);
    ap_sync_channel_write_maxpool_7_V <= ((max_pool_1chan_U0_out_image_7_V_full_n and ap_channel_done_maxpool_7_V) or ap_sync_reg_channel_write_maxpool_7_V);
    ap_sync_channel_write_maxpool_8_V <= ((max_pool_1chan_U0_out_image_8_V_full_n and ap_channel_done_maxpool_8_V) or ap_sync_reg_channel_write_maxpool_8_V);
    ap_sync_channel_write_maxpool_9_V <= ((max_pool_1chan_U0_out_image_9_V_full_n and ap_channel_done_maxpool_9_V) or ap_sync_reg_channel_write_maxpool_9_V);
    ap_sync_channel_write_mean_removed_0_V <= ((zero_mean_1chan_U0_out_image_0_V_full_n and ap_channel_done_mean_removed_0_V) or ap_sync_reg_channel_write_mean_removed_0_V);
    ap_sync_channel_write_mean_removed_10_V <= ((zero_mean_1chan_U0_out_image_10_V_full_n and ap_channel_done_mean_removed_10_V) or ap_sync_reg_channel_write_mean_removed_10_V);
    ap_sync_channel_write_mean_removed_11_V <= ((zero_mean_1chan_U0_out_image_11_V_full_n and ap_channel_done_mean_removed_11_V) or ap_sync_reg_channel_write_mean_removed_11_V);
    ap_sync_channel_write_mean_removed_12_V <= ((zero_mean_1chan_U0_out_image_12_V_full_n and ap_channel_done_mean_removed_12_V) or ap_sync_reg_channel_write_mean_removed_12_V);
    ap_sync_channel_write_mean_removed_13_V <= ((zero_mean_1chan_U0_out_image_13_V_full_n and ap_channel_done_mean_removed_13_V) or ap_sync_reg_channel_write_mean_removed_13_V);
    ap_sync_channel_write_mean_removed_14_V <= ((zero_mean_1chan_U0_out_image_14_V_full_n and ap_channel_done_mean_removed_14_V) or ap_sync_reg_channel_write_mean_removed_14_V);
    ap_sync_channel_write_mean_removed_15_V <= ((zero_mean_1chan_U0_out_image_15_V_full_n and ap_channel_done_mean_removed_15_V) or ap_sync_reg_channel_write_mean_removed_15_V);
    ap_sync_channel_write_mean_removed_16_V <= ((zero_mean_1chan_U0_out_image_16_V_full_n and ap_channel_done_mean_removed_16_V) or ap_sync_reg_channel_write_mean_removed_16_V);
    ap_sync_channel_write_mean_removed_17_V <= ((zero_mean_1chan_U0_out_image_17_V_full_n and ap_channel_done_mean_removed_17_V) or ap_sync_reg_channel_write_mean_removed_17_V);
    ap_sync_channel_write_mean_removed_18_V <= ((zero_mean_1chan_U0_out_image_18_V_full_n and ap_channel_done_mean_removed_18_V) or ap_sync_reg_channel_write_mean_removed_18_V);
    ap_sync_channel_write_mean_removed_19_V <= ((zero_mean_1chan_U0_out_image_19_V_full_n and ap_channel_done_mean_removed_19_V) or ap_sync_reg_channel_write_mean_removed_19_V);
    ap_sync_channel_write_mean_removed_1_V <= ((zero_mean_1chan_U0_out_image_1_V_full_n and ap_channel_done_mean_removed_1_V) or ap_sync_reg_channel_write_mean_removed_1_V);
    ap_sync_channel_write_mean_removed_20_V <= ((zero_mean_1chan_U0_out_image_20_V_full_n and ap_channel_done_mean_removed_20_V) or ap_sync_reg_channel_write_mean_removed_20_V);
    ap_sync_channel_write_mean_removed_21_V <= ((zero_mean_1chan_U0_out_image_21_V_full_n and ap_channel_done_mean_removed_21_V) or ap_sync_reg_channel_write_mean_removed_21_V);
    ap_sync_channel_write_mean_removed_22_V <= ((zero_mean_1chan_U0_out_image_22_V_full_n and ap_channel_done_mean_removed_22_V) or ap_sync_reg_channel_write_mean_removed_22_V);
    ap_sync_channel_write_mean_removed_23_V <= ((zero_mean_1chan_U0_out_image_23_V_full_n and ap_channel_done_mean_removed_23_V) or ap_sync_reg_channel_write_mean_removed_23_V);
    ap_sync_channel_write_mean_removed_24_V <= ((zero_mean_1chan_U0_out_image_24_V_full_n and ap_channel_done_mean_removed_24_V) or ap_sync_reg_channel_write_mean_removed_24_V);
    ap_sync_channel_write_mean_removed_25_V <= ((zero_mean_1chan_U0_out_image_25_V_full_n and ap_channel_done_mean_removed_25_V) or ap_sync_reg_channel_write_mean_removed_25_V);
    ap_sync_channel_write_mean_removed_26_V <= ((zero_mean_1chan_U0_out_image_26_V_full_n and ap_channel_done_mean_removed_26_V) or ap_sync_reg_channel_write_mean_removed_26_V);
    ap_sync_channel_write_mean_removed_27_V <= ((zero_mean_1chan_U0_out_image_27_V_full_n and ap_channel_done_mean_removed_27_V) or ap_sync_reg_channel_write_mean_removed_27_V);
    ap_sync_channel_write_mean_removed_2_V <= ((zero_mean_1chan_U0_out_image_2_V_full_n and ap_channel_done_mean_removed_2_V) or ap_sync_reg_channel_write_mean_removed_2_V);
    ap_sync_channel_write_mean_removed_3_V <= ((zero_mean_1chan_U0_out_image_3_V_full_n and ap_channel_done_mean_removed_3_V) or ap_sync_reg_channel_write_mean_removed_3_V);
    ap_sync_channel_write_mean_removed_4_V <= ((zero_mean_1chan_U0_out_image_4_V_full_n and ap_channel_done_mean_removed_4_V) or ap_sync_reg_channel_write_mean_removed_4_V);
    ap_sync_channel_write_mean_removed_5_V <= ((zero_mean_1chan_U0_out_image_5_V_full_n and ap_channel_done_mean_removed_5_V) or ap_sync_reg_channel_write_mean_removed_5_V);
    ap_sync_channel_write_mean_removed_6_V <= ((zero_mean_1chan_U0_out_image_6_V_full_n and ap_channel_done_mean_removed_6_V) or ap_sync_reg_channel_write_mean_removed_6_V);
    ap_sync_channel_write_mean_removed_7_V <= ((zero_mean_1chan_U0_out_image_7_V_full_n and ap_channel_done_mean_removed_7_V) or ap_sync_reg_channel_write_mean_removed_7_V);
    ap_sync_channel_write_mean_removed_8_V <= ((zero_mean_1chan_U0_out_image_8_V_full_n and ap_channel_done_mean_removed_8_V) or ap_sync_reg_channel_write_mean_removed_8_V);
    ap_sync_channel_write_mean_removed_9_V <= ((zero_mean_1chan_U0_out_image_9_V_full_n and ap_channel_done_mean_removed_9_V) or ap_sync_reg_channel_write_mean_removed_9_V);
    ap_sync_channel_write_padded_0_V <= ((efficient_pad_n_1cha_U0_out_image_0_V_full_n and ap_channel_done_padded_0_V) or ap_sync_reg_channel_write_padded_0_V);
    ap_sync_channel_write_padded_10_V <= ((efficient_pad_n_1cha_U0_out_image_10_V_full_n and ap_channel_done_padded_10_V) or ap_sync_reg_channel_write_padded_10_V);
    ap_sync_channel_write_padded_11_V <= ((efficient_pad_n_1cha_U0_out_image_11_V_full_n and ap_channel_done_padded_11_V) or ap_sync_reg_channel_write_padded_11_V);
    ap_sync_channel_write_padded_12_V <= ((efficient_pad_n_1cha_U0_out_image_12_V_full_n and ap_channel_done_padded_12_V) or ap_sync_reg_channel_write_padded_12_V);
    ap_sync_channel_write_padded_13_V <= ((efficient_pad_n_1cha_U0_out_image_13_V_full_n and ap_channel_done_padded_13_V) or ap_sync_reg_channel_write_padded_13_V);
    ap_sync_channel_write_padded_14_V <= ((efficient_pad_n_1cha_U0_out_image_14_V_full_n and ap_channel_done_padded_14_V) or ap_sync_reg_channel_write_padded_14_V);
    ap_sync_channel_write_padded_15_V <= ((efficient_pad_n_1cha_U0_out_image_15_V_full_n and ap_channel_done_padded_15_V) or ap_sync_reg_channel_write_padded_15_V);
    ap_sync_channel_write_padded_16_V <= ((efficient_pad_n_1cha_U0_out_image_16_V_full_n and ap_channel_done_padded_16_V) or ap_sync_reg_channel_write_padded_16_V);
    ap_sync_channel_write_padded_17_V <= ((efficient_pad_n_1cha_U0_out_image_17_V_full_n and ap_channel_done_padded_17_V) or ap_sync_reg_channel_write_padded_17_V);
    ap_sync_channel_write_padded_18_V <= ((efficient_pad_n_1cha_U0_out_image_18_V_full_n and ap_channel_done_padded_18_V) or ap_sync_reg_channel_write_padded_18_V);
    ap_sync_channel_write_padded_19_V <= ((efficient_pad_n_1cha_U0_out_image_19_V_full_n and ap_channel_done_padded_19_V) or ap_sync_reg_channel_write_padded_19_V);
    ap_sync_channel_write_padded_1_V <= ((efficient_pad_n_1cha_U0_out_image_1_V_full_n and ap_channel_done_padded_1_V) or ap_sync_reg_channel_write_padded_1_V);
    ap_sync_channel_write_padded_20_V <= ((efficient_pad_n_1cha_U0_out_image_20_V_full_n and ap_channel_done_padded_20_V) or ap_sync_reg_channel_write_padded_20_V);
    ap_sync_channel_write_padded_21_V <= ((efficient_pad_n_1cha_U0_out_image_21_V_full_n and ap_channel_done_padded_21_V) or ap_sync_reg_channel_write_padded_21_V);
    ap_sync_channel_write_padded_22_V <= ((efficient_pad_n_1cha_U0_out_image_22_V_full_n and ap_channel_done_padded_22_V) or ap_sync_reg_channel_write_padded_22_V);
    ap_sync_channel_write_padded_23_V <= ((efficient_pad_n_1cha_U0_out_image_23_V_full_n and ap_channel_done_padded_23_V) or ap_sync_reg_channel_write_padded_23_V);
    ap_sync_channel_write_padded_24_V <= ((efficient_pad_n_1cha_U0_out_image_24_V_full_n and ap_channel_done_padded_24_V) or ap_sync_reg_channel_write_padded_24_V);
    ap_sync_channel_write_padded_25_V <= ((efficient_pad_n_1cha_U0_out_image_25_V_full_n and ap_channel_done_padded_25_V) or ap_sync_reg_channel_write_padded_25_V);
    ap_sync_channel_write_padded_26_V <= ((efficient_pad_n_1cha_U0_out_image_26_V_full_n and ap_channel_done_padded_26_V) or ap_sync_reg_channel_write_padded_26_V);
    ap_sync_channel_write_padded_27_V <= ((efficient_pad_n_1cha_U0_out_image_27_V_full_n and ap_channel_done_padded_27_V) or ap_sync_reg_channel_write_padded_27_V);
    ap_sync_channel_write_padded_28_V <= ((efficient_pad_n_1cha_U0_out_image_28_V_full_n and ap_channel_done_padded_28_V) or ap_sync_reg_channel_write_padded_28_V);
    ap_sync_channel_write_padded_29_V <= ((efficient_pad_n_1cha_U0_out_image_29_V_full_n and ap_channel_done_padded_29_V) or ap_sync_reg_channel_write_padded_29_V);
    ap_sync_channel_write_padded_2_V <= ((efficient_pad_n_1cha_U0_out_image_2_V_full_n and ap_channel_done_padded_2_V) or ap_sync_reg_channel_write_padded_2_V);
    ap_sync_channel_write_padded_3_V <= ((efficient_pad_n_1cha_U0_out_image_3_V_full_n and ap_channel_done_padded_3_V) or ap_sync_reg_channel_write_padded_3_V);
    ap_sync_channel_write_padded_4_V <= ((efficient_pad_n_1cha_U0_out_image_4_V_full_n and ap_channel_done_padded_4_V) or ap_sync_reg_channel_write_padded_4_V);
    ap_sync_channel_write_padded_5_V <= ((efficient_pad_n_1cha_U0_out_image_5_V_full_n and ap_channel_done_padded_5_V) or ap_sync_reg_channel_write_padded_5_V);
    ap_sync_channel_write_padded_6_V <= ((efficient_pad_n_1cha_U0_out_image_6_V_full_n and ap_channel_done_padded_6_V) or ap_sync_reg_channel_write_padded_6_V);
    ap_sync_channel_write_padded_7_V <= ((efficient_pad_n_1cha_U0_out_image_7_V_full_n and ap_channel_done_padded_7_V) or ap_sync_reg_channel_write_padded_7_V);
    ap_sync_channel_write_padded_8_V <= ((efficient_pad_n_1cha_U0_out_image_8_V_full_n and ap_channel_done_padded_8_V) or ap_sync_reg_channel_write_padded_8_V);
    ap_sync_channel_write_padded_9_V <= ((efficient_pad_n_1cha_U0_out_image_9_V_full_n and ap_channel_done_padded_9_V) or ap_sync_reg_channel_write_padded_9_V);
    ap_sync_channel_write_padded_L2_0_V <= ((pad_for_conv2_U0_out_image_0_V_full_n and ap_channel_done_padded_L2_0_V) or ap_sync_reg_channel_write_padded_L2_0_V);
    ap_sync_channel_write_padded_L2_10_V <= ((pad_for_conv2_U0_out_image_10_V_full_n and ap_channel_done_padded_L2_10_V) or ap_sync_reg_channel_write_padded_L2_10_V);
    ap_sync_channel_write_padded_L2_11_V <= ((pad_for_conv2_U0_out_image_11_V_full_n and ap_channel_done_padded_L2_11_V) or ap_sync_reg_channel_write_padded_L2_11_V);
    ap_sync_channel_write_padded_L2_12_V <= ((pad_for_conv2_U0_out_image_12_V_full_n and ap_channel_done_padded_L2_12_V) or ap_sync_reg_channel_write_padded_L2_12_V);
    ap_sync_channel_write_padded_L2_13_V <= ((pad_for_conv2_U0_out_image_13_V_full_n and ap_channel_done_padded_L2_13_V) or ap_sync_reg_channel_write_padded_L2_13_V);
    ap_sync_channel_write_padded_L2_14_V <= ((pad_for_conv2_U0_out_image_14_V_full_n and ap_channel_done_padded_L2_14_V) or ap_sync_reg_channel_write_padded_L2_14_V);
    ap_sync_channel_write_padded_L2_15_V <= ((pad_for_conv2_U0_out_image_15_V_full_n and ap_channel_done_padded_L2_15_V) or ap_sync_reg_channel_write_padded_L2_15_V);
    ap_sync_channel_write_padded_L2_1_V <= ((pad_for_conv2_U0_out_image_1_V_full_n and ap_channel_done_padded_L2_1_V) or ap_sync_reg_channel_write_padded_L2_1_V);
    ap_sync_channel_write_padded_L2_2_V <= ((pad_for_conv2_U0_out_image_2_V_full_n and ap_channel_done_padded_L2_2_V) or ap_sync_reg_channel_write_padded_L2_2_V);
    ap_sync_channel_write_padded_L2_3_V <= ((pad_for_conv2_U0_out_image_3_V_full_n and ap_channel_done_padded_L2_3_V) or ap_sync_reg_channel_write_padded_L2_3_V);
    ap_sync_channel_write_padded_L2_4_V <= ((pad_for_conv2_U0_out_image_4_V_full_n and ap_channel_done_padded_L2_4_V) or ap_sync_reg_channel_write_padded_L2_4_V);
    ap_sync_channel_write_padded_L2_5_V <= ((pad_for_conv2_U0_out_image_5_V_full_n and ap_channel_done_padded_L2_5_V) or ap_sync_reg_channel_write_padded_L2_5_V);
    ap_sync_channel_write_padded_L2_6_V <= ((pad_for_conv2_U0_out_image_6_V_full_n and ap_channel_done_padded_L2_6_V) or ap_sync_reg_channel_write_padded_L2_6_V);
    ap_sync_channel_write_padded_L2_7_V <= ((pad_for_conv2_U0_out_image_7_V_full_n and ap_channel_done_padded_L2_7_V) or ap_sync_reg_channel_write_padded_L2_7_V);
    ap_sync_channel_write_padded_L2_8_V <= ((pad_for_conv2_U0_out_image_8_V_full_n and ap_channel_done_padded_L2_8_V) or ap_sync_reg_channel_write_padded_L2_8_V);
    ap_sync_channel_write_padded_L2_9_V <= ((pad_for_conv2_U0_out_image_9_V_full_n and ap_channel_done_padded_L2_9_V) or ap_sync_reg_channel_write_padded_L2_9_V);
    ap_sync_channel_write_resampled_0_0_V <= ((resample_U0_resampled_0_0_V_full_n and ap_channel_done_resampled_0_0_V) or ap_sync_reg_channel_write_resampled_0_0_V);
    ap_sync_channel_write_resampled_0_1_V <= ((resample_U0_resampled_0_1_V_full_n and ap_channel_done_resampled_0_1_V) or ap_sync_reg_channel_write_resampled_0_1_V);
    ap_sync_channel_write_resampled_0_2_V <= ((resample_U0_resampled_0_2_V_full_n and ap_channel_done_resampled_0_2_V) or ap_sync_reg_channel_write_resampled_0_2_V);
    ap_sync_channel_write_resampled_1_0_V <= ((resample_U0_resampled_1_0_V_full_n and ap_channel_done_resampled_1_0_V) or ap_sync_reg_channel_write_resampled_1_0_V);
    ap_sync_channel_write_resampled_1_1_V <= ((resample_U0_resampled_1_1_V_full_n and ap_channel_done_resampled_1_1_V) or ap_sync_reg_channel_write_resampled_1_1_V);
    ap_sync_channel_write_resampled_1_2_V <= ((resample_U0_resampled_1_2_V_full_n and ap_channel_done_resampled_1_2_V) or ap_sync_reg_channel_write_resampled_1_2_V);
    ap_sync_channel_write_resampled_2_0_V <= ((resample_U0_resampled_2_0_V_full_n and ap_channel_done_resampled_2_0_V) or ap_sync_reg_channel_write_resampled_2_0_V);
    ap_sync_channel_write_resampled_2_1_V <= ((resample_U0_resampled_2_1_V_full_n and ap_channel_done_resampled_2_1_V) or ap_sync_reg_channel_write_resampled_2_1_V);
    ap_sync_channel_write_resampled_2_2_V <= ((resample_U0_resampled_2_2_V_full_n and ap_channel_done_resampled_2_2_V) or ap_sync_reg_channel_write_resampled_2_2_V);
    ap_sync_channel_write_resampled_L2_0_V <= ((resample_for_conv2_U0_resampled_0_V_full_n and ap_channel_done_resampled_L2_0_V) or ap_sync_reg_channel_write_resampled_L2_0_V);
    ap_sync_channel_write_resampled_L2_1_V <= ((resample_for_conv2_U0_resampled_1_V_full_n and ap_channel_done_resampled_L2_1_V) or ap_sync_reg_channel_write_resampled_L2_1_V);
    ap_sync_channel_write_resampled_L2_2_V <= ((resample_for_conv2_U0_resampled_2_V_full_n and ap_channel_done_resampled_L2_2_V) or ap_sync_reg_channel_write_resampled_L2_2_V);
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_conv2d_3x3_1chan_rev_U0_ap_ready <= (conv2d_3x3_1chan_rev_U0_ap_ready or ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready);
    ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready <= (conv2d_3x3_4chan_rev_U0_ap_ready or ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready);
    ap_sync_done <= conv2d_3x3_4chan_rev_U0_ap_done;
    ap_sync_ready <= (ap_sync_zero_mean_1chan_U0_ap_ready and ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready and ap_sync_conv2d_3x3_1chan_rev_U0_ap_ready and ap_sync_batch_norm_U0_ap_ready);
    ap_sync_zero_mean_1chan_U0_ap_ready <= (zero_mean_1chan_U0_ap_ready or ap_sync_reg_zero_mean_1chan_U0_ap_ready);
    batch_norm_U0_ap_continue <= (ap_sync_channel_write_batchnorm_9_V and ap_sync_channel_write_batchnorm_8_V and ap_sync_channel_write_batchnorm_7_V and ap_sync_channel_write_batchnorm_6_V and ap_sync_channel_write_batchnorm_5_V and ap_sync_channel_write_batchnorm_4_V and ap_sync_channel_write_batchnorm_3_V and ap_sync_channel_write_batchnorm_2_V and ap_sync_channel_write_batchnorm_27_V and ap_sync_channel_write_batchnorm_26_V and ap_sync_channel_write_batchnorm_25_V and ap_sync_channel_write_batchnorm_24_V and ap_sync_channel_write_batchnorm_23_V and ap_sync_channel_write_batchnorm_22_V and ap_sync_channel_write_batchnorm_21_V and ap_sync_channel_write_batchnorm_20_V and ap_sync_channel_write_batchnorm_1_V and ap_sync_channel_write_batchnorm_19_V and ap_sync_channel_write_batchnorm_18_V and ap_sync_channel_write_batchnorm_17_V and ap_sync_channel_write_batchnorm_16_V and ap_sync_channel_write_batchnorm_15_V and ap_sync_channel_write_batchnorm_14_V and ap_sync_channel_write_batchnorm_13_V and ap_sync_channel_write_batchnorm_12_V and ap_sync_channel_write_batchnorm_11_V and ap_sync_channel_write_batchnorm_10_V and ap_sync_channel_write_batchnorm_0_V);
    batch_norm_U0_ap_start <= ((ap_sync_reg_batch_norm_U0_ap_ready xor ap_const_logic_1) and conv_9_V_t_empty_n and conv_8_V_t_empty_n and conv_7_V_t_empty_n and conv_6_V_t_empty_n and conv_5_V_t_empty_n and conv_4_V_t_empty_n and conv_3_V_t_empty_n and conv_2_V_t_empty_n and conv_27_V_t_empty_n and conv_26_V_t_empty_n and conv_25_V_t_empty_n and conv_24_V_t_empty_n and conv_23_V_t_empty_n and conv_22_V_t_empty_n and conv_21_V_t_empty_n and conv_20_V_t_empty_n and conv_1_V_t_empty_n and conv_19_V_t_empty_n and conv_18_V_t_empty_n and conv_17_V_t_empty_n and conv_16_V_t_empty_n and conv_15_V_t_empty_n and conv_14_V_t_empty_n and conv_13_V_t_empty_n and conv_12_V_t_empty_n and conv_11_V_t_empty_n and conv_10_V_t_empty_n and conv_0_V_t_empty_n and ap_start);
    batch_norm_U0_out_image_0_V_full_n <= batchnorm_0_V_i_full_n;
    batch_norm_U0_out_image_10_V_full_n <= batchnorm_10_V_i_full_n;
    batch_norm_U0_out_image_11_V_full_n <= batchnorm_11_V_i_full_n;
    batch_norm_U0_out_image_12_V_full_n <= batchnorm_12_V_i_full_n;
    batch_norm_U0_out_image_13_V_full_n <= batchnorm_13_V_i_full_n;
    batch_norm_U0_out_image_14_V_full_n <= batchnorm_14_V_i_full_n;
    batch_norm_U0_out_image_15_V_full_n <= batchnorm_15_V_i_full_n;
    batch_norm_U0_out_image_16_V_full_n <= batchnorm_16_V_i_full_n;
    batch_norm_U0_out_image_17_V_full_n <= batchnorm_17_V_i_full_n;
    batch_norm_U0_out_image_18_V_full_n <= batchnorm_18_V_i_full_n;
    batch_norm_U0_out_image_19_V_full_n <= batchnorm_19_V_i_full_n;
    batch_norm_U0_out_image_1_V_full_n <= batchnorm_1_V_i_full_n;
    batch_norm_U0_out_image_20_V_full_n <= batchnorm_20_V_i_full_n;
    batch_norm_U0_out_image_21_V_full_n <= batchnorm_21_V_i_full_n;
    batch_norm_U0_out_image_22_V_full_n <= batchnorm_22_V_i_full_n;
    batch_norm_U0_out_image_23_V_full_n <= batchnorm_23_V_i_full_n;
    batch_norm_U0_out_image_24_V_full_n <= batchnorm_24_V_i_full_n;
    batch_norm_U0_out_image_25_V_full_n <= batchnorm_25_V_i_full_n;
    batch_norm_U0_out_image_26_V_full_n <= batchnorm_26_V_i_full_n;
    batch_norm_U0_out_image_27_V_full_n <= batchnorm_27_V_i_full_n;
    batch_norm_U0_out_image_2_V_full_n <= batchnorm_2_V_i_full_n;
    batch_norm_U0_out_image_3_V_full_n <= batchnorm_3_V_i_full_n;
    batch_norm_U0_out_image_4_V_full_n <= batchnorm_4_V_i_full_n;
    batch_norm_U0_out_image_5_V_full_n <= batchnorm_5_V_i_full_n;
    batch_norm_U0_out_image_6_V_full_n <= batchnorm_6_V_i_full_n;
    batch_norm_U0_out_image_7_V_full_n <= batchnorm_7_V_i_full_n;
    batch_norm_U0_out_image_8_V_full_n <= batchnorm_8_V_i_full_n;
    batch_norm_U0_out_image_9_V_full_n <= batchnorm_9_V_i_full_n;
    batch_norm_U0_start_full_n <= ap_const_logic_1;
    batch_norm_U0_start_write <= ap_const_logic_0;
    conv2d_3x3_1chan_rev_U0_ap_continue <= (ap_sync_channel_write_conv_9_V and ap_sync_channel_write_conv_8_V and ap_sync_channel_write_conv_7_V and ap_sync_channel_write_conv_6_V and ap_sync_channel_write_conv_5_V and ap_sync_channel_write_conv_4_V and ap_sync_channel_write_conv_3_V and ap_sync_channel_write_conv_2_V and ap_sync_channel_write_conv_27_V and ap_sync_channel_write_conv_26_V and ap_sync_channel_write_conv_25_V and ap_sync_channel_write_conv_24_V and ap_sync_channel_write_conv_23_V and ap_sync_channel_write_conv_22_V and ap_sync_channel_write_conv_21_V and ap_sync_channel_write_conv_20_V and ap_sync_channel_write_conv_1_V and ap_sync_channel_write_conv_19_V and ap_sync_channel_write_conv_18_V and ap_sync_channel_write_conv_17_V and ap_sync_channel_write_conv_16_V and ap_sync_channel_write_conv_15_V and ap_sync_channel_write_conv_14_V and ap_sync_channel_write_conv_13_V and ap_sync_channel_write_conv_12_V and ap_sync_channel_write_conv_11_V and ap_sync_channel_write_conv_10_V and ap_sync_channel_write_conv_0_V);
    conv2d_3x3_1chan_rev_U0_ap_start <= (resampled_2_2_V_t_empty_n and resampled_2_1_V_t_empty_n and resampled_2_0_V_t_empty_n and resampled_1_2_V_t_empty_n and resampled_1_1_V_t_empty_n and resampled_1_0_V_t_empty_n and resampled_0_2_V_t_empty_n and resampled_0_1_V_t_empty_n and resampled_0_0_V_t_empty_n and (ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready xor ap_const_logic_1) and ap_start);
    conv2d_3x3_1chan_rev_U0_out_image_0_V_full_n <= conv_0_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_10_V_full_n <= conv_10_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_11_V_full_n <= conv_11_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_12_V_full_n <= conv_12_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_13_V_full_n <= conv_13_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_14_V_full_n <= conv_14_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_15_V_full_n <= conv_15_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_16_V_full_n <= conv_16_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_17_V_full_n <= conv_17_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_18_V_full_n <= conv_18_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_19_V_full_n <= conv_19_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_1_V_full_n <= conv_1_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_20_V_full_n <= conv_20_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_21_V_full_n <= conv_21_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_22_V_full_n <= conv_22_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_23_V_full_n <= conv_23_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_24_V_full_n <= conv_24_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_25_V_full_n <= conv_25_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_26_V_full_n <= conv_26_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_27_V_full_n <= conv_27_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_2_V_full_n <= conv_2_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_3_V_full_n <= conv_3_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_4_V_full_n <= conv_4_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_5_V_full_n <= conv_5_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_6_V_full_n <= conv_6_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_7_V_full_n <= conv_7_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_8_V_full_n <= conv_8_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_out_image_9_V_full_n <= conv_9_V_i_full_n;
    conv2d_3x3_1chan_rev_U0_start_full_n <= ap_const_logic_1;
    conv2d_3x3_1chan_rev_U0_start_write <= ap_const_logic_0;
    conv2d_3x3_4chan_rev_U0_ap_continue <= ap_const_logic_1;
    conv2d_3x3_4chan_rev_U0_ap_start <= (resampled_L2_2_V_t_empty_n and resampled_L2_1_V_t_empty_n and resampled_L2_0_V_t_empty_n and (ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready xor ap_const_logic_1) and ap_start);
    conv2d_3x3_4chan_rev_U0_start_full_n <= ap_const_logic_1;
    conv2d_3x3_4chan_rev_U0_start_write <= ap_const_logic_0;
    conv_kernel_L2_0_V_address0 <= conv2d_3x3_4chan_rev_U0_kernel_0_V_address0;
    conv_kernel_L2_0_V_address1 <= ap_const_lv2_0;
    conv_kernel_L2_0_V_ce0 <= conv2d_3x3_4chan_rev_U0_kernel_0_V_ce0;
    conv_kernel_L2_0_V_ce1 <= ap_const_logic_0;
    conv_kernel_L2_0_V_d0 <= ap_const_lv18_0;
    conv_kernel_L2_0_V_d1 <= ap_const_lv18_0;
    conv_kernel_L2_0_V_we0 <= ap_const_logic_0;
    conv_kernel_L2_0_V_we1 <= ap_const_logic_0;
    conv_kernel_L2_1_V_address0 <= conv2d_3x3_4chan_rev_U0_kernel_1_V_address0;
    conv_kernel_L2_1_V_address1 <= ap_const_lv2_0;
    conv_kernel_L2_1_V_ce0 <= conv2d_3x3_4chan_rev_U0_kernel_1_V_ce0;
    conv_kernel_L2_1_V_ce1 <= ap_const_logic_0;
    conv_kernel_L2_1_V_d0 <= ap_const_lv18_0;
    conv_kernel_L2_1_V_d1 <= ap_const_lv18_0;
    conv_kernel_L2_1_V_we0 <= ap_const_logic_0;
    conv_kernel_L2_1_V_we1 <= ap_const_logic_0;
    conv_kernel_L2_2_V_address0 <= conv2d_3x3_4chan_rev_U0_kernel_2_V_address0;
    conv_kernel_L2_2_V_address1 <= ap_const_lv2_0;
    conv_kernel_L2_2_V_ce0 <= conv2d_3x3_4chan_rev_U0_kernel_2_V_ce0;
    conv_kernel_L2_2_V_ce1 <= ap_const_logic_0;
    conv_kernel_L2_2_V_d0 <= ap_const_lv18_0;
    conv_kernel_L2_2_V_d1 <= ap_const_lv18_0;
    conv_kernel_L2_2_V_we0 <= ap_const_logic_0;
    conv_kernel_L2_2_V_we1 <= ap_const_logic_0;
    conv_kernel_L2_3_V_address0 <= conv2d_3x3_4chan_rev_U0_kernel_3_V_address0;
    conv_kernel_L2_3_V_address1 <= ap_const_lv2_0;
    conv_kernel_L2_3_V_ce0 <= conv2d_3x3_4chan_rev_U0_kernel_3_V_ce0;
    conv_kernel_L2_3_V_ce1 <= ap_const_logic_0;
    conv_kernel_L2_3_V_d0 <= ap_const_lv18_0;
    conv_kernel_L2_3_V_d1 <= ap_const_lv18_0;
    conv_kernel_L2_3_V_we0 <= ap_const_logic_0;
    conv_kernel_L2_3_V_we1 <= ap_const_logic_0;
    conv_kernel_L2_4_V_address0 <= conv2d_3x3_4chan_rev_U0_kernel_4_V_address0;
    conv_kernel_L2_4_V_address1 <= ap_const_lv2_0;
    conv_kernel_L2_4_V_ce0 <= conv2d_3x3_4chan_rev_U0_kernel_4_V_ce0;
    conv_kernel_L2_4_V_ce1 <= ap_const_logic_0;
    conv_kernel_L2_4_V_d0 <= ap_const_lv18_0;
    conv_kernel_L2_4_V_d1 <= ap_const_lv18_0;
    conv_kernel_L2_4_V_we0 <= ap_const_logic_0;
    conv_kernel_L2_4_V_we1 <= ap_const_logic_0;
    conv_kernel_L2_5_V_address0 <= conv2d_3x3_4chan_rev_U0_kernel_5_V_address0;
    conv_kernel_L2_5_V_address1 <= ap_const_lv2_0;
    conv_kernel_L2_5_V_ce0 <= conv2d_3x3_4chan_rev_U0_kernel_5_V_ce0;
    conv_kernel_L2_5_V_ce1 <= ap_const_logic_0;
    conv_kernel_L2_5_V_d0 <= ap_const_lv18_0;
    conv_kernel_L2_5_V_d1 <= ap_const_lv18_0;
    conv_kernel_L2_5_V_we0 <= ap_const_logic_0;
    conv_kernel_L2_5_V_we1 <= ap_const_logic_0;
    conv_kernel_L2_6_V_address0 <= conv2d_3x3_4chan_rev_U0_kernel_6_V_address0;
    conv_kernel_L2_6_V_address1 <= ap_const_lv2_0;
    conv_kernel_L2_6_V_ce0 <= conv2d_3x3_4chan_rev_U0_kernel_6_V_ce0;
    conv_kernel_L2_6_V_ce1 <= ap_const_logic_0;
    conv_kernel_L2_6_V_d0 <= ap_const_lv18_0;
    conv_kernel_L2_6_V_d1 <= ap_const_lv18_0;
    conv_kernel_L2_6_V_we0 <= ap_const_logic_0;
    conv_kernel_L2_6_V_we1 <= ap_const_logic_0;
    conv_kernel_L2_7_V_address0 <= conv2d_3x3_4chan_rev_U0_kernel_7_V_address0;
    conv_kernel_L2_7_V_address1 <= ap_const_lv2_0;
    conv_kernel_L2_7_V_ce0 <= conv2d_3x3_4chan_rev_U0_kernel_7_V_ce0;
    conv_kernel_L2_7_V_ce1 <= ap_const_logic_0;
    conv_kernel_L2_7_V_d0 <= ap_const_lv18_0;
    conv_kernel_L2_7_V_d1 <= ap_const_lv18_0;
    conv_kernel_L2_7_V_we0 <= ap_const_logic_0;
    conv_kernel_L2_7_V_we1 <= ap_const_logic_0;
    conv_kernel_L2_8_V_address0 <= conv2d_3x3_4chan_rev_U0_kernel_8_V_address0;
    conv_kernel_L2_8_V_address1 <= ap_const_lv2_0;
    conv_kernel_L2_8_V_ce0 <= conv2d_3x3_4chan_rev_U0_kernel_8_V_ce0;
    conv_kernel_L2_8_V_ce1 <= ap_const_logic_0;
    conv_kernel_L2_8_V_d0 <= ap_const_lv18_0;
    conv_kernel_L2_8_V_d1 <= ap_const_lv18_0;
    conv_kernel_L2_8_V_we0 <= ap_const_logic_0;
    conv_kernel_L2_8_V_we1 <= ap_const_logic_0;
    efficient_pad_n_1cha_U0_ap_continue <= (ap_sync_channel_write_padded_9_V and ap_sync_channel_write_padded_8_V and ap_sync_channel_write_padded_7_V and ap_sync_channel_write_padded_6_V and ap_sync_channel_write_padded_5_V and ap_sync_channel_write_padded_4_V and ap_sync_channel_write_padded_3_V and ap_sync_channel_write_padded_2_V and ap_sync_channel_write_padded_29_V and ap_sync_channel_write_padded_28_V and ap_sync_channel_write_padded_27_V and ap_sync_channel_write_padded_26_V and ap_sync_channel_write_padded_25_V and ap_sync_channel_write_padded_24_V and ap_sync_channel_write_padded_23_V and ap_sync_channel_write_padded_22_V and ap_sync_channel_write_padded_21_V and ap_sync_channel_write_padded_20_V and ap_sync_channel_write_padded_1_V and ap_sync_channel_write_padded_19_V and ap_sync_channel_write_padded_18_V and ap_sync_channel_write_padded_17_V and ap_sync_channel_write_padded_16_V and ap_sync_channel_write_padded_15_V and ap_sync_channel_write_padded_14_V and ap_sync_channel_write_padded_13_V and ap_sync_channel_write_padded_12_V and ap_sync_channel_write_padded_11_V and ap_sync_channel_write_padded_10_V and ap_sync_channel_write_padded_0_V);
    efficient_pad_n_1cha_U0_ap_start <= (mean_removed_9_V_t_empty_n and mean_removed_8_V_t_empty_n and mean_removed_7_V_t_empty_n and mean_removed_6_V_t_empty_n and mean_removed_5_V_t_empty_n and mean_removed_4_V_t_empty_n and mean_removed_3_V_t_empty_n and mean_removed_2_V_t_empty_n and mean_removed_27_V_t_empty_n and mean_removed_26_V_t_empty_n and mean_removed_25_V_t_empty_n and mean_removed_24_V_t_empty_n and mean_removed_23_V_t_empty_n and mean_removed_22_V_t_empty_n and mean_removed_21_V_t_empty_n and mean_removed_20_V_t_empty_n and mean_removed_1_V_t_empty_n and mean_removed_19_V_t_empty_n and mean_removed_18_V_t_empty_n and mean_removed_17_V_t_empty_n and mean_removed_16_V_t_empty_n and mean_removed_15_V_t_empty_n and mean_removed_14_V_t_empty_n and mean_removed_13_V_t_empty_n and mean_removed_12_V_t_empty_n and mean_removed_11_V_t_empty_n and mean_removed_10_V_t_empty_n and mean_removed_0_V_t_empty_n);
    efficient_pad_n_1cha_U0_out_image_0_V_full_n <= padded_0_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_10_V_full_n <= padded_10_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_11_V_full_n <= padded_11_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_12_V_full_n <= padded_12_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_13_V_full_n <= padded_13_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_14_V_full_n <= padded_14_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_15_V_full_n <= padded_15_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_16_V_full_n <= padded_16_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_17_V_full_n <= padded_17_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_18_V_full_n <= padded_18_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_19_V_full_n <= padded_19_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_1_V_full_n <= padded_1_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_20_V_full_n <= padded_20_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_21_V_full_n <= padded_21_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_22_V_full_n <= padded_22_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_23_V_full_n <= padded_23_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_24_V_full_n <= padded_24_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_25_V_full_n <= padded_25_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_26_V_full_n <= padded_26_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_27_V_full_n <= padded_27_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_28_V_full_n <= padded_28_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_29_V_full_n <= padded_29_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_2_V_full_n <= padded_2_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_3_V_full_n <= padded_3_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_4_V_full_n <= padded_4_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_5_V_full_n <= padded_5_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_6_V_full_n <= padded_6_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_7_V_full_n <= padded_7_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_8_V_full_n <= padded_8_V_i_full_n;
    efficient_pad_n_1cha_U0_out_image_9_V_full_n <= padded_9_V_i_full_n;
    efficient_pad_n_1cha_U0_start_full_n <= ap_const_logic_1;
    efficient_pad_n_1cha_U0_start_write <= ap_const_logic_0;
    in_image_0_V_address0 <= zero_mean_1chan_U0_in_image_0_V_address0;
    in_image_0_V_address1 <= ap_const_lv5_0;
    in_image_0_V_ce0 <= zero_mean_1chan_U0_in_image_0_V_ce0;
    in_image_0_V_ce1 <= ap_const_logic_0;
    in_image_0_V_d0 <= ap_const_lv18_0;
    in_image_0_V_d1 <= ap_const_lv18_0;
    in_image_0_V_we0 <= ap_const_logic_0;
    in_image_0_V_we1 <= ap_const_logic_0;
    in_image_10_V_address0 <= zero_mean_1chan_U0_in_image_10_V_address0;
    in_image_10_V_address1 <= ap_const_lv5_0;
    in_image_10_V_ce0 <= zero_mean_1chan_U0_in_image_10_V_ce0;
    in_image_10_V_ce1 <= ap_const_logic_0;
    in_image_10_V_d0 <= ap_const_lv18_0;
    in_image_10_V_d1 <= ap_const_lv18_0;
    in_image_10_V_we0 <= ap_const_logic_0;
    in_image_10_V_we1 <= ap_const_logic_0;
    in_image_11_V_address0 <= zero_mean_1chan_U0_in_image_11_V_address0;
    in_image_11_V_address1 <= ap_const_lv5_0;
    in_image_11_V_ce0 <= zero_mean_1chan_U0_in_image_11_V_ce0;
    in_image_11_V_ce1 <= ap_const_logic_0;
    in_image_11_V_d0 <= ap_const_lv18_0;
    in_image_11_V_d1 <= ap_const_lv18_0;
    in_image_11_V_we0 <= ap_const_logic_0;
    in_image_11_V_we1 <= ap_const_logic_0;
    in_image_12_V_address0 <= zero_mean_1chan_U0_in_image_12_V_address0;
    in_image_12_V_address1 <= ap_const_lv5_0;
    in_image_12_V_ce0 <= zero_mean_1chan_U0_in_image_12_V_ce0;
    in_image_12_V_ce1 <= ap_const_logic_0;
    in_image_12_V_d0 <= ap_const_lv18_0;
    in_image_12_V_d1 <= ap_const_lv18_0;
    in_image_12_V_we0 <= ap_const_logic_0;
    in_image_12_V_we1 <= ap_const_logic_0;
    in_image_13_V_address0 <= zero_mean_1chan_U0_in_image_13_V_address0;
    in_image_13_V_address1 <= ap_const_lv5_0;
    in_image_13_V_ce0 <= zero_mean_1chan_U0_in_image_13_V_ce0;
    in_image_13_V_ce1 <= ap_const_logic_0;
    in_image_13_V_d0 <= ap_const_lv18_0;
    in_image_13_V_d1 <= ap_const_lv18_0;
    in_image_13_V_we0 <= ap_const_logic_0;
    in_image_13_V_we1 <= ap_const_logic_0;
    in_image_14_V_address0 <= zero_mean_1chan_U0_in_image_14_V_address0;
    in_image_14_V_address1 <= ap_const_lv5_0;
    in_image_14_V_ce0 <= zero_mean_1chan_U0_in_image_14_V_ce0;
    in_image_14_V_ce1 <= ap_const_logic_0;
    in_image_14_V_d0 <= ap_const_lv18_0;
    in_image_14_V_d1 <= ap_const_lv18_0;
    in_image_14_V_we0 <= ap_const_logic_0;
    in_image_14_V_we1 <= ap_const_logic_0;
    in_image_15_V_address0 <= zero_mean_1chan_U0_in_image_15_V_address0;
    in_image_15_V_address1 <= ap_const_lv5_0;
    in_image_15_V_ce0 <= zero_mean_1chan_U0_in_image_15_V_ce0;
    in_image_15_V_ce1 <= ap_const_logic_0;
    in_image_15_V_d0 <= ap_const_lv18_0;
    in_image_15_V_d1 <= ap_const_lv18_0;
    in_image_15_V_we0 <= ap_const_logic_0;
    in_image_15_V_we1 <= ap_const_logic_0;
    in_image_16_V_address0 <= zero_mean_1chan_U0_in_image_16_V_address0;
    in_image_16_V_address1 <= ap_const_lv5_0;
    in_image_16_V_ce0 <= zero_mean_1chan_U0_in_image_16_V_ce0;
    in_image_16_V_ce1 <= ap_const_logic_0;
    in_image_16_V_d0 <= ap_const_lv18_0;
    in_image_16_V_d1 <= ap_const_lv18_0;
    in_image_16_V_we0 <= ap_const_logic_0;
    in_image_16_V_we1 <= ap_const_logic_0;
    in_image_17_V_address0 <= zero_mean_1chan_U0_in_image_17_V_address0;
    in_image_17_V_address1 <= ap_const_lv5_0;
    in_image_17_V_ce0 <= zero_mean_1chan_U0_in_image_17_V_ce0;
    in_image_17_V_ce1 <= ap_const_logic_0;
    in_image_17_V_d0 <= ap_const_lv18_0;
    in_image_17_V_d1 <= ap_const_lv18_0;
    in_image_17_V_we0 <= ap_const_logic_0;
    in_image_17_V_we1 <= ap_const_logic_0;
    in_image_18_V_address0 <= zero_mean_1chan_U0_in_image_18_V_address0;
    in_image_18_V_address1 <= ap_const_lv5_0;
    in_image_18_V_ce0 <= zero_mean_1chan_U0_in_image_18_V_ce0;
    in_image_18_V_ce1 <= ap_const_logic_0;
    in_image_18_V_d0 <= ap_const_lv18_0;
    in_image_18_V_d1 <= ap_const_lv18_0;
    in_image_18_V_we0 <= ap_const_logic_0;
    in_image_18_V_we1 <= ap_const_logic_0;
    in_image_19_V_address0 <= zero_mean_1chan_U0_in_image_19_V_address0;
    in_image_19_V_address1 <= ap_const_lv5_0;
    in_image_19_V_ce0 <= zero_mean_1chan_U0_in_image_19_V_ce0;
    in_image_19_V_ce1 <= ap_const_logic_0;
    in_image_19_V_d0 <= ap_const_lv18_0;
    in_image_19_V_d1 <= ap_const_lv18_0;
    in_image_19_V_we0 <= ap_const_logic_0;
    in_image_19_V_we1 <= ap_const_logic_0;
    in_image_1_V_address0 <= zero_mean_1chan_U0_in_image_1_V_address0;
    in_image_1_V_address1 <= ap_const_lv5_0;
    in_image_1_V_ce0 <= zero_mean_1chan_U0_in_image_1_V_ce0;
    in_image_1_V_ce1 <= ap_const_logic_0;
    in_image_1_V_d0 <= ap_const_lv18_0;
    in_image_1_V_d1 <= ap_const_lv18_0;
    in_image_1_V_we0 <= ap_const_logic_0;
    in_image_1_V_we1 <= ap_const_logic_0;
    in_image_20_V_address0 <= zero_mean_1chan_U0_in_image_20_V_address0;
    in_image_20_V_address1 <= ap_const_lv5_0;
    in_image_20_V_ce0 <= zero_mean_1chan_U0_in_image_20_V_ce0;
    in_image_20_V_ce1 <= ap_const_logic_0;
    in_image_20_V_d0 <= ap_const_lv18_0;
    in_image_20_V_d1 <= ap_const_lv18_0;
    in_image_20_V_we0 <= ap_const_logic_0;
    in_image_20_V_we1 <= ap_const_logic_0;
    in_image_21_V_address0 <= zero_mean_1chan_U0_in_image_21_V_address0;
    in_image_21_V_address1 <= ap_const_lv5_0;
    in_image_21_V_ce0 <= zero_mean_1chan_U0_in_image_21_V_ce0;
    in_image_21_V_ce1 <= ap_const_logic_0;
    in_image_21_V_d0 <= ap_const_lv18_0;
    in_image_21_V_d1 <= ap_const_lv18_0;
    in_image_21_V_we0 <= ap_const_logic_0;
    in_image_21_V_we1 <= ap_const_logic_0;
    in_image_22_V_address0 <= zero_mean_1chan_U0_in_image_22_V_address0;
    in_image_22_V_address1 <= ap_const_lv5_0;
    in_image_22_V_ce0 <= zero_mean_1chan_U0_in_image_22_V_ce0;
    in_image_22_V_ce1 <= ap_const_logic_0;
    in_image_22_V_d0 <= ap_const_lv18_0;
    in_image_22_V_d1 <= ap_const_lv18_0;
    in_image_22_V_we0 <= ap_const_logic_0;
    in_image_22_V_we1 <= ap_const_logic_0;
    in_image_23_V_address0 <= zero_mean_1chan_U0_in_image_23_V_address0;
    in_image_23_V_address1 <= ap_const_lv5_0;
    in_image_23_V_ce0 <= zero_mean_1chan_U0_in_image_23_V_ce0;
    in_image_23_V_ce1 <= ap_const_logic_0;
    in_image_23_V_d0 <= ap_const_lv18_0;
    in_image_23_V_d1 <= ap_const_lv18_0;
    in_image_23_V_we0 <= ap_const_logic_0;
    in_image_23_V_we1 <= ap_const_logic_0;
    in_image_24_V_address0 <= zero_mean_1chan_U0_in_image_24_V_address0;
    in_image_24_V_address1 <= ap_const_lv5_0;
    in_image_24_V_ce0 <= zero_mean_1chan_U0_in_image_24_V_ce0;
    in_image_24_V_ce1 <= ap_const_logic_0;
    in_image_24_V_d0 <= ap_const_lv18_0;
    in_image_24_V_d1 <= ap_const_lv18_0;
    in_image_24_V_we0 <= ap_const_logic_0;
    in_image_24_V_we1 <= ap_const_logic_0;
    in_image_25_V_address0 <= zero_mean_1chan_U0_in_image_25_V_address0;
    in_image_25_V_address1 <= ap_const_lv5_0;
    in_image_25_V_ce0 <= zero_mean_1chan_U0_in_image_25_V_ce0;
    in_image_25_V_ce1 <= ap_const_logic_0;
    in_image_25_V_d0 <= ap_const_lv18_0;
    in_image_25_V_d1 <= ap_const_lv18_0;
    in_image_25_V_we0 <= ap_const_logic_0;
    in_image_25_V_we1 <= ap_const_logic_0;
    in_image_26_V_address0 <= zero_mean_1chan_U0_in_image_26_V_address0;
    in_image_26_V_address1 <= ap_const_lv5_0;
    in_image_26_V_ce0 <= zero_mean_1chan_U0_in_image_26_V_ce0;
    in_image_26_V_ce1 <= ap_const_logic_0;
    in_image_26_V_d0 <= ap_const_lv18_0;
    in_image_26_V_d1 <= ap_const_lv18_0;
    in_image_26_V_we0 <= ap_const_logic_0;
    in_image_26_V_we1 <= ap_const_logic_0;
    in_image_27_V_address0 <= zero_mean_1chan_U0_in_image_27_V_address0;
    in_image_27_V_address1 <= ap_const_lv5_0;
    in_image_27_V_ce0 <= zero_mean_1chan_U0_in_image_27_V_ce0;
    in_image_27_V_ce1 <= ap_const_logic_0;
    in_image_27_V_d0 <= ap_const_lv18_0;
    in_image_27_V_d1 <= ap_const_lv18_0;
    in_image_27_V_we0 <= ap_const_logic_0;
    in_image_27_V_we1 <= ap_const_logic_0;
    in_image_2_V_address0 <= zero_mean_1chan_U0_in_image_2_V_address0;
    in_image_2_V_address1 <= ap_const_lv5_0;
    in_image_2_V_ce0 <= zero_mean_1chan_U0_in_image_2_V_ce0;
    in_image_2_V_ce1 <= ap_const_logic_0;
    in_image_2_V_d0 <= ap_const_lv18_0;
    in_image_2_V_d1 <= ap_const_lv18_0;
    in_image_2_V_we0 <= ap_const_logic_0;
    in_image_2_V_we1 <= ap_const_logic_0;
    in_image_3_V_address0 <= zero_mean_1chan_U0_in_image_3_V_address0;
    in_image_3_V_address1 <= ap_const_lv5_0;
    in_image_3_V_ce0 <= zero_mean_1chan_U0_in_image_3_V_ce0;
    in_image_3_V_ce1 <= ap_const_logic_0;
    in_image_3_V_d0 <= ap_const_lv18_0;
    in_image_3_V_d1 <= ap_const_lv18_0;
    in_image_3_V_we0 <= ap_const_logic_0;
    in_image_3_V_we1 <= ap_const_logic_0;
    in_image_4_V_address0 <= zero_mean_1chan_U0_in_image_4_V_address0;
    in_image_4_V_address1 <= ap_const_lv5_0;
    in_image_4_V_ce0 <= zero_mean_1chan_U0_in_image_4_V_ce0;
    in_image_4_V_ce1 <= ap_const_logic_0;
    in_image_4_V_d0 <= ap_const_lv18_0;
    in_image_4_V_d1 <= ap_const_lv18_0;
    in_image_4_V_we0 <= ap_const_logic_0;
    in_image_4_V_we1 <= ap_const_logic_0;
    in_image_5_V_address0 <= zero_mean_1chan_U0_in_image_5_V_address0;
    in_image_5_V_address1 <= ap_const_lv5_0;
    in_image_5_V_ce0 <= zero_mean_1chan_U0_in_image_5_V_ce0;
    in_image_5_V_ce1 <= ap_const_logic_0;
    in_image_5_V_d0 <= ap_const_lv18_0;
    in_image_5_V_d1 <= ap_const_lv18_0;
    in_image_5_V_we0 <= ap_const_logic_0;
    in_image_5_V_we1 <= ap_const_logic_0;
    in_image_6_V_address0 <= zero_mean_1chan_U0_in_image_6_V_address0;
    in_image_6_V_address1 <= ap_const_lv5_0;
    in_image_6_V_ce0 <= zero_mean_1chan_U0_in_image_6_V_ce0;
    in_image_6_V_ce1 <= ap_const_logic_0;
    in_image_6_V_d0 <= ap_const_lv18_0;
    in_image_6_V_d1 <= ap_const_lv18_0;
    in_image_6_V_we0 <= ap_const_logic_0;
    in_image_6_V_we1 <= ap_const_logic_0;
    in_image_7_V_address0 <= zero_mean_1chan_U0_in_image_7_V_address0;
    in_image_7_V_address1 <= ap_const_lv5_0;
    in_image_7_V_ce0 <= zero_mean_1chan_U0_in_image_7_V_ce0;
    in_image_7_V_ce1 <= ap_const_logic_0;
    in_image_7_V_d0 <= ap_const_lv18_0;
    in_image_7_V_d1 <= ap_const_lv18_0;
    in_image_7_V_we0 <= ap_const_logic_0;
    in_image_7_V_we1 <= ap_const_logic_0;
    in_image_8_V_address0 <= zero_mean_1chan_U0_in_image_8_V_address0;
    in_image_8_V_address1 <= ap_const_lv5_0;
    in_image_8_V_ce0 <= zero_mean_1chan_U0_in_image_8_V_ce0;
    in_image_8_V_ce1 <= ap_const_logic_0;
    in_image_8_V_d0 <= ap_const_lv18_0;
    in_image_8_V_d1 <= ap_const_lv18_0;
    in_image_8_V_we0 <= ap_const_logic_0;
    in_image_8_V_we1 <= ap_const_logic_0;
    in_image_9_V_address0 <= zero_mean_1chan_U0_in_image_9_V_address0;
    in_image_9_V_address1 <= ap_const_lv5_0;
    in_image_9_V_ce0 <= zero_mean_1chan_U0_in_image_9_V_ce0;
    in_image_9_V_ce1 <= ap_const_logic_0;
    in_image_9_V_d0 <= ap_const_lv18_0;
    in_image_9_V_d1 <= ap_const_lv18_0;
    in_image_9_V_we0 <= ap_const_logic_0;
    in_image_9_V_we1 <= ap_const_logic_0;
    max_pool_1chan_U0_ap_continue <= (ap_sync_channel_write_maxpool_9_V and ap_sync_channel_write_maxpool_8_V and ap_sync_channel_write_maxpool_7_V and ap_sync_channel_write_maxpool_6_V and ap_sync_channel_write_maxpool_5_V and ap_sync_channel_write_maxpool_4_V and ap_sync_channel_write_maxpool_3_V and ap_sync_channel_write_maxpool_2_V and ap_sync_channel_write_maxpool_1_V and ap_sync_channel_write_maxpool_13_V and ap_sync_channel_write_maxpool_12_V and ap_sync_channel_write_maxpool_11_V and ap_sync_channel_write_maxpool_10_V and ap_sync_channel_write_maxpool_0_V);
    max_pool_1chan_U0_ap_start <= (ReLU_9_V_t_empty_n and ReLU_8_V_t_empty_n and ReLU_7_V_t_empty_n and ReLU_6_V_t_empty_n and ReLU_5_V_t_empty_n and ReLU_4_V_t_empty_n and ReLU_3_V_t_empty_n and ReLU_2_V_t_empty_n and ReLU_27_V_t_empty_n and ReLU_26_V_t_empty_n and ReLU_25_V_t_empty_n and ReLU_24_V_t_empty_n and ReLU_23_V_t_empty_n and ReLU_22_V_t_empty_n and ReLU_21_V_t_empty_n and ReLU_20_V_t_empty_n and ReLU_1_V_t_empty_n and ReLU_19_V_t_empty_n and ReLU_18_V_t_empty_n and ReLU_17_V_t_empty_n and ReLU_16_V_t_empty_n and ReLU_15_V_t_empty_n and ReLU_14_V_t_empty_n and ReLU_13_V_t_empty_n and ReLU_12_V_t_empty_n and ReLU_11_V_t_empty_n and ReLU_10_V_t_empty_n and ReLU_0_V_t_empty_n);
    max_pool_1chan_U0_out_image_0_V_full_n <= maxpool_0_V_i_full_n;
    max_pool_1chan_U0_out_image_10_V_full_n <= maxpool_10_V_i_full_n;
    max_pool_1chan_U0_out_image_11_V_full_n <= maxpool_11_V_i_full_n;
    max_pool_1chan_U0_out_image_12_V_full_n <= maxpool_12_V_i_full_n;
    max_pool_1chan_U0_out_image_13_V_full_n <= maxpool_13_V_i_full_n;
    max_pool_1chan_U0_out_image_1_V_full_n <= maxpool_1_V_i_full_n;
    max_pool_1chan_U0_out_image_2_V_full_n <= maxpool_2_V_i_full_n;
    max_pool_1chan_U0_out_image_3_V_full_n <= maxpool_3_V_i_full_n;
    max_pool_1chan_U0_out_image_4_V_full_n <= maxpool_4_V_i_full_n;
    max_pool_1chan_U0_out_image_5_V_full_n <= maxpool_5_V_i_full_n;
    max_pool_1chan_U0_out_image_6_V_full_n <= maxpool_6_V_i_full_n;
    max_pool_1chan_U0_out_image_7_V_full_n <= maxpool_7_V_i_full_n;
    max_pool_1chan_U0_out_image_8_V_full_n <= maxpool_8_V_i_full_n;
    max_pool_1chan_U0_out_image_9_V_full_n <= maxpool_9_V_i_full_n;
    max_pool_1chan_U0_start_full_n <= ap_const_logic_1;
    max_pool_1chan_U0_start_write <= ap_const_logic_0;
    means_0_V_address0 <= zero_mean_1chan_U0_means_0_V_address0;
    means_0_V_address1 <= ap_const_lv5_0;
    means_0_V_ce0 <= zero_mean_1chan_U0_means_0_V_ce0;
    means_0_V_ce1 <= ap_const_logic_0;
    means_0_V_d0 <= ap_const_lv18_0;
    means_0_V_d1 <= ap_const_lv18_0;
    means_0_V_we0 <= ap_const_logic_0;
    means_0_V_we1 <= ap_const_logic_0;
    means_10_V_address0 <= zero_mean_1chan_U0_means_10_V_address0;
    means_10_V_address1 <= ap_const_lv5_0;
    means_10_V_ce0 <= zero_mean_1chan_U0_means_10_V_ce0;
    means_10_V_ce1 <= ap_const_logic_0;
    means_10_V_d0 <= ap_const_lv18_0;
    means_10_V_d1 <= ap_const_lv18_0;
    means_10_V_we0 <= ap_const_logic_0;
    means_10_V_we1 <= ap_const_logic_0;
    means_11_V_address0 <= zero_mean_1chan_U0_means_11_V_address0;
    means_11_V_address1 <= ap_const_lv5_0;
    means_11_V_ce0 <= zero_mean_1chan_U0_means_11_V_ce0;
    means_11_V_ce1 <= ap_const_logic_0;
    means_11_V_d0 <= ap_const_lv18_0;
    means_11_V_d1 <= ap_const_lv18_0;
    means_11_V_we0 <= ap_const_logic_0;
    means_11_V_we1 <= ap_const_logic_0;
    means_12_V_address0 <= zero_mean_1chan_U0_means_12_V_address0;
    means_12_V_address1 <= ap_const_lv5_0;
    means_12_V_ce0 <= zero_mean_1chan_U0_means_12_V_ce0;
    means_12_V_ce1 <= ap_const_logic_0;
    means_12_V_d0 <= ap_const_lv18_0;
    means_12_V_d1 <= ap_const_lv18_0;
    means_12_V_we0 <= ap_const_logic_0;
    means_12_V_we1 <= ap_const_logic_0;
    means_13_V_address0 <= zero_mean_1chan_U0_means_13_V_address0;
    means_13_V_address1 <= ap_const_lv5_0;
    means_13_V_ce0 <= zero_mean_1chan_U0_means_13_V_ce0;
    means_13_V_ce1 <= ap_const_logic_0;
    means_13_V_d0 <= ap_const_lv18_0;
    means_13_V_d1 <= ap_const_lv18_0;
    means_13_V_we0 <= ap_const_logic_0;
    means_13_V_we1 <= ap_const_logic_0;
    means_14_V_address0 <= zero_mean_1chan_U0_means_14_V_address0;
    means_14_V_address1 <= ap_const_lv5_0;
    means_14_V_ce0 <= zero_mean_1chan_U0_means_14_V_ce0;
    means_14_V_ce1 <= ap_const_logic_0;
    means_14_V_d0 <= ap_const_lv18_0;
    means_14_V_d1 <= ap_const_lv18_0;
    means_14_V_we0 <= ap_const_logic_0;
    means_14_V_we1 <= ap_const_logic_0;
    means_15_V_address0 <= zero_mean_1chan_U0_means_15_V_address0;
    means_15_V_address1 <= ap_const_lv5_0;
    means_15_V_ce0 <= zero_mean_1chan_U0_means_15_V_ce0;
    means_15_V_ce1 <= ap_const_logic_0;
    means_15_V_d0 <= ap_const_lv18_0;
    means_15_V_d1 <= ap_const_lv18_0;
    means_15_V_we0 <= ap_const_logic_0;
    means_15_V_we1 <= ap_const_logic_0;
    means_16_V_address0 <= zero_mean_1chan_U0_means_16_V_address0;
    means_16_V_address1 <= ap_const_lv5_0;
    means_16_V_ce0 <= zero_mean_1chan_U0_means_16_V_ce0;
    means_16_V_ce1 <= ap_const_logic_0;
    means_16_V_d0 <= ap_const_lv18_0;
    means_16_V_d1 <= ap_const_lv18_0;
    means_16_V_we0 <= ap_const_logic_0;
    means_16_V_we1 <= ap_const_logic_0;
    means_17_V_address0 <= zero_mean_1chan_U0_means_17_V_address0;
    means_17_V_address1 <= ap_const_lv5_0;
    means_17_V_ce0 <= zero_mean_1chan_U0_means_17_V_ce0;
    means_17_V_ce1 <= ap_const_logic_0;
    means_17_V_d0 <= ap_const_lv18_0;
    means_17_V_d1 <= ap_const_lv18_0;
    means_17_V_we0 <= ap_const_logic_0;
    means_17_V_we1 <= ap_const_logic_0;
    means_18_V_address0 <= zero_mean_1chan_U0_means_18_V_address0;
    means_18_V_address1 <= ap_const_lv5_0;
    means_18_V_ce0 <= zero_mean_1chan_U0_means_18_V_ce0;
    means_18_V_ce1 <= ap_const_logic_0;
    means_18_V_d0 <= ap_const_lv18_0;
    means_18_V_d1 <= ap_const_lv18_0;
    means_18_V_we0 <= ap_const_logic_0;
    means_18_V_we1 <= ap_const_logic_0;
    means_19_V_address0 <= zero_mean_1chan_U0_means_19_V_address0;
    means_19_V_address1 <= ap_const_lv5_0;
    means_19_V_ce0 <= zero_mean_1chan_U0_means_19_V_ce0;
    means_19_V_ce1 <= ap_const_logic_0;
    means_19_V_d0 <= ap_const_lv18_0;
    means_19_V_d1 <= ap_const_lv18_0;
    means_19_V_we0 <= ap_const_logic_0;
    means_19_V_we1 <= ap_const_logic_0;
    means_1_V_address0 <= zero_mean_1chan_U0_means_1_V_address0;
    means_1_V_address1 <= ap_const_lv5_0;
    means_1_V_ce0 <= zero_mean_1chan_U0_means_1_V_ce0;
    means_1_V_ce1 <= ap_const_logic_0;
    means_1_V_d0 <= ap_const_lv18_0;
    means_1_V_d1 <= ap_const_lv18_0;
    means_1_V_we0 <= ap_const_logic_0;
    means_1_V_we1 <= ap_const_logic_0;
    means_20_V_address0 <= zero_mean_1chan_U0_means_20_V_address0;
    means_20_V_address1 <= ap_const_lv5_0;
    means_20_V_ce0 <= zero_mean_1chan_U0_means_20_V_ce0;
    means_20_V_ce1 <= ap_const_logic_0;
    means_20_V_d0 <= ap_const_lv18_0;
    means_20_V_d1 <= ap_const_lv18_0;
    means_20_V_we0 <= ap_const_logic_0;
    means_20_V_we1 <= ap_const_logic_0;
    means_21_V_address0 <= zero_mean_1chan_U0_means_21_V_address0;
    means_21_V_address1 <= ap_const_lv5_0;
    means_21_V_ce0 <= zero_mean_1chan_U0_means_21_V_ce0;
    means_21_V_ce1 <= ap_const_logic_0;
    means_21_V_d0 <= ap_const_lv18_0;
    means_21_V_d1 <= ap_const_lv18_0;
    means_21_V_we0 <= ap_const_logic_0;
    means_21_V_we1 <= ap_const_logic_0;
    means_22_V_address0 <= zero_mean_1chan_U0_means_22_V_address0;
    means_22_V_address1 <= ap_const_lv5_0;
    means_22_V_ce0 <= zero_mean_1chan_U0_means_22_V_ce0;
    means_22_V_ce1 <= ap_const_logic_0;
    means_22_V_d0 <= ap_const_lv18_0;
    means_22_V_d1 <= ap_const_lv18_0;
    means_22_V_we0 <= ap_const_logic_0;
    means_22_V_we1 <= ap_const_logic_0;
    means_23_V_address0 <= zero_mean_1chan_U0_means_23_V_address0;
    means_23_V_address1 <= ap_const_lv5_0;
    means_23_V_ce0 <= zero_mean_1chan_U0_means_23_V_ce0;
    means_23_V_ce1 <= ap_const_logic_0;
    means_23_V_d0 <= ap_const_lv18_0;
    means_23_V_d1 <= ap_const_lv18_0;
    means_23_V_we0 <= ap_const_logic_0;
    means_23_V_we1 <= ap_const_logic_0;
    means_24_V_address0 <= zero_mean_1chan_U0_means_24_V_address0;
    means_24_V_address1 <= ap_const_lv5_0;
    means_24_V_ce0 <= zero_mean_1chan_U0_means_24_V_ce0;
    means_24_V_ce1 <= ap_const_logic_0;
    means_24_V_d0 <= ap_const_lv18_0;
    means_24_V_d1 <= ap_const_lv18_0;
    means_24_V_we0 <= ap_const_logic_0;
    means_24_V_we1 <= ap_const_logic_0;
    means_25_V_address0 <= zero_mean_1chan_U0_means_25_V_address0;
    means_25_V_address1 <= ap_const_lv5_0;
    means_25_V_ce0 <= zero_mean_1chan_U0_means_25_V_ce0;
    means_25_V_ce1 <= ap_const_logic_0;
    means_25_V_d0 <= ap_const_lv18_0;
    means_25_V_d1 <= ap_const_lv18_0;
    means_25_V_we0 <= ap_const_logic_0;
    means_25_V_we1 <= ap_const_logic_0;
    means_26_V_address0 <= zero_mean_1chan_U0_means_26_V_address0;
    means_26_V_address1 <= ap_const_lv5_0;
    means_26_V_ce0 <= zero_mean_1chan_U0_means_26_V_ce0;
    means_26_V_ce1 <= ap_const_logic_0;
    means_26_V_d0 <= ap_const_lv18_0;
    means_26_V_d1 <= ap_const_lv18_0;
    means_26_V_we0 <= ap_const_logic_0;
    means_26_V_we1 <= ap_const_logic_0;
    means_27_V_address0 <= zero_mean_1chan_U0_means_27_V_address0;
    means_27_V_address1 <= ap_const_lv5_0;
    means_27_V_ce0 <= zero_mean_1chan_U0_means_27_V_ce0;
    means_27_V_ce1 <= ap_const_logic_0;
    means_27_V_d0 <= ap_const_lv18_0;
    means_27_V_d1 <= ap_const_lv18_0;
    means_27_V_we0 <= ap_const_logic_0;
    means_27_V_we1 <= ap_const_logic_0;
    means_2_V_address0 <= zero_mean_1chan_U0_means_2_V_address0;
    means_2_V_address1 <= ap_const_lv5_0;
    means_2_V_ce0 <= zero_mean_1chan_U0_means_2_V_ce0;
    means_2_V_ce1 <= ap_const_logic_0;
    means_2_V_d0 <= ap_const_lv18_0;
    means_2_V_d1 <= ap_const_lv18_0;
    means_2_V_we0 <= ap_const_logic_0;
    means_2_V_we1 <= ap_const_logic_0;
    means_3_V_address0 <= zero_mean_1chan_U0_means_3_V_address0;
    means_3_V_address1 <= ap_const_lv5_0;
    means_3_V_ce0 <= zero_mean_1chan_U0_means_3_V_ce0;
    means_3_V_ce1 <= ap_const_logic_0;
    means_3_V_d0 <= ap_const_lv18_0;
    means_3_V_d1 <= ap_const_lv18_0;
    means_3_V_we0 <= ap_const_logic_0;
    means_3_V_we1 <= ap_const_logic_0;
    means_4_V_address0 <= zero_mean_1chan_U0_means_4_V_address0;
    means_4_V_address1 <= ap_const_lv5_0;
    means_4_V_ce0 <= zero_mean_1chan_U0_means_4_V_ce0;
    means_4_V_ce1 <= ap_const_logic_0;
    means_4_V_d0 <= ap_const_lv18_0;
    means_4_V_d1 <= ap_const_lv18_0;
    means_4_V_we0 <= ap_const_logic_0;
    means_4_V_we1 <= ap_const_logic_0;
    means_5_V_address0 <= zero_mean_1chan_U0_means_5_V_address0;
    means_5_V_address1 <= ap_const_lv5_0;
    means_5_V_ce0 <= zero_mean_1chan_U0_means_5_V_ce0;
    means_5_V_ce1 <= ap_const_logic_0;
    means_5_V_d0 <= ap_const_lv18_0;
    means_5_V_d1 <= ap_const_lv18_0;
    means_5_V_we0 <= ap_const_logic_0;
    means_5_V_we1 <= ap_const_logic_0;
    means_6_V_address0 <= zero_mean_1chan_U0_means_6_V_address0;
    means_6_V_address1 <= ap_const_lv5_0;
    means_6_V_ce0 <= zero_mean_1chan_U0_means_6_V_ce0;
    means_6_V_ce1 <= ap_const_logic_0;
    means_6_V_d0 <= ap_const_lv18_0;
    means_6_V_d1 <= ap_const_lv18_0;
    means_6_V_we0 <= ap_const_logic_0;
    means_6_V_we1 <= ap_const_logic_0;
    means_7_V_address0 <= zero_mean_1chan_U0_means_7_V_address0;
    means_7_V_address1 <= ap_const_lv5_0;
    means_7_V_ce0 <= zero_mean_1chan_U0_means_7_V_ce0;
    means_7_V_ce1 <= ap_const_logic_0;
    means_7_V_d0 <= ap_const_lv18_0;
    means_7_V_d1 <= ap_const_lv18_0;
    means_7_V_we0 <= ap_const_logic_0;
    means_7_V_we1 <= ap_const_logic_0;
    means_8_V_address0 <= zero_mean_1chan_U0_means_8_V_address0;
    means_8_V_address1 <= ap_const_lv5_0;
    means_8_V_ce0 <= zero_mean_1chan_U0_means_8_V_ce0;
    means_8_V_ce1 <= ap_const_logic_0;
    means_8_V_d0 <= ap_const_lv18_0;
    means_8_V_d1 <= ap_const_lv18_0;
    means_8_V_we0 <= ap_const_logic_0;
    means_8_V_we1 <= ap_const_logic_0;
    means_9_V_address0 <= zero_mean_1chan_U0_means_9_V_address0;
    means_9_V_address1 <= ap_const_lv5_0;
    means_9_V_ce0 <= zero_mean_1chan_U0_means_9_V_ce0;
    means_9_V_ce1 <= ap_const_logic_0;
    means_9_V_d0 <= ap_const_lv18_0;
    means_9_V_d1 <= ap_const_lv18_0;
    means_9_V_we0 <= ap_const_logic_0;
    means_9_V_we1 <= ap_const_logic_0;
    pad_for_conv2_U0_ap_continue <= (ap_sync_channel_write_padded_L2_9_V and ap_sync_channel_write_padded_L2_8_V and ap_sync_channel_write_padded_L2_7_V and ap_sync_channel_write_padded_L2_6_V and ap_sync_channel_write_padded_L2_5_V and ap_sync_channel_write_padded_L2_4_V and ap_sync_channel_write_padded_L2_3_V and ap_sync_channel_write_padded_L2_2_V and ap_sync_channel_write_padded_L2_1_V and ap_sync_channel_write_padded_L2_15_V and ap_sync_channel_write_padded_L2_14_V and ap_sync_channel_write_padded_L2_13_V and ap_sync_channel_write_padded_L2_12_V and ap_sync_channel_write_padded_L2_11_V and ap_sync_channel_write_padded_L2_10_V and ap_sync_channel_write_padded_L2_0_V);
    pad_for_conv2_U0_ap_start <= (maxpool_9_V_t_empty_n and maxpool_8_V_t_empty_n and maxpool_7_V_t_empty_n and maxpool_6_V_t_empty_n and maxpool_5_V_t_empty_n and maxpool_4_V_t_empty_n and maxpool_3_V_t_empty_n and maxpool_2_V_t_empty_n and maxpool_1_V_t_empty_n and maxpool_13_V_t_empty_n and maxpool_12_V_t_empty_n and maxpool_11_V_t_empty_n and maxpool_10_V_t_empty_n and maxpool_0_V_t_empty_n);
    pad_for_conv2_U0_out_image_0_V_full_n <= padded_L2_0_V_i_full_n;
    pad_for_conv2_U0_out_image_10_V_full_n <= padded_L2_10_V_i_full_n;
    pad_for_conv2_U0_out_image_11_V_full_n <= padded_L2_11_V_i_full_n;
    pad_for_conv2_U0_out_image_12_V_full_n <= padded_L2_12_V_i_full_n;
    pad_for_conv2_U0_out_image_13_V_full_n <= padded_L2_13_V_i_full_n;
    pad_for_conv2_U0_out_image_14_V_full_n <= padded_L2_14_V_i_full_n;
    pad_for_conv2_U0_out_image_15_V_full_n <= padded_L2_15_V_i_full_n;
    pad_for_conv2_U0_out_image_1_V_full_n <= padded_L2_1_V_i_full_n;
    pad_for_conv2_U0_out_image_2_V_full_n <= padded_L2_2_V_i_full_n;
    pad_for_conv2_U0_out_image_3_V_full_n <= padded_L2_3_V_i_full_n;
    pad_for_conv2_U0_out_image_4_V_full_n <= padded_L2_4_V_i_full_n;
    pad_for_conv2_U0_out_image_5_V_full_n <= padded_L2_5_V_i_full_n;
    pad_for_conv2_U0_out_image_6_V_full_n <= padded_L2_6_V_i_full_n;
    pad_for_conv2_U0_out_image_7_V_full_n <= padded_L2_7_V_i_full_n;
    pad_for_conv2_U0_out_image_8_V_full_n <= padded_L2_8_V_i_full_n;
    pad_for_conv2_U0_out_image_9_V_full_n <= padded_L2_9_V_i_full_n;
    pad_for_conv2_U0_start_full_n <= ap_const_logic_1;
    pad_for_conv2_U0_start_write <= ap_const_logic_0;
    relu_U0_activations_0_V_full_n <= ReLU_0_V_i_full_n;
    relu_U0_activations_10_V_full_n <= ReLU_10_V_i_full_n;
    relu_U0_activations_11_V_full_n <= ReLU_11_V_i_full_n;
    relu_U0_activations_12_V_full_n <= ReLU_12_V_i_full_n;
    relu_U0_activations_13_V_full_n <= ReLU_13_V_i_full_n;
    relu_U0_activations_14_V_full_n <= ReLU_14_V_i_full_n;
    relu_U0_activations_15_V_full_n <= ReLU_15_V_i_full_n;
    relu_U0_activations_16_V_full_n <= ReLU_16_V_i_full_n;
    relu_U0_activations_17_V_full_n <= ReLU_17_V_i_full_n;
    relu_U0_activations_18_V_full_n <= ReLU_18_V_i_full_n;
    relu_U0_activations_19_V_full_n <= ReLU_19_V_i_full_n;
    relu_U0_activations_1_V_full_n <= ReLU_1_V_i_full_n;
    relu_U0_activations_20_V_full_n <= ReLU_20_V_i_full_n;
    relu_U0_activations_21_V_full_n <= ReLU_21_V_i_full_n;
    relu_U0_activations_22_V_full_n <= ReLU_22_V_i_full_n;
    relu_U0_activations_23_V_full_n <= ReLU_23_V_i_full_n;
    relu_U0_activations_24_V_full_n <= ReLU_24_V_i_full_n;
    relu_U0_activations_25_V_full_n <= ReLU_25_V_i_full_n;
    relu_U0_activations_26_V_full_n <= ReLU_26_V_i_full_n;
    relu_U0_activations_27_V_full_n <= ReLU_27_V_i_full_n;
    relu_U0_activations_2_V_full_n <= ReLU_2_V_i_full_n;
    relu_U0_activations_3_V_full_n <= ReLU_3_V_i_full_n;
    relu_U0_activations_4_V_full_n <= ReLU_4_V_i_full_n;
    relu_U0_activations_5_V_full_n <= ReLU_5_V_i_full_n;
    relu_U0_activations_6_V_full_n <= ReLU_6_V_i_full_n;
    relu_U0_activations_7_V_full_n <= ReLU_7_V_i_full_n;
    relu_U0_activations_8_V_full_n <= ReLU_8_V_i_full_n;
    relu_U0_activations_9_V_full_n <= ReLU_9_V_i_full_n;
    relu_U0_ap_continue <= (ap_sync_channel_write_ReLU_9_V and ap_sync_channel_write_ReLU_8_V and ap_sync_channel_write_ReLU_7_V and ap_sync_channel_write_ReLU_6_V and ap_sync_channel_write_ReLU_5_V and ap_sync_channel_write_ReLU_4_V and ap_sync_channel_write_ReLU_3_V and ap_sync_channel_write_ReLU_2_V and ap_sync_channel_write_ReLU_27_V and ap_sync_channel_write_ReLU_26_V and ap_sync_channel_write_ReLU_25_V and ap_sync_channel_write_ReLU_24_V and ap_sync_channel_write_ReLU_23_V and ap_sync_channel_write_ReLU_22_V and ap_sync_channel_write_ReLU_21_V and ap_sync_channel_write_ReLU_20_V and ap_sync_channel_write_ReLU_1_V and ap_sync_channel_write_ReLU_19_V and ap_sync_channel_write_ReLU_18_V and ap_sync_channel_write_ReLU_17_V and ap_sync_channel_write_ReLU_16_V and ap_sync_channel_write_ReLU_15_V and ap_sync_channel_write_ReLU_14_V and ap_sync_channel_write_ReLU_13_V and ap_sync_channel_write_ReLU_12_V and ap_sync_channel_write_ReLU_11_V and ap_sync_channel_write_ReLU_10_V and ap_sync_channel_write_ReLU_0_V);
    relu_U0_ap_start <= (batchnorm_9_V_t_empty_n and batchnorm_8_V_t_empty_n and batchnorm_7_V_t_empty_n and batchnorm_6_V_t_empty_n and batchnorm_5_V_t_empty_n and batchnorm_4_V_t_empty_n and batchnorm_3_V_t_empty_n and batchnorm_2_V_t_empty_n and batchnorm_27_V_t_empty_n and batchnorm_26_V_t_empty_n and batchnorm_25_V_t_empty_n and batchnorm_24_V_t_empty_n and batchnorm_23_V_t_empty_n and batchnorm_22_V_t_empty_n and batchnorm_21_V_t_empty_n and batchnorm_20_V_t_empty_n and batchnorm_1_V_t_empty_n and batchnorm_19_V_t_empty_n and batchnorm_18_V_t_empty_n and batchnorm_17_V_t_empty_n and batchnorm_16_V_t_empty_n and batchnorm_15_V_t_empty_n and batchnorm_14_V_t_empty_n and batchnorm_13_V_t_empty_n and batchnorm_12_V_t_empty_n and batchnorm_11_V_t_empty_n and batchnorm_10_V_t_empty_n and batchnorm_0_V_t_empty_n);
    relu_U0_start_full_n <= ap_const_logic_1;
    relu_U0_start_write <= ap_const_logic_0;
    resample_U0_ap_continue <= (ap_sync_channel_write_resampled_2_2_V and ap_sync_channel_write_resampled_2_1_V and ap_sync_channel_write_resampled_2_0_V and ap_sync_channel_write_resampled_1_2_V and ap_sync_channel_write_resampled_1_1_V and ap_sync_channel_write_resampled_1_0_V and ap_sync_channel_write_resampled_0_2_V and ap_sync_channel_write_resampled_0_1_V and ap_sync_channel_write_resampled_0_0_V);
    resample_U0_ap_start <= (padded_9_V_t_empty_n and padded_8_V_t_empty_n and padded_7_V_t_empty_n and padded_6_V_t_empty_n and padded_5_V_t_empty_n and padded_4_V_t_empty_n and padded_3_V_t_empty_n and padded_2_V_t_empty_n and padded_29_V_t_empty_n and padded_28_V_t_empty_n and padded_27_V_t_empty_n and padded_26_V_t_empty_n and padded_25_V_t_empty_n and padded_24_V_t_empty_n and padded_23_V_t_empty_n and padded_22_V_t_empty_n and padded_21_V_t_empty_n and padded_20_V_t_empty_n and padded_1_V_t_empty_n and padded_19_V_t_empty_n and padded_18_V_t_empty_n and padded_17_V_t_empty_n and padded_16_V_t_empty_n and padded_15_V_t_empty_n and padded_14_V_t_empty_n and padded_13_V_t_empty_n and padded_12_V_t_empty_n and padded_11_V_t_empty_n and padded_10_V_t_empty_n and padded_0_V_t_empty_n);
    resample_U0_resampled_0_0_V_full_n <= resampled_0_0_V_i_full_n;
    resample_U0_resampled_0_1_V_full_n <= resampled_0_1_V_i_full_n;
    resample_U0_resampled_0_2_V_full_n <= resampled_0_2_V_i_full_n;
    resample_U0_resampled_1_0_V_full_n <= resampled_1_0_V_i_full_n;
    resample_U0_resampled_1_1_V_full_n <= resampled_1_1_V_i_full_n;
    resample_U0_resampled_1_2_V_full_n <= resampled_1_2_V_i_full_n;
    resample_U0_resampled_2_0_V_full_n <= resampled_2_0_V_i_full_n;
    resample_U0_resampled_2_1_V_full_n <= resampled_2_1_V_i_full_n;
    resample_U0_resampled_2_2_V_full_n <= resampled_2_2_V_i_full_n;
    resample_U0_start_full_n <= ap_const_logic_1;
    resample_U0_start_write <= ap_const_logic_0;
    resample_for_conv2_U0_ap_continue <= (ap_sync_channel_write_resampled_L2_2_V and ap_sync_channel_write_resampled_L2_1_V and ap_sync_channel_write_resampled_L2_0_V);
    resample_for_conv2_U0_ap_start <= (padded_L2_9_V_t_empty_n and padded_L2_8_V_t_empty_n and padded_L2_7_V_t_empty_n and padded_L2_6_V_t_empty_n and padded_L2_5_V_t_empty_n and padded_L2_4_V_t_empty_n and padded_L2_3_V_t_empty_n and padded_L2_2_V_t_empty_n and padded_L2_1_V_t_empty_n and padded_L2_15_V_t_empty_n and padded_L2_14_V_t_empty_n and padded_L2_13_V_t_empty_n and padded_L2_12_V_t_empty_n and padded_L2_11_V_t_empty_n and padded_L2_10_V_t_empty_n and padded_L2_0_V_t_empty_n);
    resample_for_conv2_U0_resampled_0_V_full_n <= resampled_L2_0_V_i_full_n;
    resample_for_conv2_U0_resampled_1_V_full_n <= resampled_L2_1_V_i_full_n;
    resample_for_conv2_U0_resampled_2_V_full_n <= resampled_L2_2_V_i_full_n;
    resample_for_conv2_U0_start_full_n <= ap_const_logic_1;
    resample_for_conv2_U0_start_write <= ap_const_logic_0;
    result_0_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_0_V_address0;
    result_0_V_address1 <= ap_const_lv6_0;
    result_0_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_0_V_ce0;
    result_0_V_ce1 <= ap_const_logic_0;
    result_0_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_0_V_d0;
    result_0_V_d1 <= ap_const_lv48_0;
    result_0_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_0_V_we0;
    result_0_V_we1 <= ap_const_logic_0;
    result_10_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_10_V_address0;
    result_10_V_address1 <= ap_const_lv6_0;
    result_10_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_10_V_ce0;
    result_10_V_ce1 <= ap_const_logic_0;
    result_10_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_10_V_d0;
    result_10_V_d1 <= ap_const_lv48_0;
    result_10_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_10_V_we0;
    result_10_V_we1 <= ap_const_logic_0;
    result_11_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_11_V_address0;
    result_11_V_address1 <= ap_const_lv6_0;
    result_11_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_11_V_ce0;
    result_11_V_ce1 <= ap_const_logic_0;
    result_11_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_11_V_d0;
    result_11_V_d1 <= ap_const_lv48_0;
    result_11_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_11_V_we0;
    result_11_V_we1 <= ap_const_logic_0;
    result_12_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_12_V_address0;
    result_12_V_address1 <= ap_const_lv6_0;
    result_12_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_12_V_ce0;
    result_12_V_ce1 <= ap_const_logic_0;
    result_12_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_12_V_d0;
    result_12_V_d1 <= ap_const_lv48_0;
    result_12_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_12_V_we0;
    result_12_V_we1 <= ap_const_logic_0;
    result_13_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_13_V_address0;
    result_13_V_address1 <= ap_const_lv6_0;
    result_13_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_13_V_ce0;
    result_13_V_ce1 <= ap_const_logic_0;
    result_13_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_13_V_d0;
    result_13_V_d1 <= ap_const_lv48_0;
    result_13_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_13_V_we0;
    result_13_V_we1 <= ap_const_logic_0;
    result_1_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_1_V_address0;
    result_1_V_address1 <= ap_const_lv6_0;
    result_1_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_1_V_ce0;
    result_1_V_ce1 <= ap_const_logic_0;
    result_1_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_1_V_d0;
    result_1_V_d1 <= ap_const_lv48_0;
    result_1_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_1_V_we0;
    result_1_V_we1 <= ap_const_logic_0;
    result_2_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_2_V_address0;
    result_2_V_address1 <= ap_const_lv6_0;
    result_2_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_2_V_ce0;
    result_2_V_ce1 <= ap_const_logic_0;
    result_2_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_2_V_d0;
    result_2_V_d1 <= ap_const_lv48_0;
    result_2_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_2_V_we0;
    result_2_V_we1 <= ap_const_logic_0;
    result_3_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_3_V_address0;
    result_3_V_address1 <= ap_const_lv6_0;
    result_3_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_3_V_ce0;
    result_3_V_ce1 <= ap_const_logic_0;
    result_3_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_3_V_d0;
    result_3_V_d1 <= ap_const_lv48_0;
    result_3_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_3_V_we0;
    result_3_V_we1 <= ap_const_logic_0;
    result_4_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_4_V_address0;
    result_4_V_address1 <= ap_const_lv6_0;
    result_4_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_4_V_ce0;
    result_4_V_ce1 <= ap_const_logic_0;
    result_4_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_4_V_d0;
    result_4_V_d1 <= ap_const_lv48_0;
    result_4_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_4_V_we0;
    result_4_V_we1 <= ap_const_logic_0;
    result_5_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_5_V_address0;
    result_5_V_address1 <= ap_const_lv6_0;
    result_5_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_5_V_ce0;
    result_5_V_ce1 <= ap_const_logic_0;
    result_5_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_5_V_d0;
    result_5_V_d1 <= ap_const_lv48_0;
    result_5_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_5_V_we0;
    result_5_V_we1 <= ap_const_logic_0;
    result_6_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_6_V_address0;
    result_6_V_address1 <= ap_const_lv6_0;
    result_6_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_6_V_ce0;
    result_6_V_ce1 <= ap_const_logic_0;
    result_6_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_6_V_d0;
    result_6_V_d1 <= ap_const_lv48_0;
    result_6_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_6_V_we0;
    result_6_V_we1 <= ap_const_logic_0;
    result_7_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_7_V_address0;
    result_7_V_address1 <= ap_const_lv6_0;
    result_7_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_7_V_ce0;
    result_7_V_ce1 <= ap_const_logic_0;
    result_7_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_7_V_d0;
    result_7_V_d1 <= ap_const_lv48_0;
    result_7_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_7_V_we0;
    result_7_V_we1 <= ap_const_logic_0;
    result_8_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_8_V_address0;
    result_8_V_address1 <= ap_const_lv6_0;
    result_8_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_8_V_ce0;
    result_8_V_ce1 <= ap_const_logic_0;
    result_8_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_8_V_d0;
    result_8_V_d1 <= ap_const_lv48_0;
    result_8_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_8_V_we0;
    result_8_V_we1 <= ap_const_logic_0;
    result_9_V_address0 <= conv2d_3x3_4chan_rev_U0_out_image_9_V_address0;
    result_9_V_address1 <= ap_const_lv6_0;
    result_9_V_ce0 <= conv2d_3x3_4chan_rev_U0_out_image_9_V_ce0;
    result_9_V_ce1 <= ap_const_logic_0;
    result_9_V_d0 <= conv2d_3x3_4chan_rev_U0_out_image_9_V_d0;
    result_9_V_d1 <= ap_const_lv48_0;
    result_9_V_we0 <= conv2d_3x3_4chan_rev_U0_out_image_9_V_we0;
    result_9_V_we1 <= ap_const_logic_0;
    zero_mean_1chan_U0_ap_continue <= (ap_sync_channel_write_mean_removed_9_V and ap_sync_channel_write_mean_removed_8_V and ap_sync_channel_write_mean_removed_7_V and ap_sync_channel_write_mean_removed_6_V and ap_sync_channel_write_mean_removed_5_V and ap_sync_channel_write_mean_removed_4_V and ap_sync_channel_write_mean_removed_3_V and ap_sync_channel_write_mean_removed_2_V and ap_sync_channel_write_mean_removed_27_V and ap_sync_channel_write_mean_removed_26_V and ap_sync_channel_write_mean_removed_25_V and ap_sync_channel_write_mean_removed_24_V and ap_sync_channel_write_mean_removed_23_V and ap_sync_channel_write_mean_removed_22_V and ap_sync_channel_write_mean_removed_21_V and ap_sync_channel_write_mean_removed_20_V and ap_sync_channel_write_mean_removed_1_V and ap_sync_channel_write_mean_removed_19_V and ap_sync_channel_write_mean_removed_18_V and ap_sync_channel_write_mean_removed_17_V and ap_sync_channel_write_mean_removed_16_V and ap_sync_channel_write_mean_removed_15_V and ap_sync_channel_write_mean_removed_14_V and ap_sync_channel_write_mean_removed_13_V and ap_sync_channel_write_mean_removed_12_V and ap_sync_channel_write_mean_removed_11_V and ap_sync_channel_write_mean_removed_10_V and ap_sync_channel_write_mean_removed_0_V);
    zero_mean_1chan_U0_ap_start <= ((ap_sync_reg_zero_mean_1chan_U0_ap_ready xor ap_const_logic_1) and ap_start);
    zero_mean_1chan_U0_out_image_0_V_full_n <= mean_removed_0_V_i_full_n;
    zero_mean_1chan_U0_out_image_10_V_full_n <= mean_removed_10_V_i_full_n;
    zero_mean_1chan_U0_out_image_11_V_full_n <= mean_removed_11_V_i_full_n;
    zero_mean_1chan_U0_out_image_12_V_full_n <= mean_removed_12_V_i_full_n;
    zero_mean_1chan_U0_out_image_13_V_full_n <= mean_removed_13_V_i_full_n;
    zero_mean_1chan_U0_out_image_14_V_full_n <= mean_removed_14_V_i_full_n;
    zero_mean_1chan_U0_out_image_15_V_full_n <= mean_removed_15_V_i_full_n;
    zero_mean_1chan_U0_out_image_16_V_full_n <= mean_removed_16_V_i_full_n;
    zero_mean_1chan_U0_out_image_17_V_full_n <= mean_removed_17_V_i_full_n;
    zero_mean_1chan_U0_out_image_18_V_full_n <= mean_removed_18_V_i_full_n;
    zero_mean_1chan_U0_out_image_19_V_full_n <= mean_removed_19_V_i_full_n;
    zero_mean_1chan_U0_out_image_1_V_full_n <= mean_removed_1_V_i_full_n;
    zero_mean_1chan_U0_out_image_20_V_full_n <= mean_removed_20_V_i_full_n;
    zero_mean_1chan_U0_out_image_21_V_full_n <= mean_removed_21_V_i_full_n;
    zero_mean_1chan_U0_out_image_22_V_full_n <= mean_removed_22_V_i_full_n;
    zero_mean_1chan_U0_out_image_23_V_full_n <= mean_removed_23_V_i_full_n;
    zero_mean_1chan_U0_out_image_24_V_full_n <= mean_removed_24_V_i_full_n;
    zero_mean_1chan_U0_out_image_25_V_full_n <= mean_removed_25_V_i_full_n;
    zero_mean_1chan_U0_out_image_26_V_full_n <= mean_removed_26_V_i_full_n;
    zero_mean_1chan_U0_out_image_27_V_full_n <= mean_removed_27_V_i_full_n;
    zero_mean_1chan_U0_out_image_2_V_full_n <= mean_removed_2_V_i_full_n;
    zero_mean_1chan_U0_out_image_3_V_full_n <= mean_removed_3_V_i_full_n;
    zero_mean_1chan_U0_out_image_4_V_full_n <= mean_removed_4_V_i_full_n;
    zero_mean_1chan_U0_out_image_5_V_full_n <= mean_removed_5_V_i_full_n;
    zero_mean_1chan_U0_out_image_6_V_full_n <= mean_removed_6_V_i_full_n;
    zero_mean_1chan_U0_out_image_7_V_full_n <= mean_removed_7_V_i_full_n;
    zero_mean_1chan_U0_out_image_8_V_full_n <= mean_removed_8_V_i_full_n;
    zero_mean_1chan_U0_out_image_9_V_full_n <= mean_removed_9_V_i_full_n;
    zero_mean_1chan_U0_start_full_n <= ap_const_logic_1;
    zero_mean_1chan_U0_start_write <= ap_const_logic_0;
end behav;
