#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560ca6eb29c0 .scope module, "riscv_tb" "riscv_tb" 2 3;
 .timescale -9 -11;
v0x560ca6f2ab60_0 .var "clk", 0 0;
v0x560ca6f2ac00_0 .var/i "i", 31 0;
v0x560ca6f2ace0_0 .var "rstn", 0 0;
S_0x560ca6ec6110 .scope module, "my_cpu" "simple_cpu" 2 39, 3 4 0, S_0x560ca6eb29c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstn"
P_0x560ca6f00230 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x560ca6f00270 .param/l "NUM_INSTS" 1 3 37, +C4<00000000000000000000000001000000>;
L_0x560ca6ed4960 .functor BUFZ 32, L_0x560ca6f3ae50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560ca6f3c520 .functor BUFZ 32, L_0x560ca6ee1b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560ca6f3c5e0 .functor BUFZ 32, v0x560ca6f27740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560ca6f28b30_0 .net "NEXT_PC", 31 0, L_0x560ca6f3c5e0;  1 drivers
v0x560ca6f28c30_0 .var "PC", 31 0;
v0x560ca6f28cf0_0 .net "PC_PLUS_4", 31 0, v0x560ca6f27740_0;  1 drivers
v0x560ca6f28df0_0 .net *"_s2", 31 0, L_0x560ca6f3ae50;  1 drivers
v0x560ca6f28e90_0 .net *"_s5", 5 0, L_0x560ca6f3af50;  1 drivers
v0x560ca6f28f70_0 .net *"_s6", 7 0, L_0x560ca6f3b070;  1 drivers
L_0x7f57720d6060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ca6f29050_0 .net *"_s9", 1 0, L_0x7f57720d6060;  1 drivers
v0x560ca6f29130_0 .net "alu_check", 0 0, v0x560ca6f22f80_0;  1 drivers
v0x560ca6f29220_0 .net "alu_func", 3 0, v0x560ca6f236c0_0;  1 drivers
v0x560ca6f29370_0 .net "alu_in1", 31 0, L_0x560ca6f3c520;  1 drivers
RS_0x7f577211f0a8 .resolv tri, v0x560ca6f26860_0, v0x560ca6f26f90_0;
v0x560ca6f29430_0 .net8 "alu_in2", 31 0, RS_0x7f577211f0a8;  2 drivers
v0x560ca6f294d0_0 .net "alu_op", 1 0, L_0x560ca6f3bbd0;  1 drivers
v0x560ca6f295e0_0 .net "alu_out", 31 0, v0x560ca6f231e0_0;  1 drivers
v0x560ca6f296a0_0 .net "alu_src", 0 0, L_0x560ca6f3bd50;  1 drivers
v0x560ca6f29790_0 .net "branch", 0 0, L_0x560ca6f3b9a0;  1 drivers
v0x560ca6f29880_0 .net "clk", 0 0, v0x560ca6f2ab60_0;  1 drivers
v0x560ca6f29970_0 .net "funct3", 2 0, L_0x560ca6f3b4b0;  1 drivers
v0x560ca6f29a30_0 .net "funct7", 6 0, L_0x560ca6f3b3c0;  1 drivers
v0x560ca6f29ad0 .array "inst_memory", 63 0, 31 0;
v0x560ca6f29b70_0 .net "instruction", 31 0, L_0x560ca6ed4960;  1 drivers
v0x560ca6f29c30_0 .net "jump", 1 0, L_0x560ca6f3b8b0;  1 drivers
v0x560ca6f29cd0_0 .net "maskmode", 1 0, L_0x560ca6f3c6a0;  1 drivers
v0x560ca6f29d70_0 .net "mem_read", 0 0, L_0x560ca6f3ba90;  1 drivers
v0x560ca6f29e60_0 .net "mem_to_reg", 0 0, L_0x560ca6f3bb30;  1 drivers
v0x560ca6f29f50_0 .net "mem_write", 0 0, L_0x560ca6f3bc70;  1 drivers
v0x560ca6f2a040_0 .net "opcode", 6 0, L_0x560ca6f3b2a0;  1 drivers
v0x560ca6f2a0e0_0 .net "rd", 4 0, L_0x560ca6f3b7c0;  1 drivers
v0x560ca6f2a180_0 .net "read_data", 31 0, v0x560ca6f25920_0;  1 drivers
v0x560ca6f2a270_0 .net "reg_write", 0 0, L_0x560ca6f3bdf0;  1 drivers
v0x560ca6f2a360_0 .net "rs1", 4 0, L_0x560ca6f3b590;  1 drivers
v0x560ca6f2a420_0 .net "rs1_out", 31 0, L_0x560ca6ee1b90;  1 drivers
v0x560ca6f2a4c0_0 .net "rs2", 4 0, L_0x560ca6f3b680;  1 drivers
v0x560ca6f2a560_0 .net "rs2_out", 31 0, L_0x560ca6e9c5c0;  1 drivers
v0x560ca6f2a810_0 .net "rstn", 0 0, v0x560ca6f2ace0_0;  1 drivers
v0x560ca6f2a8d0_0 .net "sextimm", 31 0, v0x560ca6f26200_0;  1 drivers
v0x560ca6f2a9e0_0 .net "taken", 0 0, v0x560ca6f23fe0_0;  1 drivers
o0x7f5772120008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560ca6f2aa80_0 .net "write_data", 31 0, o0x7f5772120008;  0 drivers
E_0x560ca6ec2330 .event posedge, v0x560ca6f254f0_0;
L_0x560ca6f3ae50 .array/port v0x560ca6f29ad0, L_0x560ca6f3b070;
L_0x560ca6f3af50 .part v0x560ca6f28c30_0, 2, 6;
L_0x560ca6f3b070 .concat [ 6 2 0 0], L_0x560ca6f3af50, L_0x7f57720d6060;
L_0x560ca6f3b2a0 .part L_0x560ca6ed4960, 0, 7;
L_0x560ca6f3b3c0 .part L_0x560ca6ed4960, 25, 7;
L_0x560ca6f3b4b0 .part L_0x560ca6ed4960, 12, 3;
L_0x560ca6f3b590 .part L_0x560ca6ed4960, 15, 5;
L_0x560ca6f3b680 .part L_0x560ca6ed4960, 20, 5;
L_0x560ca6f3b7c0 .part L_0x560ca6ed4960, 7, 5;
L_0x560ca6f3c6a0 .part L_0x560ca6f3b4b0, 0, 2;
S_0x560ca6ec6330 .scope module, "m_ALU" "ALU" 3 165, 4 10 0, S_0x560ca6ec6110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a"
    .port_info 1 /INPUT 32 "in_b"
    .port_info 2 /INPUT 4 "alu_func"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "check"
P_0x560ca6ed1d70 .param/l "DATA_WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
v0x560ca6ef7fb0_0 .net "alu_func", 3 0, v0x560ca6f236c0_0;  alias, 1 drivers
v0x560ca6f22f80_0 .var "check", 0 0;
v0x560ca6f23040_0 .net "in_a", 31 0, L_0x560ca6f3c520;  alias, 1 drivers
v0x560ca6f23100_0 .net8 "in_b", 31 0, RS_0x7f577211f0a8;  alias, 2 drivers
v0x560ca6f231e0_0 .var "result", 31 0;
E_0x560ca6e9caa0 .event edge, v0x560ca6ef7fb0_0, v0x560ca6f231e0_0;
E_0x560ca6ec17f0 .event edge, v0x560ca6ef7fb0_0, v0x560ca6f23040_0, v0x560ca6f23100_0;
S_0x560ca6f233b0 .scope module, "m_ALU_control" "ALU_control" 3 135, 5 30 0, S_0x560ca6ec6110;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op"
    .port_info 1 /INPUT 7 "funct7"
    .port_info 2 /INPUT 3 "funct3"
    .port_info 3 /OUTPUT 4 "alu_func"
v0x560ca6f235c0_0 .net *"_s1", 0 0, L_0x560ca6f3c390;  1 drivers
v0x560ca6f236c0_0 .var "alu_func", 3 0;
v0x560ca6f237b0_0 .net "alu_op", 1 0, L_0x560ca6f3bbd0;  alias, 1 drivers
v0x560ca6f23880_0 .net "funct", 3 0, L_0x560ca6f3c430;  1 drivers
v0x560ca6f23960_0 .net "funct3", 2 0, L_0x560ca6f3b4b0;  alias, 1 drivers
v0x560ca6f23a90_0 .net "funct7", 6 0, L_0x560ca6f3b3c0;  alias, 1 drivers
E_0x560ca6ec20d0 .event edge, v0x560ca6f237b0_0, v0x560ca6f23880_0;
L_0x560ca6f3c390 .part L_0x560ca6f3b3c0, 5, 1;
L_0x560ca6f3c430 .concat [ 3 1 0 0], L_0x560ca6f3b4b0, L_0x560ca6f3c390;
S_0x560ca6f23bf0 .scope module, "m_branch_control" "branch_control" 3 183, 6 1 0, S_0x560ca6ec6110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "check"
    .port_info 2 /OUTPUT 1 "taken"
v0x560ca6f23e10_0 .net "branch", 0 0, L_0x560ca6f3b9a0;  alias, 1 drivers
v0x560ca6f23ef0_0 .net "check", 0 0, v0x560ca6f22f80_0;  alias, 1 drivers
v0x560ca6f23fe0_0 .var "taken", 0 0;
S_0x560ca6f240f0 .scope module, "m_control" "control" 3 86, 7 6 0, S_0x560ca6ec6110;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 2 "jump"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "mem_read"
    .port_info 4 /OUTPUT 1 "mem_to_reg"
    .port_info 5 /OUTPUT 2 "alu_op"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "reg_write"
v0x560ca6f24330_0 .net *"_s10", 9 0, v0x560ca6f246c0_0;  1 drivers
v0x560ca6f24430_0 .net "alu_op", 1 0, L_0x560ca6f3bbd0;  alias, 1 drivers
v0x560ca6f24520_0 .net "alu_src", 0 0, L_0x560ca6f3bd50;  alias, 1 drivers
v0x560ca6f245f0_0 .net "branch", 0 0, L_0x560ca6f3b9a0;  alias, 1 drivers
v0x560ca6f246c0_0 .var "controls", 9 0;
v0x560ca6f247b0_0 .net "jump", 1 0, L_0x560ca6f3b8b0;  alias, 1 drivers
v0x560ca6f24890_0 .net "mem_read", 0 0, L_0x560ca6f3ba90;  alias, 1 drivers
v0x560ca6f24950_0 .net "mem_to_reg", 0 0, L_0x560ca6f3bb30;  alias, 1 drivers
v0x560ca6f24a10_0 .net "mem_write", 0 0, L_0x560ca6f3bc70;  alias, 1 drivers
v0x560ca6f24ad0_0 .net "opcode", 6 0, L_0x560ca6f3b2a0;  alias, 1 drivers
v0x560ca6f24bb0_0 .net "reg_write", 0 0, L_0x560ca6f3bdf0;  alias, 1 drivers
E_0x560ca6f08830 .event edge, v0x560ca6f24ad0_0;
L_0x560ca6f3b8b0 .part v0x560ca6f246c0_0, 8, 2;
L_0x560ca6f3b9a0 .part v0x560ca6f246c0_0, 7, 1;
L_0x560ca6f3ba90 .part v0x560ca6f246c0_0, 6, 1;
L_0x560ca6f3bb30 .part v0x560ca6f246c0_0, 5, 1;
L_0x560ca6f3bbd0 .part v0x560ca6f246c0_0, 3, 2;
L_0x560ca6f3bc70 .part v0x560ca6f246c0_0, 2, 1;
L_0x560ca6f3bd50 .part v0x560ca6f246c0_0, 1, 1;
L_0x560ca6f3bdf0 .part v0x560ca6f246c0_0, 0, 1;
S_0x560ca6f24d90 .scope module, "m_data_memory" "data_memory" 3 203, 8 3 0, S_0x560ca6ec6110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "mem_write"
    .port_info 2 /INPUT 1 "mem_read"
    .port_info 3 /INPUT 2 "maskmode"
    .port_info 4 /INPUT 1 "sext"
    .port_info 5 /INPUT 32 "address"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "read_data"
P_0x560ca6f24f60 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x560ca6f24fa0 .param/l "MEM_ADDR_SIZE" 0 8 4, +C4<00000000000000000000000000001000>;
v0x560ca6f25320_0 .net "address", 31 0, v0x560ca6f231e0_0;  alias, 1 drivers
v0x560ca6f25430_0 .net "address_internal", 7 0, L_0x560ca6f3c880;  1 drivers
v0x560ca6f254f0_0 .net "clk", 0 0, v0x560ca6f2ab60_0;  alias, 1 drivers
v0x560ca6f255c0_0 .net "maskmode", 1 0, L_0x560ca6f3c6a0;  alias, 1 drivers
v0x560ca6f256a0 .array "mem_array", 255 0, 31 0;
v0x560ca6f257b0_0 .net "mem_read", 0 0, L_0x560ca6f3ba90;  alias, 1 drivers
v0x560ca6f25850_0 .net "mem_write", 0 0, L_0x560ca6f3bc70;  alias, 1 drivers
v0x560ca6f25920_0 .var "read_data", 31 0;
L_0x7f57720d6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560ca6f259c0_0 .net "sext", 0 0, L_0x7f57720d6138;  1 drivers
v0x560ca6f25a80_0 .net "write_data", 31 0, L_0x560ca6e9c5c0;  alias, 1 drivers
E_0x560ca6f25240 .event edge, v0x560ca6f24890_0;
E_0x560ca6f252c0 .event negedge, v0x560ca6f254f0_0;
L_0x560ca6f3c880 .part v0x560ca6f231e0_0, 2, 8;
S_0x560ca6f25c60 .scope module, "m_imm_generator" "imm_generator" 3 117, 9 3 0, S_0x560ca6ec6110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 32 "sextimm"
P_0x560ca6f25de0 .param/l "DATA_WIDTH" 0 9 4, +C4<00000000000000000000000000100000>;
v0x560ca6f26020_0 .net "instruction", 31 0, L_0x560ca6ed4960;  alias, 1 drivers
v0x560ca6f26120_0 .net "opcode", 6 0, L_0x560ca6f3c2f0;  1 drivers
v0x560ca6f26200_0 .var "sextimm", 31 0;
E_0x560ca6f25fa0 .event edge, v0x560ca6f26120_0, v0x560ca6f26020_0;
L_0x560ca6f3c2f0 .part L_0x560ca6ed4960, 0, 7;
S_0x560ca6f26350 .scope module, "m_mux_2x1" "mux_2x1" 3 147, 10 1 0, S_0x560ca6ec6110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
P_0x560ca6f26520 .param/l "DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
v0x560ca6f26680_0 .net "in1", 31 0, L_0x560ca6e9c5c0;  alias, 1 drivers
v0x560ca6f26790_0 .net "in2", 31 0, v0x560ca6f26200_0;  alias, 1 drivers
v0x560ca6f26860_0 .var "out", 31 0;
v0x560ca6f26960_0 .net "select", 0 0, L_0x560ca6f3bd50;  alias, 1 drivers
E_0x560ca6f26620 .event edge, v0x560ca6f24520_0, v0x560ca6f25a80_0, v0x560ca6f26200_0;
S_0x560ca6f26a80 .scope module, "m_mux_2x1_2" "mux_2x1" 3 215, 10 1 0, S_0x560ca6ec6110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
P_0x560ca6f26c50 .param/l "DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
v0x560ca6f26da0_0 .net "in1", 31 0, v0x560ca6f231e0_0;  alias, 1 drivers
v0x560ca6f26ed0_0 .net "in2", 31 0, v0x560ca6f25920_0;  alias, 1 drivers
v0x560ca6f26f90_0 .var "out", 31 0;
v0x560ca6f270b0_0 .net "select", 0 0, L_0x560ca6f3bb30;  alias, 1 drivers
E_0x560ca6f26d20 .event edge, v0x560ca6f24950_0, v0x560ca6f231e0_0, v0x560ca6f25920_0;
S_0x560ca6f271c0 .scope module, "m_next_pc_adder" "adder" 3 20, 11 1 0, S_0x560ca6ec6110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a"
    .port_info 1 /INPUT 32 "in_b"
    .port_info 2 /OUTPUT 32 "result"
P_0x560ca6f24f10 .param/l "DATA_WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
v0x560ca6f27560_0 .net "in_a", 31 0, v0x560ca6f28c30_0;  1 drivers
L_0x7f57720d6018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560ca6f27660_0 .net "in_b", 31 0, L_0x7f57720d6018;  1 drivers
v0x560ca6f27740_0 .var "result", 31 0;
E_0x560ca6f274e0 .event edge, v0x560ca6f27560_0, v0x560ca6f27660_0;
S_0x560ca6f278b0 .scope module, "m_register_file" "register_file" 3 103, 12 4 0, S_0x560ca6ec6110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "rs1"
    .port_info 2 /INPUT 5 "rs2"
    .port_info 3 /INPUT 5 "rd"
    .port_info 4 /INPUT 1 "reg_write"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "rs1_out"
    .port_info 7 /OUTPUT 32 "rs2_out"
P_0x560ca6f273e0 .param/l "ADDR_WIDTH" 0 12 6, +C4<00000000000000000000000000000101>;
P_0x560ca6f27420 .param/l "DATA_WIDTH" 0 12 5, +C4<00000000000000000000000000100000>;
L_0x560ca6ee1b90 .functor BUFZ 32, L_0x560ca6f3bee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560ca6e9c5c0 .functor BUFZ 32, L_0x560ca6f3c110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560ca6f27d30_0 .net *"_s0", 31 0, L_0x560ca6f3bee0;  1 drivers
v0x560ca6f27e10_0 .net *"_s10", 6 0, L_0x560ca6f3c1b0;  1 drivers
L_0x7f57720d60f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ca6f27ef0_0 .net *"_s13", 1 0, L_0x7f57720d60f0;  1 drivers
v0x560ca6f27fe0_0 .net *"_s2", 6 0, L_0x560ca6f3bf80;  1 drivers
L_0x7f57720d60a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ca6f280c0_0 .net *"_s5", 1 0, L_0x7f57720d60a8;  1 drivers
v0x560ca6f281f0_0 .net *"_s8", 31 0, L_0x560ca6f3c110;  1 drivers
v0x560ca6f282d0_0 .net "clk", 0 0, v0x560ca6f2ab60_0;  alias, 1 drivers
v0x560ca6f28370_0 .net "rd", 4 0, L_0x560ca6f3b7c0;  alias, 1 drivers
v0x560ca6f28430 .array "reg_array", 31 0, 31 0;
v0x560ca6f284f0_0 .net "reg_write", 0 0, L_0x560ca6f3bdf0;  alias, 1 drivers
v0x560ca6f285c0_0 .net "rs1", 4 0, L_0x560ca6f3b590;  alias, 1 drivers
v0x560ca6f28680_0 .net "rs1_out", 31 0, L_0x560ca6ee1b90;  alias, 1 drivers
v0x560ca6f28760_0 .net "rs2", 4 0, L_0x560ca6f3b680;  alias, 1 drivers
v0x560ca6f28840_0 .net "rs2_out", 31 0, L_0x560ca6e9c5c0;  alias, 1 drivers
v0x560ca6f28900_0 .net "write_data", 31 0, o0x7f5772120008;  alias, 0 drivers
L_0x560ca6f3bee0 .array/port v0x560ca6f28430, L_0x560ca6f3bf80;
L_0x560ca6f3bf80 .concat [ 5 2 0 0], L_0x560ca6f3b590, L_0x7f57720d60a8;
L_0x560ca6f3c110 .array/port v0x560ca6f28430, L_0x560ca6f3c1b0;
L_0x560ca6f3c1b0 .concat [ 5 2 0 0], L_0x560ca6f3b680, L_0x7f57720d60f0;
    .scope S_0x560ca6f271c0;
T_0 ;
    %wait E_0x560ca6f274e0;
    %load/vec4 v0x560ca6f27560_0;
    %load/vec4 v0x560ca6f27660_0;
    %add;
    %store/vec4 v0x560ca6f27740_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x560ca6f240f0;
T_1 ;
    %wait E_0x560ca6f08830;
    %load/vec4 v0x560ca6f24ad0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x560ca6f246c0_0, 0, 10;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0x560ca6f246c0_0, 0, 10;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 27, 0, 10;
    %store/vec4 v0x560ca6f246c0_0, 0, 10;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 99, 0, 10;
    %store/vec4 v0x560ca6f246c0_0, 0, 10;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 38, 0, 10;
    %store/vec4 v0x560ca6f246c0_0, 0, 10;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560ca6f278b0;
T_2 ;
    %vpi_call 12 21 "$readmemh", "data/register.mem", v0x560ca6f28430 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x560ca6f278b0;
T_3 ;
    %wait E_0x560ca6f252c0;
    %load/vec4 v0x560ca6f284f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x560ca6f28900_0;
    %load/vec4 v0x560ca6f28370_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca6f28430, 0, 4;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca6f28430, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560ca6f25c60;
T_4 ;
    %wait E_0x560ca6f25fa0;
    %load/vec4 v0x560ca6f26120_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ca6f26200_0, 0, 32;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x560ca6f26020_0;
    %parti/s 12, 20, 6;
    %pad/s 32;
    %store/vec4 v0x560ca6f26200_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560ca6f233b0;
T_5 ;
    %wait E_0x560ca6ec20d0;
    %load/vec4 v0x560ca6f237b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x560ca6f23880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.17;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.17;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.17;
T_5.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.17;
T_5.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.17;
T_5.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.17;
T_5.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.17;
T_5.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.17;
T_5.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.17;
T_5.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.17;
T_5.15 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.17;
T_5.17 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x560ca6f23880_0;
    %dup/vec4;
    %pushi/vec4 8, 8, 4;
    %cmp/x;
    %jmp/1 T_5.18, 4;
    %dup/vec4;
    %pushi/vec4 12, 8, 4;
    %cmp/x;
    %jmp/1 T_5.19, 4;
    %dup/vec4;
    %pushi/vec4 14, 8, 4;
    %cmp/x;
    %jmp/1 T_5.20, 4;
    %dup/vec4;
    %pushi/vec4 15, 8, 4;
    %cmp/x;
    %jmp/1 T_5.21, 4;
    %dup/vec4;
    %pushi/vec4 9, 8, 4;
    %cmp/x;
    %jmp/1 T_5.22, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_5.23, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/x;
    %jmp/1 T_5.24, 4;
    %dup/vec4;
    %pushi/vec4 10, 8, 4;
    %cmp/x;
    %jmp/1 T_5.25, 4;
    %dup/vec4;
    %pushi/vec4 11, 8, 4;
    %cmp/x;
    %jmp/1 T_5.26, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.28;
T_5.18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.28;
T_5.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.28;
T_5.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.28;
T_5.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.28;
T_5.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.28;
T_5.23 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.28;
T_5.24 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.28;
T_5.25 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.28;
T_5.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x560ca6f236c0_0, 0, 4;
    %jmp T_5.28;
T_5.28 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560ca6f26350;
T_6 ;
    %wait E_0x560ca6f26620;
    %load/vec4 v0x560ca6f26960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ca6f26860_0, 0, 32;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x560ca6f26680_0;
    %store/vec4 v0x560ca6f26860_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x560ca6f26790_0;
    %store/vec4 v0x560ca6f26860_0, 0, 32;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x560ca6ec6330;
T_7 ;
    %wait E_0x560ca6ec17f0;
    %load/vec4 v0x560ca6ef7fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ca6f231e0_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0x560ca6f23040_0;
    %load/vec4 v0x560ca6f23100_0;
    %add;
    %store/vec4 v0x560ca6f231e0_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0x560ca6f23040_0;
    %load/vec4 v0x560ca6f23100_0;
    %sub;
    %store/vec4 v0x560ca6f231e0_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0x560ca6f23040_0;
    %load/vec4 v0x560ca6f23100_0;
    %xor;
    %store/vec4 v0x560ca6f231e0_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0x560ca6f23040_0;
    %load/vec4 v0x560ca6f23100_0;
    %or;
    %store/vec4 v0x560ca6f231e0_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x560ca6f23040_0;
    %load/vec4 v0x560ca6f23100_0;
    %and;
    %store/vec4 v0x560ca6f231e0_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x560ca6f23040_0;
    %load/vec4 v0x560ca6f23100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560ca6f231e0_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x560ca6f23040_0;
    %load/vec4 v0x560ca6f23100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560ca6f231e0_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0x560ca6f23040_0;
    %load/vec4 v0x560ca6f23100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560ca6f231e0_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0x560ca6f23040_0;
    %load/vec4 v0x560ca6f23100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0x560ca6f231e0_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x560ca6f23040_0;
    %load/vec4 v0x560ca6f23100_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x560ca6f231e0_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560ca6ec6330;
T_8 ;
    %wait E_0x560ca6e9caa0;
    %load/vec4 v0x560ca6ef7fb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca6f22f80_0, 0, 1;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x560ca6f231e0_0;
    %nor/r;
    %store/vec4 v0x560ca6f22f80_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560ca6f24d90;
T_9 ;
    %vpi_call 8 19 "$readmemh", "data/data_memory.mem", v0x560ca6f256a0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x560ca6f24d90;
T_10 ;
    %wait E_0x560ca6f252c0;
    %load/vec4 v0x560ca6f25850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x560ca6f255c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x560ca6f25a80_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x560ca6f25320_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x560ca6f256a0, 4, 5;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x560ca6f25a80_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x560ca6f25320_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x560ca6f256a0, 4, 5;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x560ca6f25a80_0;
    %ix/getv 4, v0x560ca6f25320_0;
    %store/vec4a v0x560ca6f256a0, 4, 0;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560ca6f24d90;
T_11 ;
    %wait E_0x560ca6f25240;
    %load/vec4 v0x560ca6f257b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ca6f25920_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x560ca6f26a80;
T_12 ;
    %wait E_0x560ca6f26d20;
    %load/vec4 v0x560ca6f270b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ca6f26f90_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x560ca6f26da0_0;
    %store/vec4 v0x560ca6f26f90_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x560ca6f26ed0_0;
    %store/vec4 v0x560ca6f26f90_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x560ca6ec6110;
T_13 ;
    %wait E_0x560ca6ec2330;
    %load/vec4 v0x560ca6f2a810_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560ca6f28c30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560ca6f28b30_0;
    %assign/vec4 v0x560ca6f28c30_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560ca6ec6110;
T_14 ;
    %vpi_call 3 40 "$readmemb", "data/inst.mem", v0x560ca6f29ad0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x560ca6eb29c0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca6f2ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca6f2ace0_0, 0, 1;
    %vpi_call 2 13 "$display", $time, " ** Start Simulation **" {0 0 0};
    %vpi_call 2 14 "$display", $time, " Instruction Memory " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ca6f2ac00_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x560ca6f2ac00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_15.1, 5;
    %vpi_call 2 15 "$display", $time, " INST[%2d]: %b", v0x560ca6f2ac00_0, &A<v0x560ca6f29ad0, v0x560ca6f2ac00_0 > {0 0 0};
    %load/vec4 v0x560ca6f2ac00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ca6f2ac00_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 2 16 "$monitor", $time, " [PC] pc : %d", v0x560ca6f28c30_0 {0 0 0};
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca6f2ace0_0, 0, 1;
    %delay 376000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca6f2ace0_0, 0, 1;
    %vpi_call 2 20 "$display", $time, " ** End Simulation **" {0 0 0};
    %vpi_call 2 21 "$display", $time, " REGISTER FILE" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ca6f2ac00_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x560ca6f2ac00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %ix/getv/s 4, v0x560ca6f2ac00_0;
    %load/vec4a v0x560ca6f28430, 4;
    %vpi_call 2 22 "$display", $time, " Reg[%d]: %d (%b)", v0x560ca6f2ac00_0, S<0,vec4,s32>, &A<v0x560ca6f28430, v0x560ca6f2ac00_0 > {1 0 0};
    %load/vec4 v0x560ca6f2ac00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ca6f2ac00_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %vpi_call 2 23 "$display", $time, " DATA MEMORY" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ca6f2ac00_0, 0, 32;
T_15.4 ;
    %load/vec4 v0x560ca6f2ac00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_15.5, 5;
    %ix/getv/s 4, v0x560ca6f2ac00_0;
    %load/vec4a v0x560ca6f256a0, 4;
    %vpi_call 2 24 "$display", $time, " Mem[%d]: %d (%b)", v0x560ca6f2ac00_0, S<0,vec4,s32>, &A<v0x560ca6f256a0, v0x560ca6f2ac00_0 > {1 0 0};
    %load/vec4 v0x560ca6f2ac00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ca6f2ac00_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x560ca6eb29c0;
T_16 ;
    %delay 2000, 0;
    %load/vec4 v0x560ca6f2ab60_0;
    %inv;
    %store/vec4 v0x560ca6f2ab60_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560ca6eb29c0;
T_17 ;
    %vpi_call 2 35 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560ca6eb29c0 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "src/riscv_tb.v";
    "src/simple_cpu.v";
    "src/modules/ALU.v";
    "src/modules/ALU_control.v";
    "src/modules/branch_control.v";
    "src/modules/control.v";
    "src/modules/data_memory.v";
    "src/modules/imm_generator.v";
    "src/modules/mux_2x1.v";
    "src/modules/adder.v";
    "src/modules/register_file.v";
