$date
  Wed Jan  6 16:24:40 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module genena_tb $end
$var reg 1 ! clk_tb $end
$var reg 1 " ena_tb $end
$var reg 1 # rst_tb $end
$var reg 1 $ q_tb $end
$scope module dut $end
$var reg 1 % clk_i $end
$var reg 1 & rst_i $end
$var reg 1 ' ena_i $end
$var reg 1 ( q_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
U$
0%
1&
1'
U(
#10000000
1!
0$
1%
0(
#20000000
0!
0%
#30000000
1!
1%
#40000000
0!
0%
#50000000
1!
0#
1%
0&
#60000000
0!
0%
#70000000
1!
1%
#80000000
0!
0%
#90000000
1!
1%
#100000000
0!
0%
#110000000
1!
1%
#120000000
0!
0%
#130000000
1!
1%
#140000000
0!
0%
#150000000
1!
1$
1%
1(
#160000000
0!
0%
#170000000
1!
0$
1%
0(
#180000000
0!
0%
#190000000
1!
1%
#200000000
0!
0%
#210000000
1!
1%
#220000000
0!
0%
#230000000
1!
1%
#240000000
0!
0%
#250000000
1!
1%
#260000000
0!
0%
#270000000
1!
1$
1%
1(
#280000000
0!
0%
#290000000
1!
0$
1%
0(
#300000000
0!
0%
#310000000
1!
1%
#320000000
0!
0%
#330000000
1!
1%
#340000000
0!
0%
#350000000
1!
1%
#360000000
0!
0%
#370000000
1!
1%
#380000000
0!
0%
#390000000
1!
1$
1%
1(
#400000000
0!
0%
