{
  "modified": "2025-04-12T10:46:40Z",
  "published": "2016-03-03T20:59:00Z",
  "schema_version": "1.5.0",
  "id": "CVE-2016-0702",
  "aliases": [
    "NSWG-COR-32"
  ],
  "summary": "Fix a defect that makes the _[CacheBleed\nAttack](https://ssrg.nicta.com.au/projects/TS/cachebleed/)_ possible. This\ndefect enables attackers to execute side-channel attacks leading to the\npotential recovery of entire RSA private keys. It only affects the Intel Sandy\nBridge (and possibly older) microarchitecture when using hyper-threading. Newer\nmicroarchitectures, including Haswell, are unaffected.\n\n",
  "affected": [
    {
      "package": {
        "ecosystem": "DHI",
        "name": "node",
        "purl": "pkg:dhi/node"
      },
      "ranges": [
        {
          "type": "SEMVER",
          "events": [
            {
              "introduced": "4.0.0"
            },
            {
              "fixed": "4.3.2"
            },
            {
              "introduced": "5.0.0"
            },
            {
              "fixed": "5.7.1"
            }
          ]
        }
      ],
      "database_specific": {
        "severity": "unknown"
      }
    }
  ],
  "references": [
    {
      "type": "WEB",
      "url": "https://ssrg.nicta.com.au/projects/TS/cachebleed"
    }
  ]
}