###############################################################################
# Marlin Modem rev A constraints
###############################################################################


#-----------------------------------------------------------------------------
# Define all the PL pins: 
#
set_property PACKAGE_PIN C11 [get_ports {FIXED_IO_mio[53]}]
set_property PACKAGE_PIN C10 [get_ports {FIXED_IO_mio[52]}]
set_property PACKAGE_PIN B9 [get_ports {FIXED_IO_mio[51]}]
set_property PACKAGE_PIN B13 [get_ports {FIXED_IO_mio[50]}]
set_property PACKAGE_PIN C12 [get_ports {FIXED_IO_mio[49]}]
set_property PACKAGE_PIN B12 [get_ports {FIXED_IO_mio[48]}]
set_property PACKAGE_PIN B14 [get_ports {FIXED_IO_mio[47]}]
set_property PACKAGE_PIN D16 [get_ports {FIXED_IO_mio[46]}]
set_property PACKAGE_PIN B15 [get_ports {FIXED_IO_mio[45]}]
set_property PACKAGE_PIN F13 [get_ports {FIXED_IO_mio[44]}]
set_property PACKAGE_PIN A9 [get_ports {FIXED_IO_mio[43]}]
set_property PACKAGE_PIN E12 [get_ports {FIXED_IO_mio[42]}]
set_property PACKAGE_PIN C17 [get_ports {FIXED_IO_mio[41]}]
set_property PACKAGE_PIN D14 [get_ports {FIXED_IO_mio[40]}]
set_property PACKAGE_PIN C18 [get_ports {FIXED_IO_mio[39]}]
set_property PACKAGE_PIN E13 [get_ports {FIXED_IO_mio[38]}]
set_property PACKAGE_PIN A10 [get_ports {FIXED_IO_mio[37]}]
set_property PACKAGE_PIN A11 [get_ports {FIXED_IO_mio[36]}]
set_property PACKAGE_PIN F12 [get_ports {FIXED_IO_mio[35]}]
set_property PACKAGE_PIN A12 [get_ports {FIXED_IO_mio[34]}]
set_property PACKAGE_PIN D15 [get_ports {FIXED_IO_mio[33]}]
set_property PACKAGE_PIN A14 [get_ports {FIXED_IO_mio[32]}]
set_property PACKAGE_PIN E16 [get_ports {FIXED_IO_mio[31]}]
set_property PACKAGE_PIN C15 [get_ports {FIXED_IO_mio[30]}]
set_property PACKAGE_PIN C13 [get_ports {FIXED_IO_mio[29]}]
set_property PACKAGE_PIN C16 [get_ports {FIXED_IO_mio[28]}]
set_property PACKAGE_PIN D13 [get_ports {FIXED_IO_mio[27]}]
set_property PACKAGE_PIN A15 [get_ports {FIXED_IO_mio[26]}]
set_property PACKAGE_PIN F15 [get_ports {FIXED_IO_mio[25]}]
set_property PACKAGE_PIN A16 [get_ports {FIXED_IO_mio[24]}]
set_property PACKAGE_PIN D11 [get_ports {FIXED_IO_mio[23]}]
set_property PACKAGE_PIN B17 [get_ports {FIXED_IO_mio[22]}]
set_property PACKAGE_PIN F14 [get_ports {FIXED_IO_mio[21]}]
set_property PACKAGE_PIN A17 [get_ports {FIXED_IO_mio[20]}]
set_property PACKAGE_PIN D10 [get_ports {FIXED_IO_mio[19]}]
set_property PACKAGE_PIN B18 [get_ports {FIXED_IO_mio[18]}]
set_property PACKAGE_PIN E14 [get_ports {FIXED_IO_mio[17]}]
set_property PACKAGE_PIN A19 [get_ports {FIXED_IO_mio[16]}]
set_property PACKAGE_PIN C8 [get_ports {FIXED_IO_mio[15]}]
set_property PACKAGE_PIN C5 [get_ports {FIXED_IO_mio[14]}]
set_property PACKAGE_PIN E8 [get_ports {FIXED_IO_mio[13]}]
set_property PACKAGE_PIN D9 [get_ports {FIXED_IO_mio[12]}]
set_property PACKAGE_PIN C6 [get_ports {FIXED_IO_mio[11]}]
set_property PACKAGE_PIN E9 [get_ports {FIXED_IO_mio[10]}]
set_property PACKAGE_PIN B5 [get_ports {FIXED_IO_mio[9]}]
set_property PACKAGE_PIN D5 [get_ports {FIXED_IO_mio[8]}]
set_property PACKAGE_PIN D8 [get_ports {FIXED_IO_mio[7]}]
set_property PACKAGE_PIN A5 [get_ports {FIXED_IO_mio[6]}]
set_property PACKAGE_PIN A6 [get_ports {FIXED_IO_mio[5]}]
set_property PACKAGE_PIN B7 [get_ports {FIXED_IO_mio[4]}]
set_property PACKAGE_PIN D6 [get_ports {FIXED_IO_mio[3]}]
set_property PACKAGE_PIN B8 [get_ports {FIXED_IO_mio[2]}]
set_property PACKAGE_PIN A7 [get_ports {FIXED_IO_mio[1]}]
set_property PACKAGE_PIN E6 [get_ports {FIXED_IO_mio[0]}]
set_property PACKAGE_PIN H5 [get_ports FIXED_IO_ddr_vrp]
set_property PACKAGE_PIN G5 [get_ports FIXED_IO_ddr_vrn]
set_property PACKAGE_PIN M5 [get_ports DDR_we_n]
set_property PACKAGE_PIN P4 [get_ports DDR_ras_n]
set_property PACKAGE_PIN N5 [get_ports DDR_odt]
set_property PACKAGE_PIN B4 [get_ports DDR_reset_n]
set_property PACKAGE_PIN W5 [get_ports {DDR_dqs_p[3]}]
set_property PACKAGE_PIN R2 [get_ports {DDR_dqs_p[2]}]
set_property PACKAGE_PIN G2 [get_ports {DDR_dqs_p[1]}]
set_property PACKAGE_PIN C2 [get_ports {DDR_dqs_p[0]}]
set_property PACKAGE_PIN W4 [get_ports {DDR_dqs_n[3]}]
set_property PACKAGE_PIN T2 [get_ports {DDR_dqs_n[2]}]
set_property PACKAGE_PIN F2 [get_ports {DDR_dqs_n[1]}]
set_property PACKAGE_PIN B2 [get_ports {DDR_dqs_n[0]}]
set_property PACKAGE_PIN E3 [get_ports {DDR_dq[9]}]
set_property PACKAGE_PIN E2 [get_ports {DDR_dq[8]}]
set_property PACKAGE_PIN E1 [get_ports {DDR_dq[7]}]
set_property PACKAGE_PIN C1 [get_ports {DDR_dq[6]}]
set_property PACKAGE_PIN D1 [get_ports {DDR_dq[5]}]
set_property PACKAGE_PIN D3 [get_ports {DDR_dq[4]}]
set_property PACKAGE_PIN A4 [get_ports {DDR_dq[3]}]
set_property PACKAGE_PIN V3 [get_ports {DDR_dq[31]}]
set_property PACKAGE_PIN V2 [get_ports {DDR_dq[30]}]
set_property PACKAGE_PIN A2 [get_ports {DDR_dq[2]}]
set_property PACKAGE_PIN W3 [get_ports {DDR_dq[29]}]
set_property PACKAGE_PIN Y2 [get_ports {DDR_dq[28]}]
set_property PACKAGE_PIN Y4 [get_ports {DDR_dq[27]}]
set_property PACKAGE_PIN W1 [get_ports {DDR_dq[26]}]
set_property PACKAGE_PIN Y3 [get_ports {DDR_dq[25]}]
set_property PACKAGE_PIN V1 [get_ports {DDR_dq[24]}]
set_property PACKAGE_PIN U3 [get_ports {DDR_dq[23]}]
set_property PACKAGE_PIN U2 [get_ports {DDR_dq[22]}]
set_property PACKAGE_PIN U4 [get_ports {DDR_dq[21]}]
set_property PACKAGE_PIN T4 [get_ports {DDR_dq[20]}]
set_property PACKAGE_PIN B3 [get_ports {DDR_dq[1]}]
set_property PACKAGE_PIN R1 [get_ports {DDR_dq[19]}]
set_property PACKAGE_PIN R3 [get_ports {DDR_dq[18]}]
set_property PACKAGE_PIN P3 [get_ports {DDR_dq[17]}]
set_property PACKAGE_PIN P1 [get_ports {DDR_dq[16]}]
set_property PACKAGE_PIN J1 [get_ports {DDR_dq[15]}]
set_property PACKAGE_PIN H1 [get_ports {DDR_dq[14]}]
set_property PACKAGE_PIN H2 [get_ports {DDR_dq[13]}]
set_property PACKAGE_PIN J3 [get_ports {DDR_dq[12]}]
set_property PACKAGE_PIN H3 [get_ports {DDR_dq[11]}]
set_property PACKAGE_PIN G3 [get_ports {DDR_dq[10]}]
set_property PACKAGE_PIN C3 [get_ports {DDR_dq[0]}]
set_property PACKAGE_PIN Y1 [get_ports {DDR_dm[3]}]
set_property PACKAGE_PIN T1 [get_ports {DDR_dm[2]}]
set_property PACKAGE_PIN F1 [get_ports {DDR_dm[1]}]
set_property PACKAGE_PIN A1 [get_ports {DDR_dm[0]}]
set_property PACKAGE_PIN N1 [get_ports DDR_cs_n]
set_property PACKAGE_PIN N3 [get_ports DDR_cke]
set_property PACKAGE_PIN L2 [get_ports DDR_ck_p]
set_property PACKAGE_PIN M2 [get_ports DDR_ck_n]
set_property PACKAGE_PIN P5 [get_ports DDR_cas_n]
set_property PACKAGE_PIN J5 [get_ports {DDR_ba[2]}]
set_property PACKAGE_PIN R4 [get_ports {DDR_ba[1]}]
set_property PACKAGE_PIN L5 [get_ports {DDR_ba[0]}]
set_property PACKAGE_PIN J4 [get_ports {DDR_addr[9]}]
set_property PACKAGE_PIN K1 [get_ports {DDR_addr[8]}]
set_property PACKAGE_PIN K4 [get_ports {DDR_addr[7]}]
set_property PACKAGE_PIN L4 [get_ports {DDR_addr[6]}]
set_property PACKAGE_PIN L1 [get_ports {DDR_addr[5]}]
set_property PACKAGE_PIN M4 [get_ports {DDR_addr[4]}]
set_property PACKAGE_PIN K3 [get_ports {DDR_addr[3]}]
set_property PACKAGE_PIN M3 [get_ports {DDR_addr[2]}]
set_property PACKAGE_PIN K2 [get_ports {DDR_addr[1]}]
set_property PACKAGE_PIN F4 [get_ports {DDR_addr[14]}]
set_property PACKAGE_PIN D4 [get_ports {DDR_addr[13]}]
set_property PACKAGE_PIN E4 [get_ports {DDR_addr[12]}]
set_property PACKAGE_PIN G4 [get_ports {DDR_addr[11]}]
set_property PACKAGE_PIN F5 [get_ports {DDR_addr[10]}]
set_property PACKAGE_PIN N2 [get_ports {DDR_addr[0]}]
set_property PACKAGE_PIN C7 [get_ports FIXED_IO_ps_porb]
set_property PACKAGE_PIN B10 [get_ports FIXED_IO_ps_srstb]
set_property PACKAGE_PIN E7 [get_ports FIXED_IO_ps_clk]

set_property PACKAGE_PIN R19 [get_ports SD_DET]
set_property PACKAGE_PIN T12 [get_ports LED]
set_property PACKAGE_PIN V13 [get_ports {ADC[0]}]
set_property PACKAGE_PIN V12 [get_ports {ADC[1]}]
set_property PACKAGE_PIN W13 [get_ports {ADC[2]}]
set_property PACKAGE_PIN T14 [get_ports {ADC[3]}]
set_property PACKAGE_PIN T15 [get_ports {ADC[4]}]
set_property PACKAGE_PIN P14 [get_ports {ADC[5]}]
set_property PACKAGE_PIN R14 [get_ports {ADC[6]}]
set_property PACKAGE_PIN Y16 [get_ports {ADC[7]}]
set_property PACKAGE_PIN Y17 [get_ports {ADC[8]}]
set_property PACKAGE_PIN W14 [get_ports {ADC[9]}]
set_property PACKAGE_PIN Y14 [get_ports {ADC[10]}]
set_property PACKAGE_PIN T16 [get_ports {ADC[11]}]
set_property PACKAGE_PIN U17 [get_ports {ADC[12]}]
set_property PACKAGE_PIN V15 [get_ports {ADC[13]}]
set_property PACKAGE_PIN U18 [get_ports ADC_CLK]
set_property PACKAGE_PIN R18 [get_ports PL_18_GP1]
set_property PACKAGE_PIN V17 [get_ports PL_18_GP2]
set_property PACKAGE_PIN V18 [get_ports UART_RTS_3G]
set_property PACKAGE_PIN W18 [get_ports UART_CTS_3G]
set_property PACKAGE_PIN W19 [get_ports UART_TX_3G]
set_property PACKAGE_PIN N17 [get_ports UART_RX_3G]
set_property PACKAGE_PIN P18 [get_ports VGA_A0]
set_property PACKAGE_PIN P15 [get_ports VGA_A1]
set_property PACKAGE_PIN P16 [get_ports VGA_A2]
set_property PACKAGE_PIN T19 [get_ports VGA_A3]
set_property PACKAGE_PIN G14 [get_ports {TX_LOCS[0]}]
set_property PACKAGE_PIN K17 [get_ports TXLO_CLK]
set_property PACKAGE_PIN D19 [get_ports TX_SCLK]
set_property PACKAGE_PIN D20 [get_ports TX_SDIO]
set_property PACKAGE_PIN F16 [get_ports {TX_MX_EN[0]}]
set_property PACKAGE_PIN F17 [get_ports {TX_BIAS_EN[0]}]
set_property PACKAGE_PIN M19 [get_ports GNSS_PPS]
set_property PACKAGE_PIN L17 [get_ports {TX_DACCS[0]}]
set_property PACKAGE_PIN K18 [get_ports TX_LOLD]
set_property PACKAGE_PIN F19 [get_ports ADC_CLK_EN]
set_property PACKAGE_PIN F20 [get_ports {TXLO_CLK_EN[0]}]
set_property PACKAGE_PIN G17 [get_ports GATE_PWM]
set_property PACKAGE_PIN G19 [get_ports {DAC[0]}]
set_property PACKAGE_PIN G20 [get_ports {DAC[1]}]
set_property PACKAGE_PIN H15 [get_ports {DAC[2]}]
set_property PACKAGE_PIN G15 [get_ports {DAC[3]}]
set_property PACKAGE_PIN K14 [get_ports {DAC[4]}]
set_property PACKAGE_PIN J14 [get_ports {DAC[5]}]
set_property PACKAGE_PIN N15 [get_ports {DAC[6]}]
set_property PACKAGE_PIN N16 [get_ports {DAC[7]}]
set_property PACKAGE_PIN U19 [get_ports ADC_CSB]
set_property PACKAGE_PIN P19 [get_ports ADC_SDIO]
set_property PACKAGE_PIN N20 [get_ports ADC_SCLK]
set_property PACKAGE_PIN M14 [get_ports {DAC[10]}]
set_property PACKAGE_PIN L14 [get_ports {DAC[8]}]
set_property PACKAGE_PIN L15 [get_ports {DAC[9]}]
set_property PACKAGE_PIN M15 [get_ports {DAC[11]}]
set_property PACKAGE_PIN K16 [get_ports {DAC[12]}]
set_property PACKAGE_PIN J16 [get_ports {DAC[13]}]
set_property PACKAGE_PIN U15 [get_ports AC_AUD_BCLK]
set_property PACKAGE_PIN T20 [get_ports AC_AUD_IN]
set_property PACKAGE_PIN U20 [get_ports AC_AUD_OUT]
set_property PACKAGE_PIN P20 [get_ports AC_AUD_WCLK]
set_property PACKAGE_PIN U14 [get_ports AC_GPIO]
set_property PACKAGE_PIN T11 [get_ports AC_MCLK]
set_property PACKAGE_PIN V20 [get_ports AC_RESET]
set_property PACKAGE_PIN J15 [get_ports DAC_CLK]
set_property PACKAGE_PIN G18 [get_ports LNA_EN]
set_property PACKAGE_PIN H17 [get_ports VHFDET]
set_property PACKAGE_PIN J20 [get_ports NMEARX]
set_property PACKAGE_PIN H20 [get_ports NMEATX]
set_property PACKAGE_PIN J18 [get_ports mdio_phy_mdio_io]
set_property PACKAGE_PIN C20 [get_ports MDIO_PHY_mdc]
set_property PACKAGE_PIN K19 [get_ports {RGMII_rd[3]}]
set_property PACKAGE_PIN M17 [get_ports {RGMII_rd[2]}]
set_property PACKAGE_PIN L20 [get_ports {RGMII_rd[1]}]
set_property PACKAGE_PIN H16 [get_ports {RGMII_rd[0]}]
set_property PACKAGE_PIN L19 [get_ports RGMII_rx_ctl]
set_property PACKAGE_PIN H18 [get_ports RGMII_rxc]
set_property PACKAGE_PIN B20 [get_ports {RGMII_td[3]}]
set_property PACKAGE_PIN E18 [get_ports {RGMII_td[2]}]
set_property PACKAGE_PIN M18 [get_ports {RGMII_td[1]}]
set_property PACKAGE_PIN E19 [get_ports {RGMII_td[0]}]
set_property PACKAGE_PIN J19 [get_ports RGMII_tx_ctl]
set_property PACKAGE_PIN M20 [get_ports RGMII_txc]

#-----------------------------------------------------------------------------
#Test points for Expansion Board header J3 (7020 only)
#  The name in the comment is the signal name on the schematic
#-----------------------------------------------------------------------------
#EXP_GP1
set_property PACKAGE_PIN U7 [get_ports J3_1]
#EXP_GP17
set_property PACKAGE_PIN T5 [get_ports J3_2]
#EXP_GP18
set_property PACKAGE_PIN U5 [get_ports J3_3]
#EXP_GP9
set_property PACKAGE_PIN V8 [get_ports J3_4]
#EXP_GP5
set_property PACKAGE_PIN Y7 [get_ports J3_5]
#EXP_GP2
set_property PACKAGE_PIN V7 [get_ports {J3_6[0]}]
#EXP_GP6
set_property PACKAGE_PIN Y6 [get_ports J3_7]
#EXP_GP3
set_property PACKAGE_PIN T9 [get_ports J3_8]
#EXP_GP14
set_property PACKAGE_PIN U8 [get_ports {J3_9[0]}]
#EXP_GP10
set_property PACKAGE_PIN W8 [get_ports {J3_10[0]}]
#EXP_GP11
set_property PACKAGE_PIN W10 [get_ports J3_11]
#EXP_GP8
set_property PACKAGE_PIN Y8 [get_ports J3_12]
#EXP_GP15
set_property PACKAGE_PIN W11 [get_ports J3_13]
#EXP_GP12
set_property PACKAGE_PIN W9 [get_ports J3_14]
#EXP_GP16
set_property PACKAGE_PIN Y11 [get_ports J3_15]
#EXP_GP7
#EXP_GP13
#EXP_GP4
#EXP_GP20
set_property PACKAGE_PIN Y13 [get_ports J3_19]
#EXP_GP19
set_property PACKAGE_PIN Y12 [get_ports J3_20]

set_property IOSTANDARD LVCMOS33 [get_ports {TX_MX_EN[0]}]
set_property DRIVE 12 [get_ports {TX_MX_EN[0]}]
set_property SLEW SLOW [get_ports {TX_MX_EN[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {TXLO_CLK_EN[0]}]
set_property DRIVE 12 [get_ports {TXLO_CLK_EN[0]}]
set_property SLEW SLOW [get_ports {TXLO_CLK_EN[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {TX_BIAS_EN[0]}]
set_property DRIVE 12 [get_ports {TX_BIAS_EN[0]}]
set_property SLEW SLOW [get_ports {TX_BIAS_EN[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports LNA_EN]
set_property DRIVE 12 [get_ports LNA_EN]
set_property SLEW SLOW [get_ports LNA_EN]
set_property IOSTANDARD LVCMOS18 [get_ports LED]
set_property DRIVE 12 [get_ports LED]
set_property SLEW SLOW [get_ports LED]
set_property IOSTANDARD LVCMOS18 [get_ports VGA_A1]
set_property DRIVE 12 [get_ports VGA_A1]
set_property SLEW SLOW [get_ports VGA_A1]
set_property IOSTANDARD LVCMOS18 [get_ports VGA_A2]
set_property DRIVE 12 [get_ports VGA_A2]
set_property SLEW SLOW [get_ports VGA_A2]
set_property IOSTANDARD LVCMOS33 [get_ports TX_LOLD]
set_property IOSTANDARD LVCMOS33 [get_ports GNSS_PPS]
set_property IOSTANDARD LVCMOS33 [get_ports GATE_PWM]
set_property DRIVE 12 [get_ports GATE_PWM]
set_property SLEW SLOW [get_ports GATE_PWM]
set_property IOSTANDARD LVCMOS18 [get_ports VGA_A3]
set_property DRIVE 12 [get_ports VGA_A3]
set_property SLEW SLOW [get_ports VGA_A3]
set_property IOSTANDARD LVCMOS18 [get_ports {J3_6[0]}]
set_property DRIVE 12 [get_ports {J3_6[0]}]
set_property SLEW SLOW [get_ports {J3_6[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {J3_10[0]}]
set_property DRIVE 12 [get_ports {J3_10[0]}]
set_property SLEW SLOW [get_ports {J3_10[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {J3_9[0]}]
set_property DRIVE 12 [get_ports {J3_9[0]}]
set_property SLEW SLOW [get_ports {J3_9[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports J3_1]
set_property IOSTANDARD LVCMOS18 [get_ports J3_2]
set_property DRIVE 12 [get_ports J3_2]
set_property SLEW SLOW [get_ports J3_2]
set_property IOSTANDARD LVCMOS18 [get_ports J3_3]
set_property DRIVE 12 [get_ports J3_3]
set_property SLEW SLOW [get_ports J3_3]
set_property IOSTANDARD LVCMOS18 [get_ports J3_4]
set_property DRIVE 12 [get_ports J3_4]
set_property SLEW SLOW [get_ports J3_4]
set_property IOSTANDARD LVCMOS18 [get_ports J3_5]
set_property DRIVE 12 [get_ports J3_5]
set_property SLEW SLOW [get_ports J3_5]
set_property IOSTANDARD LVCMOS18 [get_ports J3_7]
set_property DRIVE 12 [get_ports J3_7]
set_property SLEW SLOW [get_ports J3_7]
set_property IOSTANDARD LVCMOS18 [get_ports J3_8]
set_property DRIVE 12 [get_ports J3_8]
set_property SLEW SLOW [get_ports J3_8]
set_property IOSTANDARD LVCMOS18 [get_ports J3_11]
set_property DRIVE 12 [get_ports J3_11]
set_property SLEW SLOW [get_ports J3_11]
set_property IOSTANDARD LVCMOS18 [get_ports J3_12]
set_property DRIVE 12 [get_ports J3_12]
set_property SLEW SLOW [get_ports J3_12]
set_property IOSTANDARD LVCMOS18 [get_ports J3_13]
set_property DRIVE 12 [get_ports J3_13]
set_property SLEW SLOW [get_ports J3_13]
set_property IOSTANDARD LVCMOS18 [get_ports J3_14]
set_property DRIVE 12 [get_ports J3_14]
set_property SLEW SLOW [get_ports J3_14]
set_property IOSTANDARD LVCMOS18 [get_ports J3_15]
set_property DRIVE 12 [get_ports J3_15]
set_property SLEW SLOW [get_ports J3_15]
set_property IOSTANDARD LVCMOS18 [get_ports J3_19]
set_property DRIVE 12 [get_ports J3_19]
set_property SLEW SLOW [get_ports J3_19]
set_property IOSTANDARD LVCMOS18 [get_ports J3_20]
set_property DRIVE 12 [get_ports J3_20]
set_property SLEW SLOW [get_ports J3_20]
set_property IOSTANDARD LVCMOS18 [get_ports UART_CTS_3G]
set_property IOSTANDARD LVCMOS18 [get_ports UART_RTS_3G]
set_property DRIVE 12 [get_ports UART_RTS_3G]
set_property SLEW SLOW [get_ports UART_RTS_3G]
set_property IOSTANDARD LVCMOS18 [get_ports UART_RX_3G]
set_property IOSTANDARD LVCMOS18 [get_ports UART_TX_3G]
set_property DRIVE 12 [get_ports UART_TX_3G]
set_property SLEW SLOW [get_ports UART_TX_3G]
set_property IOSTANDARD LVCMOS33 [get_ports {TX_LOCS[0]}]
set_property DRIVE 12 [get_ports {TX_LOCS[0]}]
set_property SLEW SLOW [get_ports {TX_LOCS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {TX_DACCS[0]}]
set_property DRIVE 12 [get_ports {TX_DACCS[0]}]
set_property SLEW SLOW [get_ports {TX_DACCS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports TX_SDIO]
set_property DRIVE 12 [get_ports TX_SDIO]
set_property SLEW SLOW [get_ports TX_SDIO]
set_property IOSTANDARD LVCMOS33 [get_ports TX_SCLK]
set_property DRIVE 12 [get_ports TX_SCLK]
set_property SLEW SLOW [get_ports TX_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[13]}]
set_property DRIVE 4 [get_ports {DAC[13]}]
set_property SLEW SLOW [get_ports {DAC[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[12]}]
set_property DRIVE 4 [get_ports {DAC[12]}]
set_property SLEW SLOW [get_ports {DAC[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[11]}]
set_property DRIVE 4 [get_ports {DAC[11]}]
set_property SLEW SLOW [get_ports {DAC[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[10]}]
set_property DRIVE 4 [get_ports {DAC[10]}]
set_property SLEW SLOW [get_ports {DAC[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[9]}]
set_property DRIVE 4 [get_ports {DAC[9]}]
set_property SLEW SLOW [get_ports {DAC[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[8]}]
set_property DRIVE 4 [get_ports {DAC[8]}]
set_property SLEW SLOW [get_ports {DAC[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[7]}]
set_property DRIVE 4 [get_ports {DAC[7]}]
set_property SLEW SLOW [get_ports {DAC[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[6]}]
set_property DRIVE 4 [get_ports {DAC[6]}]
set_property SLEW SLOW [get_ports {DAC[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[5]}]
set_property DRIVE 4 [get_ports {DAC[5]}]
set_property SLEW SLOW [get_ports {DAC[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[4]}]
set_property DRIVE 4 [get_ports {DAC[4]}]
set_property SLEW SLOW [get_ports {DAC[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[3]}]
set_property DRIVE 4 [get_ports {DAC[3]}]
set_property SLEW SLOW [get_ports {DAC[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[2]}]
set_property DRIVE 4 [get_ports {DAC[2]}]
set_property SLEW SLOW [get_ports {DAC[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[1]}]
set_property DRIVE 4 [get_ports {DAC[1]}]
set_property SLEW SLOW [get_ports {DAC[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DAC[0]}]
set_property DRIVE 4 [get_ports {DAC[0]}]
set_property SLEW SLOW [get_ports {DAC[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_CLK]
set_property DRIVE 4 [get_ports DAC_CLK]
set_property SLEW SLOW [get_ports DAC_CLK]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_SCLK]
set_property DRIVE 12 [get_ports ADC_SCLK]
set_property SLEW SLOW [get_ports ADC_SCLK]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_SDIO]
set_property DRIVE 12 [get_ports ADC_SDIO]
set_property SLEW SLOW [get_ports ADC_SDIO]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_CSB]
set_property DRIVE 12 [get_ports ADC_CSB]
set_property SLEW SLOW [get_ports ADC_CSB]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADC[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_CLK]
set_property IOSTANDARD LVCMOS18 [get_ports AC_AUD_BCLK]
set_property DRIVE 12 [get_ports AC_AUD_BCLK]
set_property SLEW SLOW [get_ports AC_AUD_BCLK]
set_property IOSTANDARD LVCMOS18 [get_ports AC_AUD_IN]
set_property DRIVE 12 [get_ports AC_AUD_IN]
set_property SLEW SLOW [get_ports AC_AUD_IN]
set_property IOSTANDARD LVCMOS18 [get_ports AC_AUD_OUT]
set_property IOSTANDARD LVCMOS18 [get_ports AC_AUD_WCLK]
set_property DRIVE 12 [get_ports AC_AUD_WCLK]
set_property SLEW SLOW [get_ports AC_AUD_WCLK]
set_property IOSTANDARD LVCMOS18 [get_ports AC_GPIO]
set_property DRIVE 12 [get_ports AC_GPIO]
set_property SLEW SLOW [get_ports AC_GPIO]
set_property IOSTANDARD LVCMOS18 [get_ports AC_MCLK]
set_property DRIVE 12 [get_ports AC_MCLK]
set_property SLEW SLOW [get_ports AC_MCLK]
set_property IOSTANDARD LVCMOS33 [get_ports VHFDET]
set_property IOSTANDARD LVCMOS18 [get_ports VGA_A0]
set_property DRIVE 12 [get_ports VGA_A0]
set_property SLEW SLOW [get_ports VGA_A0]
set_property IOSTANDARD LVCMOS33 [get_ports TXLO_CLK]
set_property IOSTANDARD LVCMOS18 [get_ports SD_DET]
set_property IOSTANDARD LVCMOS33 [get_ports {RGMII_rd[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGMII_rd[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGMII_rd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGMII_rd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGMII_td[3]}]
set_property DRIVE 12 [get_ports {RGMII_td[3]}]
set_property SLEW SLOW [get_ports {RGMII_td[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGMII_td[2]}]
set_property DRIVE 12 [get_ports {RGMII_td[2]}]
set_property SLEW SLOW [get_ports {RGMII_td[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGMII_td[1]}]
set_property DRIVE 12 [get_ports {RGMII_td[1]}]
set_property SLEW SLOW [get_ports {RGMII_td[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGMII_td[0]}]
set_property DRIVE 12 [get_ports {RGMII_td[0]}]
set_property SLEW SLOW [get_ports {RGMII_td[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports RGMII_rx_ctl]
set_property IOSTANDARD LVCMOS33 [get_ports RGMII_rxc]
set_property IOSTANDARD LVCMOS33 [get_ports RGMII_tx_ctl]
set_property DRIVE 12 [get_ports RGMII_tx_ctl]
set_property SLEW SLOW [get_ports RGMII_tx_ctl]
set_property IOSTANDARD LVCMOS33 [get_ports RGMII_txc]
set_property DRIVE 12 [get_ports RGMII_txc]
set_property SLEW SLOW [get_ports RGMII_txc]
set_property IOSTANDARD LVCMOS33 [get_ports NMEARX]
set_property IOSTANDARD LVCMOS33 [get_ports NMEATX]
set_property DRIVE 12 [get_ports NMEATX]
set_property SLEW SLOW [get_ports NMEATX]
set_property IOSTANDARD LVCMOS33 [get_ports MDIO_PHY_mdc]
set_property DRIVE 12 [get_ports MDIO_PHY_mdc]
set_property SLEW SLOW [get_ports MDIO_PHY_mdc]
set_property IOSTANDARD LVCMOS33 [get_ports mdio_phy_mdio_io]
set_property DRIVE 12 [get_ports mdio_phy_mdio_io]
set_property SLEW SLOW [get_ports mdio_phy_mdio_io]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[53]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[53]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[53]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[53]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[52]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[52]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[52]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[52]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[51]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[51]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[51]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[51]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[50]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[50]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[50]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[50]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[49]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[49]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[49]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[49]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[48]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[48]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[48]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[48]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[47]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[47]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[47]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[47]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[46]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[46]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[46]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[46]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[45]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[45]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[45]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[45]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[44]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[44]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[44]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[44]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[43]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[43]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[43]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[43]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[42]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[42]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[42]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[42]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[41]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[41]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[41]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[41]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[40]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[40]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[40]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[40]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[39]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[39]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[39]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[39]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[38]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[38]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[38]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[38]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[37]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[37]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[37]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[37]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[36]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[36]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[36]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[36]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[35]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[35]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[35]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[35]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[34]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[34]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[34]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[34]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[33]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[33]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[33]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[33]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[32]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[32]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[32]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[32]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[31]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[31]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[31]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[31]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[30]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[30]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[30]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[30]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[29]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[29]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[29]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[29]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[28]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[28]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[28]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[28]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[27]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[27]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[27]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[27]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[26]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[26]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[26]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[26]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[25]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[25]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[25]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[25]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[24]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[24]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[24]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[23]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[23]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[23]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[22]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[22]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[22]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[21]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[21]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[21]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[20]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[20]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[20]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[19]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[19]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[19]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[18]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[18]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[18]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[17]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[17]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[17]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[16]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[16]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[16]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[15]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[15]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[15]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[14]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[14]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[14]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[13]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[13]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[13]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[12]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[12]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[12]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[11]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[11]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[11]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[10]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[10]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[10]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[9]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[9]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[9]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[8]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[8]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[7]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[7]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[6]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[6]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[5]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[5]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[4]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[4]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[3]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[3]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[2]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[2]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[1]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[1]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[1]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[0]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[0]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[0]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports FIXED_IO_ddr_vrn]
set_property SLEW FAST [get_ports FIXED_IO_ddr_vrn]
set_property IOSTANDARD SSTL15_T_DCI [get_ports FIXED_IO_ddr_vrp]
set_property SLEW FAST [get_ports FIXED_IO_ddr_vrp]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_clk]
set_property DRIVE 12 [get_ports FIXED_IO_ps_clk]
set_property SLEW FAST [get_ports FIXED_IO_ps_clk]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_porb]
set_property DRIVE 12 [get_ports FIXED_IO_ps_porb]
set_property SLEW FAST [get_ports FIXED_IO_ps_porb]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_srstb]
set_property DRIVE 12 [get_ports FIXED_IO_ps_srstb]
set_property SLEW FAST [get_ports FIXED_IO_ps_srstb]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_dqs_n[3]}]
set_property SLEW FAST [get_ports {DDR_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_dqs_n[2]}]
set_property SLEW FAST [get_ports {DDR_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_dqs_n[1]}]
set_property SLEW FAST [get_ports {DDR_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_dqs_n[0]}]
set_property SLEW FAST [get_ports {DDR_dqs_n[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_ba[2]}]
set_property SLEW SLOW [get_ports {DDR_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_ba[1]}]
set_property SLEW SLOW [get_ports {DDR_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_ba[0]}]
set_property SLEW SLOW [get_ports {DDR_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[14]}]
set_property SLEW SLOW [get_ports {DDR_addr[14]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[13]}]
set_property SLEW SLOW [get_ports {DDR_addr[13]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[12]}]
set_property SLEW SLOW [get_ports {DDR_addr[12]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[11]}]
set_property SLEW SLOW [get_ports {DDR_addr[11]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[10]}]
set_property SLEW SLOW [get_ports {DDR_addr[10]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[9]}]
set_property SLEW SLOW [get_ports {DDR_addr[9]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[8]}]
set_property SLEW SLOW [get_ports {DDR_addr[8]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[7]}]
set_property SLEW SLOW [get_ports {DDR_addr[7]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[6]}]
set_property SLEW SLOW [get_ports {DDR_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[5]}]
set_property SLEW SLOW [get_ports {DDR_addr[5]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[4]}]
set_property SLEW SLOW [get_ports {DDR_addr[4]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[3]}]
set_property SLEW SLOW [get_ports {DDR_addr[3]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[2]}]
set_property SLEW SLOW [get_ports {DDR_addr[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[1]}]
set_property SLEW SLOW [get_ports {DDR_addr[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_addr[0]}]
set_property SLEW SLOW [get_ports {DDR_addr[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dm[3]}]
set_property SLEW FAST [get_ports {DDR_dm[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dm[2]}]
set_property SLEW FAST [get_ports {DDR_dm[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dm[1]}]
set_property SLEW FAST [get_ports {DDR_dm[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dm[0]}]
set_property SLEW FAST [get_ports {DDR_dm[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_dqs_p[3]}]
set_property SLEW FAST [get_ports {DDR_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_dqs_p[2]}]
set_property SLEW FAST [get_ports {DDR_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_dqs_p[1]}]
set_property SLEW FAST [get_ports {DDR_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_dqs_p[0]}]
set_property SLEW FAST [get_ports {DDR_dqs_p[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[31]}]
set_property SLEW FAST [get_ports {DDR_dq[31]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[30]}]
set_property SLEW FAST [get_ports {DDR_dq[30]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[29]}]
set_property SLEW FAST [get_ports {DDR_dq[29]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[28]}]
set_property SLEW FAST [get_ports {DDR_dq[28]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[27]}]
set_property SLEW FAST [get_ports {DDR_dq[27]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[26]}]
set_property SLEW FAST [get_ports {DDR_dq[26]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[25]}]
set_property SLEW FAST [get_ports {DDR_dq[25]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[24]}]
set_property SLEW FAST [get_ports {DDR_dq[24]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[23]}]
set_property SLEW FAST [get_ports {DDR_dq[23]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[22]}]
set_property SLEW FAST [get_ports {DDR_dq[22]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[21]}]
set_property SLEW FAST [get_ports {DDR_dq[21]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[20]}]
set_property SLEW FAST [get_ports {DDR_dq[20]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[19]}]
set_property SLEW FAST [get_ports {DDR_dq[19]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[18]}]
set_property SLEW FAST [get_ports {DDR_dq[18]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[17]}]
set_property SLEW FAST [get_ports {DDR_dq[17]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[16]}]
set_property SLEW FAST [get_ports {DDR_dq[16]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[15]}]
set_property SLEW FAST [get_ports {DDR_dq[15]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[14]}]
set_property SLEW FAST [get_ports {DDR_dq[14]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[13]}]
set_property SLEW FAST [get_ports {DDR_dq[13]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[12]}]
set_property SLEW FAST [get_ports {DDR_dq[12]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[11]}]
set_property SLEW FAST [get_ports {DDR_dq[11]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[10]}]
set_property SLEW FAST [get_ports {DDR_dq[10]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[9]}]
set_property SLEW FAST [get_ports {DDR_dq[9]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[8]}]
set_property SLEW FAST [get_ports {DDR_dq[8]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[7]}]
set_property SLEW FAST [get_ports {DDR_dq[7]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[6]}]
set_property SLEW FAST [get_ports {DDR_dq[6]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[5]}]
set_property SLEW FAST [get_ports {DDR_dq[5]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[4]}]
set_property SLEW FAST [get_ports {DDR_dq[4]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[3]}]
set_property SLEW FAST [get_ports {DDR_dq[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[2]}]
set_property SLEW FAST [get_ports {DDR_dq[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[1]}]
set_property SLEW FAST [get_ports {DDR_dq[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_dq[0]}]
set_property SLEW FAST [get_ports {DDR_dq[0]}]
set_property IOSTANDARD SSTL15 [get_ports DDR_cas_n]
set_property SLEW SLOW [get_ports DDR_cas_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_ck_n]
set_property SLEW FAST [get_ports DDR_ck_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_ck_p]
set_property SLEW FAST [get_ports DDR_ck_p]
set_property IOSTANDARD SSTL15 [get_ports DDR_cke]
set_property SLEW SLOW [get_ports DDR_cke]
set_property IOSTANDARD SSTL15 [get_ports DDR_cs_n]
set_property SLEW SLOW [get_ports DDR_cs_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_odt]
set_property SLEW SLOW [get_ports DDR_odt]
set_property IOSTANDARD SSTL15 [get_ports DDR_ras_n]
set_property SLEW SLOW [get_ports DDR_ras_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_reset_n]
set_property SLEW FAST [get_ports DDR_reset_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_we_n]
set_property SLEW SLOW [get_ports DDR_we_n]
set_property IOSTANDARD LVCMOS18 [get_ports AC_RESET]
set_property DRIVE 12 [get_ports AC_RESET]
set_property SLEW SLOW [get_ports AC_RESET]
set_property IOSTANDARD LVCMOS33 [get_ports ADC_CLK_EN]
set_property DRIVE 12 [get_ports ADC_CLK_EN]
set_property SLEW SLOW [get_ports ADC_CLK_EN]
set_property IOSTANDARD LVCMOS18 [get_ports PL_18_GP1]
set_property DRIVE 12 [get_ports PL_18_GP1]
set_property SLEW SLOW [get_ports PL_18_GP1]
set_property IOSTANDARD LVCMOS18 [get_ports PL_18_GP2]
set_property DRIVE 12 [get_ports PL_18_GP2]
set_property SLEW SLOW [get_ports PL_18_GP2]

# ----------------------------------------------------------------------------
# IOSTANDARD Constraints
#
# Note that these IOSTANDARD constraints are applied to all IOs currently
# assigned within an I/O bank.  If these IOSTANDARD constraints are
# evaluated prior to other PACKAGE_PIN constraints being applied, then
# the IOSTANDARD specified will likely not be applied properly to those
# pins.  Therefore, bank wide IOSTANDARD constraints should be placed
# within the XDC file in a location that is evaluated AFTER all
# PACKAGE_PIN constraints within the target bank have been evaluated.
# ----------------------------------------------------------------------------

# Set the bank voltage for IO Bank 34 to 1.8V.
set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 34]]

# Set the bank voltage for IO Bank 35 to 3.3V.
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 35]]

# Note that the bank voltage for IO Bank 13 is configurable.
set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 13]]

#revert back to original instance
current_instance -quiet
