// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module lstm_tail_02 (
        ap_clk,
        ap_rst,
        gate_i_0_V_read,
        gate_i_1_V_read,
        gate_i_2_V_read,
        gate_i_3_V_read,
        gate_i_4_V_read,
        gate_i_5_V_read,
        gate_i_6_V_read,
        gate_i_7_V_read,
        gate_f_0_V_read,
        gate_f_1_V_read,
        gate_f_2_V_read,
        gate_f_3_V_read,
        gate_f_4_V_read,
        gate_f_5_V_read,
        gate_f_6_V_read,
        gate_f_7_V_read,
        gate_g_0_V_read,
        gate_g_1_V_read,
        gate_g_2_V_read,
        gate_g_3_V_read,
        gate_g_4_V_read,
        gate_g_5_V_read,
        gate_g_6_V_read,
        gate_g_7_V_read,
        gate_o_0_V_read,
        gate_o_1_V_read,
        gate_o_2_V_read,
        gate_o_3_V_read,
        gate_o_4_V_read,
        gate_o_5_V_read,
        gate_o_6_V_read,
        gate_o_7_V_read,
        c_pre_0_V_read,
        c_pre_1_V_read,
        c_pre_2_V_read,
        c_pre_3_V_read,
        c_pre_4_V_read,
        c_pre_5_V_read,
        c_pre_6_V_read,
        c_pre_7_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] gate_i_0_V_read;
input  [15:0] gate_i_1_V_read;
input  [15:0] gate_i_2_V_read;
input  [15:0] gate_i_3_V_read;
input  [15:0] gate_i_4_V_read;
input  [15:0] gate_i_5_V_read;
input  [15:0] gate_i_6_V_read;
input  [15:0] gate_i_7_V_read;
input  [15:0] gate_f_0_V_read;
input  [15:0] gate_f_1_V_read;
input  [15:0] gate_f_2_V_read;
input  [15:0] gate_f_3_V_read;
input  [15:0] gate_f_4_V_read;
input  [15:0] gate_f_5_V_read;
input  [15:0] gate_f_6_V_read;
input  [15:0] gate_f_7_V_read;
input  [11:0] gate_g_0_V_read;
input  [11:0] gate_g_1_V_read;
input  [11:0] gate_g_2_V_read;
input  [11:0] gate_g_3_V_read;
input  [11:0] gate_g_4_V_read;
input  [11:0] gate_g_5_V_read;
input  [11:0] gate_g_6_V_read;
input  [11:0] gate_g_7_V_read;
input  [15:0] gate_o_0_V_read;
input  [15:0] gate_o_1_V_read;
input  [15:0] gate_o_2_V_read;
input  [15:0] gate_o_3_V_read;
input  [15:0] gate_o_4_V_read;
input  [15:0] gate_o_5_V_read;
input  [15:0] gate_o_6_V_read;
input  [15:0] gate_o_7_V_read;
input  [15:0] c_pre_0_V_read;
input  [15:0] c_pre_1_V_read;
input  [15:0] c_pre_2_V_read;
input  [15:0] c_pre_3_V_read;
input  [15:0] c_pre_4_V_read;
input  [15:0] c_pre_5_V_read;
input  [15:0] c_pre_6_V_read;
input  [15:0] c_pre_7_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;
reg[15:0] ap_return_10;
reg[15:0] ap_return_11;
reg[15:0] ap_return_12;
reg[15:0] ap_return_13;
reg[15:0] ap_return_14;
reg[15:0] ap_return_15;

reg   [15:0] gate_o_7_V_read_2_reg_2497;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] gate_o_7_V_read_2_reg_2497_pp0_iter1_reg;
reg   [15:0] gate_o_6_V_read31_reg_2502;
reg   [15:0] gate_o_6_V_read31_reg_2502_pp0_iter1_reg;
reg   [15:0] gate_o_5_V_read_2_reg_2507;
reg   [15:0] gate_o_5_V_read_2_reg_2507_pp0_iter1_reg;
reg   [15:0] gate_o_4_V_read_2_reg_2512;
reg   [15:0] gate_o_4_V_read_2_reg_2512_pp0_iter1_reg;
reg   [15:0] gate_o_3_V_read_2_reg_2517;
reg   [15:0] gate_o_3_V_read_2_reg_2517_pp0_iter1_reg;
reg   [15:0] gate_o_2_V_read_2_reg_2522;
reg   [15:0] gate_o_2_V_read_2_reg_2522_pp0_iter1_reg;
reg   [15:0] gate_o_1_V_read_2_reg_2527;
reg   [15:0] gate_o_1_V_read_2_reg_2527_pp0_iter1_reg;
reg   [15:0] gate_o_0_V_read_2_reg_2532;
reg   [15:0] gate_o_0_V_read_2_reg_2532_pp0_iter1_reg;
reg   [15:0] trunc_ln_reg_2537;
reg   [15:0] trunc_ln708_1_reg_2542;
reg   [15:0] trunc_ln708_2_reg_2547;
reg   [15:0] trunc_ln708_3_reg_2552;
reg   [15:0] trunc_ln708_4_reg_2557;
reg   [15:0] trunc_ln708_5_reg_2562;
reg   [15:0] trunc_ln708_6_reg_2567;
reg   [15:0] trunc_ln708_7_reg_2572;
reg   [15:0] trunc_ln708_8_reg_2577;
reg   [15:0] trunc_ln708_9_reg_2582;
reg   [15:0] trunc_ln708_10_reg_2587;
reg   [15:0] trunc_ln708_11_reg_2592;
reg   [15:0] trunc_ln708_12_reg_2597;
reg   [15:0] trunc_ln708_13_reg_2602;
reg   [15:0] trunc_ln708_14_reg_2607;
reg   [15:0] trunc_ln708_s_reg_2612;
wire   [15:0] add_ln703_fu_2193_p2;
reg   [15:0] add_ln703_reg_2617;
wire   [15:0] add_ln703_56_fu_2198_p2;
reg   [15:0] add_ln703_56_reg_2622;
wire   [15:0] add_ln703_57_fu_2203_p2;
reg   [15:0] add_ln703_57_reg_2627;
wire   [15:0] add_ln703_58_fu_2208_p2;
reg   [15:0] add_ln703_58_reg_2632;
wire   [15:0] add_ln703_59_fu_2213_p2;
reg   [15:0] add_ln703_59_reg_2637;
wire   [15:0] add_ln703_60_fu_2218_p2;
reg   [15:0] add_ln703_60_reg_2642;
wire   [15:0] add_ln703_61_fu_2223_p2;
reg   [15:0] add_ln703_61_reg_2647;
wire   [15:0] add_ln703_62_fu_2228_p2;
reg   [15:0] add_ln703_62_reg_2652;
reg   [15:0] c_cur_activ_reg_2657;
reg   [15:0] c_cur_activ_1_reg_2662;
reg   [15:0] c_cur_activ_2_reg_2667;
reg   [15:0] c_cur_activ_3_reg_2672;
reg   [15:0] c_cur_activ_4_reg_2677;
reg   [15:0] c_cur_activ_5_reg_2682;
reg   [15:0] c_cur_activ_6_reg_2687;
reg   [15:0] c_cur_activ_7_reg_2692;
wire    call_ret_hard_tanh_fu_1861_ap_ready;
wire   [15:0] call_ret_hard_tanh_fu_1861_data_0_V_read;
wire   [15:0] call_ret_hard_tanh_fu_1861_data_1_V_read;
wire   [15:0] call_ret_hard_tanh_fu_1861_data_2_V_read;
wire   [15:0] call_ret_hard_tanh_fu_1861_data_3_V_read;
wire   [15:0] call_ret_hard_tanh_fu_1861_data_4_V_read;
wire   [15:0] call_ret_hard_tanh_fu_1861_data_5_V_read;
wire   [15:0] call_ret_hard_tanh_fu_1861_data_6_V_read;
wire   [15:0] call_ret_hard_tanh_fu_1861_data_7_V_read;
wire   [15:0] call_ret_hard_tanh_fu_1861_ap_return_0;
wire   [15:0] call_ret_hard_tanh_fu_1861_ap_return_1;
wire   [15:0] call_ret_hard_tanh_fu_1861_ap_return_2;
wire   [15:0] call_ret_hard_tanh_fu_1861_ap_return_3;
wire   [15:0] call_ret_hard_tanh_fu_1861_ap_return_4;
wire   [15:0] call_ret_hard_tanh_fu_1861_ap_return_5;
wire   [15:0] call_ret_hard_tanh_fu_1861_ap_return_6;
wire   [15:0] call_ret_hard_tanh_fu_1861_ap_return_7;
wire    ap_block_pp0_stage0;
wire  signed [15:0] mul_ln1118_8_fu_348_p0;
wire  signed [15:0] mul_ln1118_8_fu_348_p1;
wire  signed [15:0] mul_ln1118_1_fu_349_p0;
wire  signed [11:0] mul_ln1118_1_fu_349_p1;
wire  signed [15:0] mul_ln1118_9_fu_350_p0;
wire  signed [11:0] mul_ln1118_9_fu_350_p1;
wire  signed [15:0] mul_ln1118_12_fu_351_p0;
wire  signed [15:0] mul_ln1118_12_fu_351_p1;
wire  signed [15:0] mul_ln1118_14_fu_352_p0;
wire  signed [15:0] mul_ln1118_14_fu_352_p1;
wire  signed [15:0] mul_ln1118_19_fu_353_p0;
wire  signed [15:0] mul_ln1118_19_fu_353_p1;
wire  signed [15:0] mul_ln1118_3_fu_354_p0;
wire  signed [11:0] mul_ln1118_3_fu_354_p1;
wire  signed [15:0] mul_ln1118_11_fu_355_p0;
wire  signed [11:0] mul_ln1118_11_fu_355_p1;
wire  signed [15:0] mul_ln1118_23_fu_356_p0;
wire  signed [15:0] mul_ln1118_23_fu_356_p1;
wire  signed [15:0] mul_ln1118_2_fu_357_p0;
wire  signed [15:0] mul_ln1118_2_fu_357_p1;
wire  signed [15:0] mul_ln1118_6_fu_358_p0;
wire  signed [15:0] mul_ln1118_6_fu_358_p1;
wire  signed [15:0] mul_ln1118_21_fu_359_p0;
wire  signed [15:0] mul_ln1118_21_fu_359_p1;
wire  signed [15:0] mul_ln1118_13_fu_360_p0;
wire  signed [11:0] mul_ln1118_13_fu_360_p1;
wire  signed [15:0] mul_ln1118_4_fu_361_p0;
wire  signed [15:0] mul_ln1118_4_fu_361_p1;
wire  signed [15:0] mul_ln1118_15_fu_362_p0;
wire  signed [11:0] mul_ln1118_15_fu_362_p1;
wire  signed [15:0] mul_ln1118_22_fu_363_p0;
wire  signed [15:0] mul_ln1118_22_fu_363_p1;
wire  signed [15:0] mul_ln1118_7_fu_364_p0;
wire  signed [11:0] mul_ln1118_7_fu_364_p1;
wire  signed [15:0] mul_ln1118_10_fu_365_p0;
wire  signed [15:0] mul_ln1118_10_fu_365_p1;
wire  signed [15:0] mul_ln1118_17_fu_366_p0;
wire  signed [15:0] mul_ln1118_17_fu_366_p1;
wire  signed [15:0] mul_ln1118_20_fu_367_p0;
wire  signed [15:0] mul_ln1118_20_fu_367_p1;
wire  signed [15:0] mul_ln1118_5_fu_368_p0;
wire  signed [11:0] mul_ln1118_5_fu_368_p1;
wire  signed [15:0] mul_ln1118_fu_369_p0;
wire  signed [15:0] mul_ln1118_fu_369_p1;
wire  signed [15:0] mul_ln1118_18_fu_370_p0;
wire  signed [15:0] mul_ln1118_18_fu_370_p1;
wire  signed [15:0] mul_ln1118_16_fu_371_p0;
wire  signed [15:0] mul_ln1118_16_fu_371_p1;
wire   [25:0] mul_ln1118_fu_369_p2;
wire   [25:0] mul_ln1118_1_fu_349_p2;
wire   [25:0] mul_ln1118_2_fu_357_p2;
wire   [25:0] mul_ln1118_3_fu_354_p2;
wire   [25:0] mul_ln1118_4_fu_361_p2;
wire   [25:0] mul_ln1118_5_fu_368_p2;
wire   [25:0] mul_ln1118_6_fu_358_p2;
wire   [25:0] mul_ln1118_7_fu_364_p2;
wire   [25:0] mul_ln1118_8_fu_348_p2;
wire   [25:0] mul_ln1118_9_fu_350_p2;
wire   [25:0] mul_ln1118_10_fu_365_p2;
wire   [25:0] mul_ln1118_11_fu_355_p2;
wire   [25:0] mul_ln1118_12_fu_351_p2;
wire   [25:0] mul_ln1118_13_fu_360_p2;
wire   [25:0] mul_ln1118_14_fu_352_p2;
wire   [25:0] mul_ln1118_15_fu_362_p2;
wire   [25:0] mul_ln1118_16_fu_371_p2;
wire   [25:0] mul_ln1118_17_fu_366_p2;
wire   [25:0] mul_ln1118_18_fu_370_p2;
wire   [25:0] mul_ln1118_19_fu_353_p2;
wire   [25:0] mul_ln1118_20_fu_367_p2;
wire   [25:0] mul_ln1118_21_fu_359_p2;
wire   [25:0] mul_ln1118_22_fu_363_p2;
wire   [25:0] mul_ln1118_23_fu_356_p2;
reg    ap_ce_reg;
reg   [15:0] gate_i_0_V_read_int_reg;
reg   [15:0] gate_i_1_V_read_int_reg;
reg   [15:0] gate_i_2_V_read_int_reg;
reg   [15:0] gate_i_3_V_read_int_reg;
reg   [15:0] gate_i_4_V_read_int_reg;
reg   [15:0] gate_i_5_V_read_int_reg;
reg   [15:0] gate_i_6_V_read_int_reg;
reg   [15:0] gate_i_7_V_read_int_reg;
reg   [15:0] gate_f_0_V_read_int_reg;
reg   [15:0] gate_f_1_V_read_int_reg;
reg   [15:0] gate_f_2_V_read_int_reg;
reg   [15:0] gate_f_3_V_read_int_reg;
reg   [15:0] gate_f_4_V_read_int_reg;
reg   [15:0] gate_f_5_V_read_int_reg;
reg   [15:0] gate_f_6_V_read_int_reg;
reg   [15:0] gate_f_7_V_read_int_reg;
reg   [11:0] gate_g_0_V_read_int_reg;
reg   [11:0] gate_g_1_V_read_int_reg;
reg   [11:0] gate_g_2_V_read_int_reg;
reg   [11:0] gate_g_3_V_read_int_reg;
reg   [11:0] gate_g_4_V_read_int_reg;
reg   [11:0] gate_g_5_V_read_int_reg;
reg   [11:0] gate_g_6_V_read_int_reg;
reg   [11:0] gate_g_7_V_read_int_reg;
reg   [15:0] gate_o_0_V_read_int_reg;
reg   [15:0] gate_o_1_V_read_int_reg;
reg   [15:0] gate_o_2_V_read_int_reg;
reg   [15:0] gate_o_3_V_read_int_reg;
reg   [15:0] gate_o_4_V_read_int_reg;
reg   [15:0] gate_o_5_V_read_int_reg;
reg   [15:0] gate_o_6_V_read_int_reg;
reg   [15:0] gate_o_7_V_read_int_reg;
reg   [15:0] c_pre_0_V_read_int_reg;
reg   [15:0] c_pre_1_V_read_int_reg;
reg   [15:0] c_pre_2_V_read_int_reg;
reg   [15:0] c_pre_3_V_read_int_reg;
reg   [15:0] c_pre_4_V_read_int_reg;
reg   [15:0] c_pre_5_V_read_int_reg;
reg   [15:0] c_pre_6_V_read_int_reg;
reg   [15:0] c_pre_7_V_read_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
reg   [15:0] ap_return_5_int_reg;
reg   [15:0] ap_return_6_int_reg;
reg   [15:0] ap_return_7_int_reg;
reg   [15:0] ap_return_8_int_reg;
reg   [15:0] ap_return_9_int_reg;
reg   [15:0] ap_return_10_int_reg;
reg   [15:0] ap_return_11_int_reg;
reg   [15:0] ap_return_12_int_reg;
reg   [15:0] ap_return_13_int_reg;
reg   [15:0] ap_return_14_int_reg;
reg   [15:0] ap_return_15_int_reg;

hard_tanh call_ret_hard_tanh_fu_1861(
    .ap_ready(call_ret_hard_tanh_fu_1861_ap_ready),
    .data_0_V_read(call_ret_hard_tanh_fu_1861_data_0_V_read),
    .data_1_V_read(call_ret_hard_tanh_fu_1861_data_1_V_read),
    .data_2_V_read(call_ret_hard_tanh_fu_1861_data_2_V_read),
    .data_3_V_read(call_ret_hard_tanh_fu_1861_data_3_V_read),
    .data_4_V_read(call_ret_hard_tanh_fu_1861_data_4_V_read),
    .data_5_V_read(call_ret_hard_tanh_fu_1861_data_5_V_read),
    .data_6_V_read(call_ret_hard_tanh_fu_1861_data_6_V_read),
    .data_7_V_read(call_ret_hard_tanh_fu_1861_data_7_V_read),
    .ap_return_0(call_ret_hard_tanh_fu_1861_ap_return_0),
    .ap_return_1(call_ret_hard_tanh_fu_1861_ap_return_1),
    .ap_return_2(call_ret_hard_tanh_fu_1861_ap_return_2),
    .ap_return_3(call_ret_hard_tanh_fu_1861_ap_return_3),
    .ap_return_4(call_ret_hard_tanh_fu_1861_ap_return_4),
    .ap_return_5(call_ret_hard_tanh_fu_1861_ap_return_5),
    .ap_return_6(call_ret_hard_tanh_fu_1861_ap_return_6),
    .ap_return_7(call_ret_hard_tanh_fu_1861_ap_return_7)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln703_56_reg_2622 <= add_ln703_56_fu_2198_p2;
        add_ln703_57_reg_2627 <= add_ln703_57_fu_2203_p2;
        add_ln703_58_reg_2632 <= add_ln703_58_fu_2208_p2;
        add_ln703_59_reg_2637 <= add_ln703_59_fu_2213_p2;
        add_ln703_60_reg_2642 <= add_ln703_60_fu_2218_p2;
        add_ln703_61_reg_2647 <= add_ln703_61_fu_2223_p2;
        add_ln703_62_reg_2652 <= add_ln703_62_fu_2228_p2;
        add_ln703_reg_2617 <= add_ln703_fu_2193_p2;
        c_cur_activ_1_reg_2662 <= call_ret_hard_tanh_fu_1861_ap_return_1;
        c_cur_activ_2_reg_2667 <= call_ret_hard_tanh_fu_1861_ap_return_2;
        c_cur_activ_3_reg_2672 <= call_ret_hard_tanh_fu_1861_ap_return_3;
        c_cur_activ_4_reg_2677 <= call_ret_hard_tanh_fu_1861_ap_return_4;
        c_cur_activ_5_reg_2682 <= call_ret_hard_tanh_fu_1861_ap_return_5;
        c_cur_activ_6_reg_2687 <= call_ret_hard_tanh_fu_1861_ap_return_6;
        c_cur_activ_7_reg_2692 <= call_ret_hard_tanh_fu_1861_ap_return_7;
        c_cur_activ_reg_2657 <= call_ret_hard_tanh_fu_1861_ap_return_0;
        gate_o_0_V_read_2_reg_2532 <= gate_o_0_V_read_int_reg;
        gate_o_0_V_read_2_reg_2532_pp0_iter1_reg <= gate_o_0_V_read_2_reg_2532;
        gate_o_1_V_read_2_reg_2527 <= gate_o_1_V_read_int_reg;
        gate_o_1_V_read_2_reg_2527_pp0_iter1_reg <= gate_o_1_V_read_2_reg_2527;
        gate_o_2_V_read_2_reg_2522 <= gate_o_2_V_read_int_reg;
        gate_o_2_V_read_2_reg_2522_pp0_iter1_reg <= gate_o_2_V_read_2_reg_2522;
        gate_o_3_V_read_2_reg_2517 <= gate_o_3_V_read_int_reg;
        gate_o_3_V_read_2_reg_2517_pp0_iter1_reg <= gate_o_3_V_read_2_reg_2517;
        gate_o_4_V_read_2_reg_2512 <= gate_o_4_V_read_int_reg;
        gate_o_4_V_read_2_reg_2512_pp0_iter1_reg <= gate_o_4_V_read_2_reg_2512;
        gate_o_5_V_read_2_reg_2507 <= gate_o_5_V_read_int_reg;
        gate_o_5_V_read_2_reg_2507_pp0_iter1_reg <= gate_o_5_V_read_2_reg_2507;
        gate_o_6_V_read31_reg_2502 <= gate_o_6_V_read_int_reg;
        gate_o_6_V_read31_reg_2502_pp0_iter1_reg <= gate_o_6_V_read31_reg_2502;
        gate_o_7_V_read_2_reg_2497 <= gate_o_7_V_read_int_reg;
        gate_o_7_V_read_2_reg_2497_pp0_iter1_reg <= gate_o_7_V_read_2_reg_2497;
        trunc_ln708_10_reg_2587 <= {{mul_ln1118_10_fu_365_p2[25:10]}};
        trunc_ln708_11_reg_2592 <= {{mul_ln1118_11_fu_355_p2[25:10]}};
        trunc_ln708_12_reg_2597 <= {{mul_ln1118_12_fu_351_p2[25:10]}};
        trunc_ln708_13_reg_2602 <= {{mul_ln1118_13_fu_360_p2[25:10]}};
        trunc_ln708_14_reg_2607 <= {{mul_ln1118_14_fu_352_p2[25:10]}};
        trunc_ln708_1_reg_2542 <= {{mul_ln1118_1_fu_349_p2[25:10]}};
        trunc_ln708_2_reg_2547 <= {{mul_ln1118_2_fu_357_p2[25:10]}};
        trunc_ln708_3_reg_2552 <= {{mul_ln1118_3_fu_354_p2[25:10]}};
        trunc_ln708_4_reg_2557 <= {{mul_ln1118_4_fu_361_p2[25:10]}};
        trunc_ln708_5_reg_2562 <= {{mul_ln1118_5_fu_368_p2[25:10]}};
        trunc_ln708_6_reg_2567 <= {{mul_ln1118_6_fu_358_p2[25:10]}};
        trunc_ln708_7_reg_2572 <= {{mul_ln1118_7_fu_364_p2[25:10]}};
        trunc_ln708_8_reg_2577 <= {{mul_ln1118_8_fu_348_p2[25:10]}};
        trunc_ln708_9_reg_2582 <= {{mul_ln1118_9_fu_350_p2[25:10]}};
        trunc_ln708_s_reg_2612 <= {{mul_ln1118_15_fu_362_p2[25:10]}};
        trunc_ln_reg_2537 <= {{mul_ln1118_fu_369_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= {{mul_ln1118_16_fu_371_p2[25:10]}};
        ap_return_10_int_reg <= add_ln703_57_reg_2627;
        ap_return_11_int_reg <= add_ln703_58_reg_2632;
        ap_return_12_int_reg <= add_ln703_59_reg_2637;
        ap_return_13_int_reg <= add_ln703_60_reg_2642;
        ap_return_14_int_reg <= add_ln703_61_reg_2647;
        ap_return_15_int_reg <= add_ln703_62_reg_2652;
        ap_return_1_int_reg <= {{mul_ln1118_17_fu_366_p2[25:10]}};
        ap_return_2_int_reg <= {{mul_ln1118_18_fu_370_p2[25:10]}};
        ap_return_3_int_reg <= {{mul_ln1118_19_fu_353_p2[25:10]}};
        ap_return_4_int_reg <= {{mul_ln1118_20_fu_367_p2[25:10]}};
        ap_return_5_int_reg <= {{mul_ln1118_21_fu_359_p2[25:10]}};
        ap_return_6_int_reg <= {{mul_ln1118_22_fu_363_p2[25:10]}};
        ap_return_7_int_reg <= {{mul_ln1118_23_fu_356_p2[25:10]}};
        ap_return_8_int_reg <= add_ln703_reg_2617;
        ap_return_9_int_reg <= add_ln703_56_reg_2622;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        c_pre_0_V_read_int_reg <= c_pre_0_V_read;
        c_pre_1_V_read_int_reg <= c_pre_1_V_read;
        c_pre_2_V_read_int_reg <= c_pre_2_V_read;
        c_pre_3_V_read_int_reg <= c_pre_3_V_read;
        c_pre_4_V_read_int_reg <= c_pre_4_V_read;
        c_pre_5_V_read_int_reg <= c_pre_5_V_read;
        c_pre_6_V_read_int_reg <= c_pre_6_V_read;
        c_pre_7_V_read_int_reg <= c_pre_7_V_read;
        gate_f_0_V_read_int_reg <= gate_f_0_V_read;
        gate_f_1_V_read_int_reg <= gate_f_1_V_read;
        gate_f_2_V_read_int_reg <= gate_f_2_V_read;
        gate_f_3_V_read_int_reg <= gate_f_3_V_read;
        gate_f_4_V_read_int_reg <= gate_f_4_V_read;
        gate_f_5_V_read_int_reg <= gate_f_5_V_read;
        gate_f_6_V_read_int_reg <= gate_f_6_V_read;
        gate_f_7_V_read_int_reg <= gate_f_7_V_read;
        gate_g_0_V_read_int_reg <= gate_g_0_V_read;
        gate_g_1_V_read_int_reg <= gate_g_1_V_read;
        gate_g_2_V_read_int_reg <= gate_g_2_V_read;
        gate_g_3_V_read_int_reg <= gate_g_3_V_read;
        gate_g_4_V_read_int_reg <= gate_g_4_V_read;
        gate_g_5_V_read_int_reg <= gate_g_5_V_read;
        gate_g_6_V_read_int_reg <= gate_g_6_V_read;
        gate_g_7_V_read_int_reg <= gate_g_7_V_read;
        gate_i_0_V_read_int_reg <= gate_i_0_V_read;
        gate_i_1_V_read_int_reg <= gate_i_1_V_read;
        gate_i_2_V_read_int_reg <= gate_i_2_V_read;
        gate_i_3_V_read_int_reg <= gate_i_3_V_read;
        gate_i_4_V_read_int_reg <= gate_i_4_V_read;
        gate_i_5_V_read_int_reg <= gate_i_5_V_read;
        gate_i_6_V_read_int_reg <= gate_i_6_V_read;
        gate_i_7_V_read_int_reg <= gate_i_7_V_read;
        gate_o_0_V_read_int_reg <= gate_o_0_V_read;
        gate_o_1_V_read_int_reg <= gate_o_1_V_read;
        gate_o_2_V_read_int_reg <= gate_o_2_V_read;
        gate_o_3_V_read_int_reg <= gate_o_3_V_read;
        gate_o_4_V_read_int_reg <= gate_o_4_V_read;
        gate_o_5_V_read_int_reg <= gate_o_5_V_read;
        gate_o_6_V_read_int_reg <= gate_o_6_V_read;
        gate_o_7_V_read_int_reg <= gate_o_7_V_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = {{mul_ln1118_16_fu_371_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = {{mul_ln1118_17_fu_366_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_10 = ap_return_10_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_10 = add_ln703_57_reg_2627;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_11 = ap_return_11_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_11 = add_ln703_58_reg_2632;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_12 = ap_return_12_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_12 = add_ln703_59_reg_2637;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_13 = ap_return_13_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_13 = add_ln703_60_reg_2642;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_14 = ap_return_14_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_14 = add_ln703_61_reg_2647;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_15 = ap_return_15_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_15 = add_ln703_62_reg_2652;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = {{mul_ln1118_18_fu_370_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = {{mul_ln1118_19_fu_353_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = {{mul_ln1118_20_fu_367_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = {{mul_ln1118_21_fu_359_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = {{mul_ln1118_22_fu_363_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = {{mul_ln1118_23_fu_356_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_8 = ap_return_8_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_8 = add_ln703_reg_2617;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_9 = ap_return_9_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_9 = add_ln703_56_reg_2622;
    end
end

assign add_ln703_56_fu_2198_p2 = (trunc_ln708_2_reg_2547 + trunc_ln708_3_reg_2552);

assign add_ln703_57_fu_2203_p2 = (trunc_ln708_4_reg_2557 + trunc_ln708_5_reg_2562);

assign add_ln703_58_fu_2208_p2 = (trunc_ln708_6_reg_2567 + trunc_ln708_7_reg_2572);

assign add_ln703_59_fu_2213_p2 = (trunc_ln708_8_reg_2577 + trunc_ln708_9_reg_2582);

assign add_ln703_60_fu_2218_p2 = (trunc_ln708_10_reg_2587 + trunc_ln708_11_reg_2592);

assign add_ln703_61_fu_2223_p2 = (trunc_ln708_12_reg_2597 + trunc_ln708_13_reg_2602);

assign add_ln703_62_fu_2228_p2 = (trunc_ln708_14_reg_2607 + trunc_ln708_s_reg_2612);

assign add_ln703_fu_2193_p2 = (trunc_ln_reg_2537 + trunc_ln708_1_reg_2542);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign call_ret_hard_tanh_fu_1861_data_0_V_read = (trunc_ln_reg_2537 + trunc_ln708_1_reg_2542);

assign call_ret_hard_tanh_fu_1861_data_1_V_read = (trunc_ln708_2_reg_2547 + trunc_ln708_3_reg_2552);

assign call_ret_hard_tanh_fu_1861_data_2_V_read = (trunc_ln708_4_reg_2557 + trunc_ln708_5_reg_2562);

assign call_ret_hard_tanh_fu_1861_data_3_V_read = (trunc_ln708_6_reg_2567 + trunc_ln708_7_reg_2572);

assign call_ret_hard_tanh_fu_1861_data_4_V_read = (trunc_ln708_8_reg_2577 + trunc_ln708_9_reg_2582);

assign call_ret_hard_tanh_fu_1861_data_5_V_read = (trunc_ln708_10_reg_2587 + trunc_ln708_11_reg_2592);

assign call_ret_hard_tanh_fu_1861_data_6_V_read = (trunc_ln708_12_reg_2597 + trunc_ln708_13_reg_2602);

assign call_ret_hard_tanh_fu_1861_data_7_V_read = (trunc_ln708_14_reg_2607 + trunc_ln708_s_reg_2612);

assign mul_ln1118_10_fu_365_p0 = gate_f_5_V_read_int_reg;

assign mul_ln1118_10_fu_365_p1 = c_pre_5_V_read_int_reg;

assign mul_ln1118_10_fu_365_p2 = ($signed(mul_ln1118_10_fu_365_p0) * $signed(mul_ln1118_10_fu_365_p1));

assign mul_ln1118_11_fu_355_p0 = gate_i_5_V_read_int_reg;

assign mul_ln1118_11_fu_355_p1 = gate_g_5_V_read_int_reg;

assign mul_ln1118_11_fu_355_p2 = ($signed(mul_ln1118_11_fu_355_p0) * $signed(mul_ln1118_11_fu_355_p1));

assign mul_ln1118_12_fu_351_p0 = gate_f_6_V_read_int_reg;

assign mul_ln1118_12_fu_351_p1 = c_pre_6_V_read_int_reg;

assign mul_ln1118_12_fu_351_p2 = ($signed(mul_ln1118_12_fu_351_p0) * $signed(mul_ln1118_12_fu_351_p1));

assign mul_ln1118_13_fu_360_p0 = gate_i_6_V_read_int_reg;

assign mul_ln1118_13_fu_360_p1 = gate_g_6_V_read_int_reg;

assign mul_ln1118_13_fu_360_p2 = ($signed(mul_ln1118_13_fu_360_p0) * $signed(mul_ln1118_13_fu_360_p1));

assign mul_ln1118_14_fu_352_p0 = gate_f_7_V_read_int_reg;

assign mul_ln1118_14_fu_352_p1 = c_pre_7_V_read_int_reg;

assign mul_ln1118_14_fu_352_p2 = ($signed(mul_ln1118_14_fu_352_p0) * $signed(mul_ln1118_14_fu_352_p1));

assign mul_ln1118_15_fu_362_p0 = gate_i_7_V_read_int_reg;

assign mul_ln1118_15_fu_362_p1 = gate_g_7_V_read_int_reg;

assign mul_ln1118_15_fu_362_p2 = ($signed(mul_ln1118_15_fu_362_p0) * $signed(mul_ln1118_15_fu_362_p1));

assign mul_ln1118_16_fu_371_p0 = gate_o_0_V_read_2_reg_2532_pp0_iter1_reg;

assign mul_ln1118_16_fu_371_p1 = c_cur_activ_reg_2657;

assign mul_ln1118_16_fu_371_p2 = ($signed(mul_ln1118_16_fu_371_p0) * $signed(mul_ln1118_16_fu_371_p1));

assign mul_ln1118_17_fu_366_p0 = gate_o_1_V_read_2_reg_2527_pp0_iter1_reg;

assign mul_ln1118_17_fu_366_p1 = c_cur_activ_1_reg_2662;

assign mul_ln1118_17_fu_366_p2 = ($signed(mul_ln1118_17_fu_366_p0) * $signed(mul_ln1118_17_fu_366_p1));

assign mul_ln1118_18_fu_370_p0 = gate_o_2_V_read_2_reg_2522_pp0_iter1_reg;

assign mul_ln1118_18_fu_370_p1 = c_cur_activ_2_reg_2667;

assign mul_ln1118_18_fu_370_p2 = ($signed(mul_ln1118_18_fu_370_p0) * $signed(mul_ln1118_18_fu_370_p1));

assign mul_ln1118_19_fu_353_p0 = gate_o_3_V_read_2_reg_2517_pp0_iter1_reg;

assign mul_ln1118_19_fu_353_p1 = c_cur_activ_3_reg_2672;

assign mul_ln1118_19_fu_353_p2 = ($signed(mul_ln1118_19_fu_353_p0) * $signed(mul_ln1118_19_fu_353_p1));

assign mul_ln1118_1_fu_349_p0 = gate_i_0_V_read_int_reg;

assign mul_ln1118_1_fu_349_p1 = gate_g_0_V_read_int_reg;

assign mul_ln1118_1_fu_349_p2 = ($signed(mul_ln1118_1_fu_349_p0) * $signed(mul_ln1118_1_fu_349_p1));

assign mul_ln1118_20_fu_367_p0 = gate_o_4_V_read_2_reg_2512_pp0_iter1_reg;

assign mul_ln1118_20_fu_367_p1 = c_cur_activ_4_reg_2677;

assign mul_ln1118_20_fu_367_p2 = ($signed(mul_ln1118_20_fu_367_p0) * $signed(mul_ln1118_20_fu_367_p1));

assign mul_ln1118_21_fu_359_p0 = gate_o_5_V_read_2_reg_2507_pp0_iter1_reg;

assign mul_ln1118_21_fu_359_p1 = c_cur_activ_5_reg_2682;

assign mul_ln1118_21_fu_359_p2 = ($signed(mul_ln1118_21_fu_359_p0) * $signed(mul_ln1118_21_fu_359_p1));

assign mul_ln1118_22_fu_363_p0 = gate_o_6_V_read31_reg_2502_pp0_iter1_reg;

assign mul_ln1118_22_fu_363_p1 = c_cur_activ_6_reg_2687;

assign mul_ln1118_22_fu_363_p2 = ($signed(mul_ln1118_22_fu_363_p0) * $signed(mul_ln1118_22_fu_363_p1));

assign mul_ln1118_23_fu_356_p0 = gate_o_7_V_read_2_reg_2497_pp0_iter1_reg;

assign mul_ln1118_23_fu_356_p1 = c_cur_activ_7_reg_2692;

assign mul_ln1118_23_fu_356_p2 = ($signed(mul_ln1118_23_fu_356_p0) * $signed(mul_ln1118_23_fu_356_p1));

assign mul_ln1118_2_fu_357_p0 = gate_f_1_V_read_int_reg;

assign mul_ln1118_2_fu_357_p1 = c_pre_1_V_read_int_reg;

assign mul_ln1118_2_fu_357_p2 = ($signed(mul_ln1118_2_fu_357_p0) * $signed(mul_ln1118_2_fu_357_p1));

assign mul_ln1118_3_fu_354_p0 = gate_i_1_V_read_int_reg;

assign mul_ln1118_3_fu_354_p1 = gate_g_1_V_read_int_reg;

assign mul_ln1118_3_fu_354_p2 = ($signed(mul_ln1118_3_fu_354_p0) * $signed(mul_ln1118_3_fu_354_p1));

assign mul_ln1118_4_fu_361_p0 = gate_f_2_V_read_int_reg;

assign mul_ln1118_4_fu_361_p1 = c_pre_2_V_read_int_reg;

assign mul_ln1118_4_fu_361_p2 = ($signed(mul_ln1118_4_fu_361_p0) * $signed(mul_ln1118_4_fu_361_p1));

assign mul_ln1118_5_fu_368_p0 = gate_i_2_V_read_int_reg;

assign mul_ln1118_5_fu_368_p1 = gate_g_2_V_read_int_reg;

assign mul_ln1118_5_fu_368_p2 = ($signed(mul_ln1118_5_fu_368_p0) * $signed(mul_ln1118_5_fu_368_p1));

assign mul_ln1118_6_fu_358_p0 = gate_f_3_V_read_int_reg;

assign mul_ln1118_6_fu_358_p1 = c_pre_3_V_read_int_reg;

assign mul_ln1118_6_fu_358_p2 = ($signed(mul_ln1118_6_fu_358_p0) * $signed(mul_ln1118_6_fu_358_p1));

assign mul_ln1118_7_fu_364_p0 = gate_i_3_V_read_int_reg;

assign mul_ln1118_7_fu_364_p1 = gate_g_3_V_read_int_reg;

assign mul_ln1118_7_fu_364_p2 = ($signed(mul_ln1118_7_fu_364_p0) * $signed(mul_ln1118_7_fu_364_p1));

assign mul_ln1118_8_fu_348_p0 = gate_f_4_V_read_int_reg;

assign mul_ln1118_8_fu_348_p1 = c_pre_4_V_read_int_reg;

assign mul_ln1118_8_fu_348_p2 = ($signed(mul_ln1118_8_fu_348_p0) * $signed(mul_ln1118_8_fu_348_p1));

assign mul_ln1118_9_fu_350_p0 = gate_i_4_V_read_int_reg;

assign mul_ln1118_9_fu_350_p1 = gate_g_4_V_read_int_reg;

assign mul_ln1118_9_fu_350_p2 = ($signed(mul_ln1118_9_fu_350_p0) * $signed(mul_ln1118_9_fu_350_p1));

assign mul_ln1118_fu_369_p0 = gate_f_0_V_read_int_reg;

assign mul_ln1118_fu_369_p1 = c_pre_0_V_read_int_reg;

assign mul_ln1118_fu_369_p2 = ($signed(mul_ln1118_fu_369_p0) * $signed(mul_ln1118_fu_369_p1));

endmodule //lstm_tail_02
