|top_fpga
clk => clk.IN1
rst_n => ~NO_FANOUT~
cam_scl << camera_if:camera_if_inst.cam_scl
cam_sda <> camera_if:camera_if_inst.cam_sda
cam_data[0] => cam_data[0].IN1
cam_data[1] => cam_data[1].IN1
cam_data[2] => cam_data[2].IN1
cam_data[3] => cam_data[3].IN1
cam_data[4] => cam_data[4].IN1
cam_data[5] => cam_data[5].IN1
cam_data[6] => cam_data[6].IN1
cam_data[7] => cam_data[7].IN1
cam_vsync => cam_vsync.IN1
cam_hsync => cam_hsync.IN1
cam_pclk => cam_pclk.IN2
cam_xclk << camera_if:camera_if_inst.cam_xclk
cam_pdown << camera_if:camera_if_inst.cam_pdown
cam_reset << camera_if:camera_if_inst.cam_reset
e_txen << mii_to_rmii:mii_to_rmii_inst.eth_tx_dv
e_tx[0] << mii_to_rmii:mii_to_rmii_inst.eth_tx_data
e_tx[1] << mii_to_rmii:mii_to_rmii_inst.eth_tx_data
e_rxer => ~NO_FANOUT~
e_rxdv => ~NO_FANOUT~
e_rxclk => e_rxclk.IN1
e_rx[0] => ~NO_FANOUT~
e_rx[1] => ~NO_FANOUT~
led << led_r.DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|alt_pll:alt_pll_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top_fpga|alt_pll:alt_pll_inst|altpll:altpll_component
inclk[0] => alt_pll_altpll:auto_generated.inclk[0]
inclk[1] => alt_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => alt_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= alt_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top_fpga|alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|camera_if:camera_if_inst
clk => clk.IN1
rst_n => rst_n.IN1
cam_scl <= I2C_AV_Config:u_I2C_AV_Config.I2C_SCLK
cam_sda <> I2C_AV_Config:u_I2C_AV_Config.I2C_SDAT
cam_data[0] => cam_data_r0[0].DATAIN
cam_data[1] => cam_data_r0[1].DATAIN
cam_data[2] => cam_data_r0[2].DATAIN
cam_data[3] => cam_data_r0[3].DATAIN
cam_data[4] => cam_data_r0[4].DATAIN
cam_data[5] => cam_data_r0[5].DATAIN
cam_data[6] => cam_data_r0[6].DATAIN
cam_data[7] => cam_data_r0[7].DATAIN
cam_vsync => cam_vsync_r[0].DATAIN
cam_hsync => cam_hsync_r.DATAB
cam_pclk => f_cnt[0].CLK
cam_pclk => f_cnt[1].CLK
cam_pclk => f_cnt[2].CLK
cam_pclk => f_cnt[3].CLK
cam_pclk => v_cnt[0].CLK
cam_pclk => v_cnt[1].CLK
cam_pclk => v_cnt[2].CLK
cam_pclk => v_cnt[3].CLK
cam_pclk => v_cnt[4].CLK
cam_pclk => v_cnt[5].CLK
cam_pclk => v_cnt[6].CLK
cam_pclk => v_cnt[7].CLK
cam_pclk => v_cnt[8].CLK
cam_pclk => v_cnt[9].CLK
cam_pclk => v_cnt[10].CLK
cam_pclk => v_cnt[11].CLK
cam_pclk => v_cnt[12].CLK
cam_pclk => v_cnt[13].CLK
cam_pclk => v_cnt[14].CLK
cam_pclk => v_cnt[15].CLK
cam_pclk => h_cnt[0].CLK
cam_pclk => h_cnt[1].CLK
cam_pclk => h_cnt[2].CLK
cam_pclk => h_cnt[3].CLK
cam_pclk => h_cnt[4].CLK
cam_pclk => h_cnt[5].CLK
cam_pclk => h_cnt[6].CLK
cam_pclk => h_cnt[7].CLK
cam_pclk => h_cnt[8].CLK
cam_pclk => h_cnt[9].CLK
cam_pclk => h_cnt[10].CLK
cam_pclk => h_cnt[11].CLK
cam_pclk => h_cnt[12].CLK
cam_pclk => h_cnt[13].CLK
cam_pclk => h_cnt[14].CLK
cam_pclk => h_cnt[15].CLK
cam_pclk => cam_vsync_r[0].CLK
cam_pclk => cam_vsync_r[1].CLK
cam_pclk => cam_hsync_r[0].CLK
cam_pclk => cam_hsync_r[1].CLK
cam_pclk => cam_data_r1[0].CLK
cam_pclk => cam_data_r1[1].CLK
cam_pclk => cam_data_r1[2].CLK
cam_pclk => cam_data_r1[3].CLK
cam_pclk => cam_data_r1[4].CLK
cam_pclk => cam_data_r1[5].CLK
cam_pclk => cam_data_r1[6].CLK
cam_pclk => cam_data_r1[7].CLK
cam_pclk => cam_data_r0[0].CLK
cam_pclk => cam_data_r0[1].CLK
cam_pclk => cam_data_r0[2].CLK
cam_pclk => cam_data_r0[3].CLK
cam_pclk => cam_data_r0[4].CLK
cam_pclk => cam_data_r0[5].CLK
cam_pclk => cam_data_r0[6].CLK
cam_pclk => cam_data_r0[7].CLK
cam_xclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
cam_pdown <= <GND>
cam_reset <= rst_n.DB_MAX_OUTPUT_PORT_TYPE
cam_data_out[0] <= cam_data_r1[0].DB_MAX_OUTPUT_PORT_TYPE
cam_data_out[1] <= cam_data_r1[1].DB_MAX_OUTPUT_PORT_TYPE
cam_data_out[2] <= cam_data_r1[2].DB_MAX_OUTPUT_PORT_TYPE
cam_data_out[3] <= cam_data_r1[3].DB_MAX_OUTPUT_PORT_TYPE
cam_data_out[4] <= cam_data_r1[4].DB_MAX_OUTPUT_PORT_TYPE
cam_data_out[5] <= cam_data_r1[5].DB_MAX_OUTPUT_PORT_TYPE
cam_data_out[6] <= cam_data_r1[6].DB_MAX_OUTPUT_PORT_TYPE
cam_data_out[7] <= cam_data_r1[7].DB_MAX_OUTPUT_PORT_TYPE
cam_vsync_out <= cam_vsync_r[1].DB_MAX_OUTPUT_PORT_TYPE
cam_hsync_out <= cam_hsync_r[1].DB_MAX_OUTPUT_PORT_TYPE
cam_vsync_neg <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
line_count[0] <= v_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
line_count[1] <= v_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
line_count[2] <= v_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
line_count[3] <= v_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
line_count[4] <= v_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
line_count[5] <= v_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
line_count[6] <= v_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
line_count[7] <= v_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
line_count[8] <= v_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
line_count[9] <= v_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
line_count[10] <= v_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
line_count[11] <= v_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
line_count[12] <= v_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
line_count[13] <= v_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
line_count[14] <= v_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
line_count[15] <= v_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
Config_Done <= I2C_AV_Config:u_I2C_AV_Config.Config_Done
cam_en => ~NO_FANOUT~


|top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config
iCLK => iCLK.IN1
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT
Config_Done <= Config_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[0] <= LUT_INDEX[0].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[1] <= LUT_INDEX[1].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[2] <= LUT_INDEX[2].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[3] <= LUT_INDEX[3].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[4] <= LUT_INDEX[4].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[5] <= LUT_INDEX[5].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[6] <= LUT_INDEX[6].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[7] <= LUT_INDEX[7].DB_MAX_OUTPUT_PORT_TYPE
I2C_RDATA[0] <= I2C_Controller:u0.I2C_DATO
I2C_RDATA[1] <= I2C_Controller:u0.I2C_DATO
I2C_RDATA[2] <= I2C_Controller:u0.I2C_DATO
I2C_RDATA[3] <= I2C_Controller:u0.I2C_DATO
I2C_RDATA[4] <= I2C_Controller:u0.I2C_DATO
I2C_RDATA[5] <= I2C_Controller:u0.I2C_DATO
I2C_RDATA[6] <= I2C_Controller:u0.I2C_DATO
I2C_RDATA[7] <= I2C_Controller:u0.I2C_DATO


|top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config
LUT_INDEX[0] => Decoder0.IN7
LUT_INDEX[1] => Decoder0.IN6
LUT_INDEX[2] => Decoder0.IN5
LUT_INDEX[3] => Decoder0.IN4
LUT_INDEX[4] => Decoder0.IN3
LUT_INDEX[5] => Decoder0.IN2
LUT_INDEX[6] => Decoder0.IN1
LUT_INDEX[7] => Decoder0.IN0
LUT_DATA[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[1] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[5] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[6] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[7] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[8] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[9] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[10] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[11] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[12] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[13] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[14] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[15] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0
iCLK => I2C_DATO[0]~reg0.CLK
iCLK => I2C_DATO[1]~reg0.CLK
iCLK => I2C_DATO[2]~reg0.CLK
iCLK => I2C_DATO[3]~reg0.CLK
iCLK => I2C_DATO[4]~reg0.CLK
iCLK => I2C_DATO[5]~reg0.CLK
iCLK => I2C_DATO[6]~reg0.CLK
iCLK => I2C_DATO[7]~reg0.CLK
iCLK => END~reg0.CLK
iCLK => ACKR3.CLK
iCLK => ACKR2.CLK
iCLK => ACKR1.CLK
iCLK => ACKW3.CLK
iCLK => ACKW2.CLK
iCLK => ACKW1.CLK
iCLK => I2C_BIT.CLK
iCLK => SCLK.CLK
iCLK => SD_COUNTER[0].CLK
iCLK => SD_COUNTER[1].CLK
iCLK => SD_COUNTER[2].CLK
iCLK => SD_COUNTER[3].CLK
iCLK => SD_COUNTER[4].CLK
iCLK => SD_COUNTER[5].CLK
iRST_N => I2C_DATO[0]~reg0.ACLR
iRST_N => I2C_DATO[1]~reg0.ACLR
iRST_N => I2C_DATO[2]~reg0.ACLR
iRST_N => I2C_DATO[3]~reg0.ACLR
iRST_N => I2C_DATO[4]~reg0.ACLR
iRST_N => I2C_DATO[5]~reg0.ACLR
iRST_N => I2C_DATO[6]~reg0.ACLR
iRST_N => I2C_DATO[7]~reg0.ACLR
iRST_N => END~reg0.ACLR
iRST_N => ACKR3.PRESET
iRST_N => ACKR2.PRESET
iRST_N => ACKR1.PRESET
iRST_N => ACKW3.PRESET
iRST_N => ACKW2.PRESET
iRST_N => ACKW1.PRESET
iRST_N => I2C_BIT.PRESET
iRST_N => SCLK.PRESET
iRST_N => SD_COUNTER[0].ACLR
iRST_N => SD_COUNTER[1].ACLR
iRST_N => SD_COUNTER[2].ACLR
iRST_N => SD_COUNTER[3].ACLR
iRST_N => SD_COUNTER[4].ACLR
iRST_N => SD_COUNTER[5].ACLR
I2C_CLK => I2C_SCLK1.DATAB
I2C_CLK => I2C_SCLK2.DATAB
I2C_EN => SD_COUNTER[5].ENA
I2C_EN => SD_COUNTER[4].ENA
I2C_EN => SD_COUNTER[3].ENA
I2C_EN => SD_COUNTER[2].ENA
I2C_EN => SD_COUNTER[1].ENA
I2C_EN => I2C_DATO[0]~reg0.ENA
I2C_EN => SD_COUNTER[0].ENA
I2C_EN => SCLK.ENA
I2C_EN => I2C_BIT.ENA
I2C_EN => ACKW1.ENA
I2C_EN => ACKW2.ENA
I2C_EN => ACKW3.ENA
I2C_EN => ACKR1.ENA
I2C_EN => ACKR2.ENA
I2C_EN => ACKR3.ENA
I2C_EN => END~reg0.ENA
I2C_EN => I2C_DATO[7]~reg0.ENA
I2C_EN => I2C_DATO[6]~reg0.ENA
I2C_EN => I2C_DATO[5]~reg0.ENA
I2C_EN => I2C_DATO[4]~reg0.ENA
I2C_EN => I2C_DATO[3]~reg0.ENA
I2C_EN => I2C_DATO[2]~reg0.ENA
I2C_EN => I2C_DATO[1]~reg0.ENA
I2C_DATA[0] => Mux0.IN58
I2C_DATA[1] => Mux0.IN57
I2C_DATA[2] => Mux0.IN56
I2C_DATA[3] => Mux0.IN55
I2C_DATA[4] => Mux0.IN54
I2C_DATA[5] => Mux0.IN53
I2C_DATA[6] => Mux0.IN52
I2C_DATA[7] => Mux0.IN51
I2C_DATA[8] => Mux0.IN50
I2C_DATA[8] => Mux1.IN41
I2C_DATA[9] => Mux0.IN49
I2C_DATA[9] => Mux1.IN40
I2C_DATA[10] => Mux0.IN48
I2C_DATA[10] => Mux1.IN39
I2C_DATA[11] => Mux0.IN47
I2C_DATA[11] => Mux1.IN38
I2C_DATA[12] => Mux0.IN46
I2C_DATA[12] => Mux1.IN37
I2C_DATA[13] => Mux0.IN45
I2C_DATA[13] => Mux1.IN36
I2C_DATA[14] => Mux0.IN44
I2C_DATA[14] => Mux1.IN35
I2C_DATA[15] => Mux0.IN43
I2C_DATA[15] => Mux1.IN34
I2C_DATA[16] => Mux0.IN42
I2C_DATA[16] => Mux1.IN33
I2C_DATA[17] => Mux0.IN41
I2C_DATA[17] => Mux1.IN31
I2C_DATA[17] => Mux1.IN32
I2C_DATA[18] => Mux0.IN40
I2C_DATA[18] => Mux1.IN29
I2C_DATA[18] => Mux1.IN30
I2C_DATA[19] => Mux0.IN39
I2C_DATA[19] => Mux1.IN27
I2C_DATA[19] => Mux1.IN28
I2C_DATA[20] => Mux0.IN38
I2C_DATA[20] => Mux1.IN25
I2C_DATA[20] => Mux1.IN26
I2C_DATA[21] => Mux0.IN37
I2C_DATA[21] => Mux1.IN23
I2C_DATA[21] => Mux1.IN24
I2C_DATA[22] => Mux0.IN36
I2C_DATA[22] => Mux1.IN21
I2C_DATA[22] => Mux1.IN22
I2C_DATA[23] => Mux0.IN35
I2C_DATA[23] => Mux1.IN19
I2C_DATA[23] => Mux1.IN20
I2C_SCLK <= I2C_SCLK.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
WR => I2C_SCLK.OUTPUTSELECT
WR => SDO.OUTPUTSELECT
WR => ACK.OUTPUTSELECT
WR => I2C_BIT.OUTPUTSELECT
WR => SCLK.OUTPUTSELECT
WR => END.OUTPUTSELECT
WR => ACKW3.OUTPUTSELECT
WR => ACKW2.OUTPUTSELECT
WR => ACKW1.OUTPUTSELECT
WR => ACKR1.OUTPUTSELECT
WR => ACKR2.OUTPUTSELECT
WR => ACKR3.OUTPUTSELECT
WR => I2C_DATO.OUTPUTSELECT
WR => I2C_DATO.OUTPUTSELECT
WR => I2C_DATO.OUTPUTSELECT
WR => I2C_DATO.OUTPUTSELECT
WR => I2C_DATO.OUTPUTSELECT
WR => I2C_DATO.OUTPUTSELECT
WR => I2C_DATO.OUTPUTSELECT
WR => I2C_DATO.OUTPUTSELECT
GO => comb.IN1
GO => comb.IN1
GO => I2C_BIT.OUTPUTSELECT
GO => SCLK.OUTPUTSELECT
GO => END.OUTPUTSELECT
GO => ACKW3.OUTPUTSELECT
GO => ACKW2.OUTPUTSELECT
GO => ACKW1.OUTPUTSELECT
GO => ACKR1.OUTPUTSELECT
GO => ACKR2.OUTPUTSELECT
GO => ACKR3.OUTPUTSELECT
GO => I2C_DATO.OUTPUTSELECT
GO => I2C_DATO.OUTPUTSELECT
GO => I2C_DATO.OUTPUTSELECT
GO => I2C_DATO.OUTPUTSELECT
GO => I2C_DATO.OUTPUTSELECT
GO => I2C_DATO.OUTPUTSELECT
GO => I2C_DATO.OUTPUTSELECT
GO => I2C_DATO.OUTPUTSELECT
GO => always0.IN1
ACK <= ACK.DB_MAX_OUTPUT_PORT_TYPE
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATO[0] <= I2C_DATO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATO[1] <= I2C_DATO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATO[2] <= I2C_DATO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATO[3] <= I2C_DATO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATO[4] <= I2C_DATO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATO[5] <= I2C_DATO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATO[6] <= I2C_DATO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATO[7] <= I2C_DATO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|cmos1_fifo:cmos1_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_3tl1:auto_generated.aclr
data[0] => dcfifo_3tl1:auto_generated.data[0]
data[1] => dcfifo_3tl1:auto_generated.data[1]
data[2] => dcfifo_3tl1:auto_generated.data[2]
data[3] => dcfifo_3tl1:auto_generated.data[3]
data[4] => dcfifo_3tl1:auto_generated.data[4]
data[5] => dcfifo_3tl1:auto_generated.data[5]
data[6] => dcfifo_3tl1:auto_generated.data[6]
data[7] => dcfifo_3tl1:auto_generated.data[7]
q[0] <= dcfifo_3tl1:auto_generated.q[0]
q[1] <= dcfifo_3tl1:auto_generated.q[1]
q[2] <= dcfifo_3tl1:auto_generated.q[2]
q[3] <= dcfifo_3tl1:auto_generated.q[3]
q[4] <= dcfifo_3tl1:auto_generated.q[4]
q[5] <= dcfifo_3tl1:auto_generated.q[5]
q[6] <= dcfifo_3tl1:auto_generated.q[6]
q[7] <= dcfifo_3tl1:auto_generated.q[7]
q[8] <= dcfifo_3tl1:auto_generated.q[8]
q[9] <= dcfifo_3tl1:auto_generated.q[9]
q[10] <= dcfifo_3tl1:auto_generated.q[10]
q[11] <= dcfifo_3tl1:auto_generated.q[11]
q[12] <= dcfifo_3tl1:auto_generated.q[12]
q[13] <= dcfifo_3tl1:auto_generated.q[13]
q[14] <= dcfifo_3tl1:auto_generated.q[14]
q[15] <= dcfifo_3tl1:auto_generated.q[15]
q[16] <= dcfifo_3tl1:auto_generated.q[16]
q[17] <= dcfifo_3tl1:auto_generated.q[17]
q[18] <= dcfifo_3tl1:auto_generated.q[18]
q[19] <= dcfifo_3tl1:auto_generated.q[19]
q[20] <= dcfifo_3tl1:auto_generated.q[20]
q[21] <= dcfifo_3tl1:auto_generated.q[21]
q[22] <= dcfifo_3tl1:auto_generated.q[22]
q[23] <= dcfifo_3tl1:auto_generated.q[23]
q[24] <= dcfifo_3tl1:auto_generated.q[24]
q[25] <= dcfifo_3tl1:auto_generated.q[25]
q[26] <= dcfifo_3tl1:auto_generated.q[26]
q[27] <= dcfifo_3tl1:auto_generated.q[27]
q[28] <= dcfifo_3tl1:auto_generated.q[28]
q[29] <= dcfifo_3tl1:auto_generated.q[29]
q[30] <= dcfifo_3tl1:auto_generated.q[30]
q[31] <= dcfifo_3tl1:auto_generated.q[31]
rdclk => dcfifo_3tl1:auto_generated.rdclk
rdempty <= dcfifo_3tl1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_3tl1:auto_generated.rdreq
rdusedw[0] <= dcfifo_3tl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3tl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3tl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3tl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3tl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3tl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_3tl1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_3tl1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_3tl1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_3tl1:auto_generated.rdusedw[9]
wrclk => dcfifo_3tl1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_3tl1:auto_generated.wrfull
wrreq => dcfifo_3tl1:auto_generated.wrreq
wrusedw[0] <= dcfifo_3tl1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_3tl1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_3tl1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_3tl1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_3tl1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_3tl1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_3tl1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_3tl1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_3tl1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_3tl1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_3tl1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_3tl1:auto_generated.wrusedw[11]


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_vk31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[12].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_64e:cntr_b.aset
data[0] => altsyncram_vk31:fifo_ram.data_a[0]
data[1] => altsyncram_vk31:fifo_ram.data_a[1]
data[2] => altsyncram_vk31:fifo_ram.data_a[2]
data[3] => altsyncram_vk31:fifo_ram.data_a[3]
data[4] => altsyncram_vk31:fifo_ram.data_a[4]
data[5] => altsyncram_vk31:fifo_ram.data_a[5]
data[6] => altsyncram_vk31:fifo_ram.data_a[6]
data[7] => altsyncram_vk31:fifo_ram.data_a[7]
q[0] <= altsyncram_vk31:fifo_ram.q_b[0]
q[1] <= altsyncram_vk31:fifo_ram.q_b[1]
q[2] <= altsyncram_vk31:fifo_ram.q_b[2]
q[3] <= altsyncram_vk31:fifo_ram.q_b[3]
q[4] <= altsyncram_vk31:fifo_ram.q_b[4]
q[5] <= altsyncram_vk31:fifo_ram.q_b[5]
q[6] <= altsyncram_vk31:fifo_ram.q_b[6]
q[7] <= altsyncram_vk31:fifo_ram.q_b[7]
q[8] <= altsyncram_vk31:fifo_ram.q_b[8]
q[9] <= altsyncram_vk31:fifo_ram.q_b[9]
q[10] <= altsyncram_vk31:fifo_ram.q_b[10]
q[11] <= altsyncram_vk31:fifo_ram.q_b[11]
q[12] <= altsyncram_vk31:fifo_ram.q_b[12]
q[13] <= altsyncram_vk31:fifo_ram.q_b[13]
q[14] <= altsyncram_vk31:fifo_ram.q_b[14]
q[15] <= altsyncram_vk31:fifo_ram.q_b[15]
q[16] <= altsyncram_vk31:fifo_ram.q_b[16]
q[17] <= altsyncram_vk31:fifo_ram.q_b[17]
q[18] <= altsyncram_vk31:fifo_ram.q_b[18]
q[19] <= altsyncram_vk31:fifo_ram.q_b[19]
q[20] <= altsyncram_vk31:fifo_ram.q_b[20]
q[21] <= altsyncram_vk31:fifo_ram.q_b[21]
q[22] <= altsyncram_vk31:fifo_ram.q_b[22]
q[23] <= altsyncram_vk31:fifo_ram.q_b[23]
q[24] <= altsyncram_vk31:fifo_ram.q_b[24]
q[25] <= altsyncram_vk31:fifo_ram.q_b[25]
q[26] <= altsyncram_vk31:fifo_ram.q_b[26]
q[27] <= altsyncram_vk31:fifo_ram.q_b[27]
q[28] <= altsyncram_vk31:fifo_ram.q_b[28]
q[29] <= altsyncram_vk31:fifo_ram.q_b[29]
q[30] <= altsyncram_vk31:fifo_ram.q_b[30]
q[31] <= altsyncram_vk31:fifo_ram.q_b[31]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_vk31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_rld:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_vk31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_te9:ws_bwp.clock
wrclk => alt_synch_pipe_2md:ws_dgrp.clock
wrclk => cntr_64e:cntr_b.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter10a[10].IN0
aclr => counter10a[9].IN0
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[10].CLK
clock => counter10a[9].CLK
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter10a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a0.PORTBDATAOUT1
q_b[9] <= ram_block11a1.PORTBDATAOUT1
q_b[10] <= ram_block11a2.PORTBDATAOUT1
q_b[11] <= ram_block11a3.PORTBDATAOUT1
q_b[12] <= ram_block11a4.PORTBDATAOUT1
q_b[13] <= ram_block11a5.PORTBDATAOUT1
q_b[14] <= ram_block11a6.PORTBDATAOUT1
q_b[15] <= ram_block11a7.PORTBDATAOUT1
q_b[16] <= ram_block11a0.PORTBDATAOUT2
q_b[17] <= ram_block11a1.PORTBDATAOUT2
q_b[18] <= ram_block11a2.PORTBDATAOUT2
q_b[19] <= ram_block11a3.PORTBDATAOUT2
q_b[20] <= ram_block11a4.PORTBDATAOUT2
q_b[21] <= ram_block11a5.PORTBDATAOUT2
q_b[22] <= ram_block11a6.PORTBDATAOUT2
q_b[23] <= ram_block11a7.PORTBDATAOUT2
q_b[24] <= ram_block11a0.PORTBDATAOUT3
q_b[25] <= ram_block11a1.PORTBDATAOUT3
q_b[26] <= ram_block11a2.PORTBDATAOUT3
q_b[27] <= ram_block11a3.PORTBDATAOUT3
q_b[28] <= ram_block11a4.PORTBDATAOUT3
q_b[29] <= ram_block11a5.PORTBDATAOUT3
q_b[30] <= ram_block11a6.PORTBDATAOUT3
q_b[31] <= ram_block11a7.PORTBDATAOUT3
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp
clock => dffpipe_2f9:dffpipe13.clock
clrn => dffpipe_2f9:dffpipe13.clrn
d[0] => dffpipe_2f9:dffpipe13.d[0]
d[1] => dffpipe_2f9:dffpipe13.d[1]
d[2] => dffpipe_2f9:dffpipe13.d[2]
d[3] => dffpipe_2f9:dffpipe13.d[3]
d[4] => dffpipe_2f9:dffpipe13.d[4]
d[5] => dffpipe_2f9:dffpipe13.d[5]
d[6] => dffpipe_2f9:dffpipe13.d[6]
d[7] => dffpipe_2f9:dffpipe13.d[7]
d[8] => dffpipe_2f9:dffpipe13.d[8]
d[9] => dffpipe_2f9:dffpipe13.d[9]
d[10] => dffpipe_2f9:dffpipe13.d[10]
q[0] <= dffpipe_2f9:dffpipe13.q[0]
q[1] <= dffpipe_2f9:dffpipe13.q[1]
q[2] <= dffpipe_2f9:dffpipe13.q[2]
q[3] <= dffpipe_2f9:dffpipe13.q[3]
q[4] <= dffpipe_2f9:dffpipe13.q[4]
q[5] <= dffpipe_2f9:dffpipe13.q[5]
q[6] <= dffpipe_2f9:dffpipe13.q[6]
q[7] <= dffpipe_2f9:dffpipe13.q[7]
q[8] <= dffpipe_2f9:dffpipe13.q[8]
q[9] <= dffpipe_2f9:dffpipe13.q[9]
q[10] <= dffpipe_2f9:dffpipe13.q[10]


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_te9:ws_bwp
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp
clock => dffpipe_3f9:dffpipe17.clock
clrn => dffpipe_3f9:dffpipe17.clrn
d[0] => dffpipe_3f9:dffpipe17.d[0]
d[1] => dffpipe_3f9:dffpipe17.d[1]
d[2] => dffpipe_3f9:dffpipe17.d[2]
d[3] => dffpipe_3f9:dffpipe17.d[3]
d[4] => dffpipe_3f9:dffpipe17.d[4]
d[5] => dffpipe_3f9:dffpipe17.d[5]
d[6] => dffpipe_3f9:dffpipe17.d[6]
d[7] => dffpipe_3f9:dffpipe17.d[7]
d[8] => dffpipe_3f9:dffpipe17.d[8]
d[9] => dffpipe_3f9:dffpipe17.d[9]
d[10] => dffpipe_3f9:dffpipe17.d[10]
q[0] <= dffpipe_3f9:dffpipe17.q[0]
q[1] <= dffpipe_3f9:dffpipe17.q[1]
q[2] <= dffpipe_3f9:dffpipe17.q[2]
q[3] <= dffpipe_3f9:dffpipe17.q[3]
q[4] <= dffpipe_3f9:dffpipe17.q[4]
q[5] <= dffpipe_3f9:dffpipe17.q[5]
q[6] <= dffpipe_3f9:dffpipe17.q[6]
q[7] <= dffpipe_3f9:dffpipe17.q[7]
q[8] <= dffpipe_3f9:dffpipe17.q[8]
q[9] <= dffpipe_3f9:dffpipe17.q[9]
q[10] <= dffpipe_3f9:dffpipe17.q[10]


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe19a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b
aset => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|eth_udp:eth_udp_inst
rst_n => rst_n.IN2
eth_tx_clk => eth_tx_clk.IN2
send_en => send_en.IN1
send_data[0] => send_data[0].IN1
send_data[1] => send_data[1].IN1
send_data[2] => send_data[2].IN1
send_data[3] => send_data[3].IN1
send_data[4] => send_data[4].IN1
send_data[5] => send_data[5].IN1
send_data[6] => send_data[6].IN1
send_data[7] => send_data[7].IN1
send_data[8] => send_data[8].IN1
send_data[9] => send_data[9].IN1
send_data[10] => send_data[10].IN1
send_data[11] => send_data[11].IN1
send_data[12] => send_data[12].IN1
send_data[13] => send_data[13].IN1
send_data[14] => send_data[14].IN1
send_data[15] => send_data[15].IN1
send_data[16] => send_data[16].IN1
send_data[17] => send_data[17].IN1
send_data[18] => send_data[18].IN1
send_data[19] => send_data[19].IN1
send_data[20] => send_data[20].IN1
send_data[21] => send_data[21].IN1
send_data[22] => send_data[22].IN1
send_data[23] => send_data[23].IN1
send_data[24] => send_data[24].IN1
send_data[25] => send_data[25].IN1
send_data[26] => send_data[26].IN1
send_data[27] => send_data[27].IN1
send_data[28] => send_data[28].IN1
send_data[29] => send_data[29].IN1
send_data[30] => send_data[30].IN1
send_data[31] => send_data[31].IN1
send_data_num[0] => send_data_num[0].IN1
send_data_num[1] => send_data_num[1].IN1
send_data_num[2] => send_data_num[2].IN1
send_data_num[3] => send_data_num[3].IN1
send_data_num[4] => send_data_num[4].IN1
send_data_num[5] => send_data_num[5].IN1
send_data_num[6] => send_data_num[6].IN1
send_data_num[7] => send_data_num[7].IN1
send_data_num[8] => send_data_num[8].IN1
send_data_num[9] => send_data_num[9].IN1
send_data_num[10] => send_data_num[10].IN1
send_data_num[11] => send_data_num[11].IN1
send_data_num[12] => send_data_num[12].IN1
send_data_num[13] => send_data_num[13].IN1
send_data_num[14] => send_data_num[14].IN1
send_data_num[15] => send_data_num[15].IN1
send_end <= ip_send:ip_send_inst.send_end
read_data_req <= ip_send:ip_send_inst.read_data_req
eth_tx_en <= ip_send:ip_send_inst.eth_tx_en
eth_tx_data[0] <= eth_tx_data[0].DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[1] <= eth_tx_data[1].DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[2] <= eth_tx_data[2].DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[3] <= eth_tx_data[3].DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst
clk => crc_clr~reg0.CLK
clk => send_end~reg0.CLK
clk => cnt_add[0].CLK
clk => cnt_add[1].CLK
clk => cnt_add[2].CLK
clk => cnt_add[3].CLK
clk => cnt_add[4].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => data_cnt[5].CLK
clk => data_cnt[6].CLK
clk => data_cnt[7].CLK
clk => data_cnt[8].CLK
clk => data_cnt[9].CLK
clk => data_cnt[10].CLK
clk => data_cnt[11].CLK
clk => data_cnt[12].CLK
clk => data_cnt[13].CLK
clk => data_cnt[14].CLK
clk => data_cnt[15].CLK
clk => crc_en~reg0.CLK
clk => eth_tx_data[0]~reg0.CLK
clk => eth_tx_data[1]~reg0.CLK
clk => eth_tx_data[2]~reg0.CLK
clk => eth_tx_data[3]~reg0.CLK
clk => eth_tx_en~reg0.CLK
clk => read_data_req~reg0.CLK
clk => cnt_send_bit[0].CLK
clk => cnt_send_bit[1].CLK
clk => cnt_send_bit[2].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => sw_en.CLK
clk => udp_len[0].CLK
clk => udp_len[1].CLK
clk => udp_len[2].CLK
clk => udp_len[3].CLK
clk => udp_len[4].CLK
clk => udp_len[5].CLK
clk => udp_len[6].CLK
clk => udp_len[7].CLK
clk => udp_len[8].CLK
clk => udp_len[9].CLK
clk => udp_len[10].CLK
clk => udp_len[11].CLK
clk => udp_len[12].CLK
clk => udp_len[13].CLK
clk => udp_len[14].CLK
clk => udp_len[15].CLK
clk => ip_len[0].CLK
clk => ip_len[1].CLK
clk => ip_len[2].CLK
clk => ip_len[3].CLK
clk => ip_len[4].CLK
clk => ip_len[5].CLK
clk => ip_len[6].CLK
clk => ip_len[7].CLK
clk => ip_len[8].CLK
clk => ip_len[9].CLK
clk => ip_len[10].CLK
clk => ip_len[11].CLK
clk => ip_len[12].CLK
clk => ip_len[13].CLK
clk => ip_len[14].CLK
clk => ip_len[15].CLK
clk => data_len[0].CLK
clk => data_len[1].CLK
clk => data_len[2].CLK
clk => data_len[3].CLK
clk => data_len[4].CLK
clk => data_len[5].CLK
clk => data_len[6].CLK
clk => data_len[7].CLK
clk => data_len[8].CLK
clk => data_len[9].CLK
clk => data_len[10].CLK
clk => data_len[11].CLK
clk => data_len[12].CLK
clk => data_len[13].CLK
clk => data_len[14].CLK
clk => data_len[15].CLK
clk => check_sum[0].CLK
clk => check_sum[1].CLK
clk => check_sum[2].CLK
clk => check_sum[3].CLK
clk => check_sum[4].CLK
clk => check_sum[5].CLK
clk => check_sum[6].CLK
clk => check_sum[7].CLK
clk => check_sum[8].CLK
clk => check_sum[9].CLK
clk => check_sum[10].CLK
clk => check_sum[11].CLK
clk => check_sum[12].CLK
clk => check_sum[13].CLK
clk => check_sum[14].CLK
clk => check_sum[15].CLK
clk => check_sum[16].CLK
clk => check_sum[17].CLK
clk => check_sum[18].CLK
clk => check_sum[19].CLK
clk => check_sum[20].CLK
clk => check_sum[21].CLK
clk => check_sum[22].CLK
clk => check_sum[23].CLK
clk => check_sum[24].CLK
clk => check_sum[25].CLK
clk => check_sum[26].CLK
clk => check_sum[27].CLK
clk => check_sum[28].CLK
clk => check_sum[29].CLK
clk => check_sum[30].CLK
clk => check_sum[31].CLK
clk => ip_udp_head[0][0].CLK
clk => ip_udp_head[0][1].CLK
clk => ip_udp_head[0][2].CLK
clk => ip_udp_head[0][3].CLK
clk => ip_udp_head[0][4].CLK
clk => ip_udp_head[0][5].CLK
clk => ip_udp_head[0][6].CLK
clk => ip_udp_head[0][7].CLK
clk => ip_udp_head[0][8].CLK
clk => ip_udp_head[0][9].CLK
clk => ip_udp_head[0][10].CLK
clk => ip_udp_head[0][11].CLK
clk => ip_udp_head[0][12].CLK
clk => ip_udp_head[0][13].CLK
clk => ip_udp_head[0][14].CLK
clk => ip_udp_head[0][15].CLK
clk => ip_udp_head[0][16].CLK
clk => ip_udp_head[0][17].CLK
clk => ip_udp_head[0][18].CLK
clk => ip_udp_head[0][19].CLK
clk => ip_udp_head[0][20].CLK
clk => ip_udp_head[0][21].CLK
clk => ip_udp_head[0][22].CLK
clk => ip_udp_head[0][23].CLK
clk => ip_udp_head[0][24].CLK
clk => ip_udp_head[0][25].CLK
clk => ip_udp_head[0][26].CLK
clk => ip_udp_head[0][27].CLK
clk => ip_udp_head[0][28].CLK
clk => ip_udp_head[0][29].CLK
clk => ip_udp_head[0][30].CLK
clk => ip_udp_head[0][31].CLK
clk => ip_udp_head[1][0].CLK
clk => ip_udp_head[1][1].CLK
clk => ip_udp_head[1][2].CLK
clk => ip_udp_head[1][3].CLK
clk => ip_udp_head[1][4].CLK
clk => ip_udp_head[1][5].CLK
clk => ip_udp_head[1][6].CLK
clk => ip_udp_head[1][7].CLK
clk => ip_udp_head[1][8].CLK
clk => ip_udp_head[1][9].CLK
clk => ip_udp_head[1][10].CLK
clk => ip_udp_head[1][11].CLK
clk => ip_udp_head[1][12].CLK
clk => ip_udp_head[1][13].CLK
clk => ip_udp_head[1][14].CLK
clk => ip_udp_head[1][15].CLK
clk => ip_udp_head[1][16].CLK
clk => ip_udp_head[1][17].CLK
clk => ip_udp_head[1][18].CLK
clk => ip_udp_head[1][19].CLK
clk => ip_udp_head[1][20].CLK
clk => ip_udp_head[1][21].CLK
clk => ip_udp_head[1][22].CLK
clk => ip_udp_head[1][23].CLK
clk => ip_udp_head[1][24].CLK
clk => ip_udp_head[1][25].CLK
clk => ip_udp_head[1][26].CLK
clk => ip_udp_head[1][27].CLK
clk => ip_udp_head[1][28].CLK
clk => ip_udp_head[1][29].CLK
clk => ip_udp_head[1][30].CLK
clk => ip_udp_head[1][31].CLK
clk => ip_udp_head[2][0].CLK
clk => ip_udp_head[2][1].CLK
clk => ip_udp_head[2][2].CLK
clk => ip_udp_head[2][3].CLK
clk => ip_udp_head[2][4].CLK
clk => ip_udp_head[2][5].CLK
clk => ip_udp_head[2][6].CLK
clk => ip_udp_head[2][7].CLK
clk => ip_udp_head[2][8].CLK
clk => ip_udp_head[2][9].CLK
clk => ip_udp_head[2][10].CLK
clk => ip_udp_head[2][11].CLK
clk => ip_udp_head[2][12].CLK
clk => ip_udp_head[2][13].CLK
clk => ip_udp_head[2][14].CLK
clk => ip_udp_head[2][15].CLK
clk => ip_udp_head[2][16].CLK
clk => ip_udp_head[2][17].CLK
clk => ip_udp_head[2][18].CLK
clk => ip_udp_head[2][19].CLK
clk => ip_udp_head[2][20].CLK
clk => ip_udp_head[2][21].CLK
clk => ip_udp_head[2][22].CLK
clk => ip_udp_head[2][23].CLK
clk => ip_udp_head[2][24].CLK
clk => ip_udp_head[2][25].CLK
clk => ip_udp_head[2][26].CLK
clk => ip_udp_head[2][27].CLK
clk => ip_udp_head[2][28].CLK
clk => ip_udp_head[2][29].CLK
clk => ip_udp_head[2][30].CLK
clk => ip_udp_head[2][31].CLK
clk => ip_udp_head[3][0].CLK
clk => ip_udp_head[3][1].CLK
clk => ip_udp_head[3][2].CLK
clk => ip_udp_head[3][3].CLK
clk => ip_udp_head[3][4].CLK
clk => ip_udp_head[3][5].CLK
clk => ip_udp_head[3][6].CLK
clk => ip_udp_head[3][7].CLK
clk => ip_udp_head[3][8].CLK
clk => ip_udp_head[3][9].CLK
clk => ip_udp_head[3][10].CLK
clk => ip_udp_head[3][11].CLK
clk => ip_udp_head[3][12].CLK
clk => ip_udp_head[3][13].CLK
clk => ip_udp_head[3][14].CLK
clk => ip_udp_head[3][15].CLK
clk => ip_udp_head[3][16].CLK
clk => ip_udp_head[3][17].CLK
clk => ip_udp_head[3][18].CLK
clk => ip_udp_head[3][19].CLK
clk => ip_udp_head[3][20].CLK
clk => ip_udp_head[3][21].CLK
clk => ip_udp_head[3][22].CLK
clk => ip_udp_head[3][23].CLK
clk => ip_udp_head[3][24].CLK
clk => ip_udp_head[3][25].CLK
clk => ip_udp_head[3][26].CLK
clk => ip_udp_head[3][27].CLK
clk => ip_udp_head[3][28].CLK
clk => ip_udp_head[3][29].CLK
clk => ip_udp_head[3][30].CLK
clk => ip_udp_head[3][31].CLK
clk => ip_udp_head[4][0].CLK
clk => ip_udp_head[4][1].CLK
clk => ip_udp_head[4][2].CLK
clk => ip_udp_head[4][3].CLK
clk => ip_udp_head[4][4].CLK
clk => ip_udp_head[4][5].CLK
clk => ip_udp_head[4][6].CLK
clk => ip_udp_head[4][7].CLK
clk => ip_udp_head[4][8].CLK
clk => ip_udp_head[4][9].CLK
clk => ip_udp_head[4][10].CLK
clk => ip_udp_head[4][11].CLK
clk => ip_udp_head[4][12].CLK
clk => ip_udp_head[4][13].CLK
clk => ip_udp_head[4][14].CLK
clk => ip_udp_head[4][15].CLK
clk => ip_udp_head[4][16].CLK
clk => ip_udp_head[4][17].CLK
clk => ip_udp_head[4][18].CLK
clk => ip_udp_head[4][19].CLK
clk => ip_udp_head[4][20].CLK
clk => ip_udp_head[4][21].CLK
clk => ip_udp_head[4][22].CLK
clk => ip_udp_head[4][23].CLK
clk => ip_udp_head[4][24].CLK
clk => ip_udp_head[4][25].CLK
clk => ip_udp_head[4][26].CLK
clk => ip_udp_head[4][27].CLK
clk => ip_udp_head[4][28].CLK
clk => ip_udp_head[4][29].CLK
clk => ip_udp_head[4][30].CLK
clk => ip_udp_head[4][31].CLK
clk => ip_udp_head[5][0].CLK
clk => ip_udp_head[5][1].CLK
clk => ip_udp_head[5][2].CLK
clk => ip_udp_head[5][3].CLK
clk => ip_udp_head[5][4].CLK
clk => ip_udp_head[5][5].CLK
clk => ip_udp_head[5][6].CLK
clk => ip_udp_head[5][7].CLK
clk => ip_udp_head[5][8].CLK
clk => ip_udp_head[5][9].CLK
clk => ip_udp_head[5][10].CLK
clk => ip_udp_head[5][11].CLK
clk => ip_udp_head[5][12].CLK
clk => ip_udp_head[5][13].CLK
clk => ip_udp_head[5][14].CLK
clk => ip_udp_head[5][15].CLK
clk => ip_udp_head[5][16].CLK
clk => ip_udp_head[5][17].CLK
clk => ip_udp_head[5][18].CLK
clk => ip_udp_head[5][19].CLK
clk => ip_udp_head[5][20].CLK
clk => ip_udp_head[5][21].CLK
clk => ip_udp_head[5][22].CLK
clk => ip_udp_head[5][23].CLK
clk => ip_udp_head[5][24].CLK
clk => ip_udp_head[5][25].CLK
clk => ip_udp_head[5][26].CLK
clk => ip_udp_head[5][27].CLK
clk => ip_udp_head[5][28].CLK
clk => ip_udp_head[5][29].CLK
clk => ip_udp_head[5][30].CLK
clk => ip_udp_head[5][31].CLK
clk => ip_udp_head[6][0].CLK
clk => ip_udp_head[6][1].CLK
clk => ip_udp_head[6][2].CLK
clk => ip_udp_head[6][3].CLK
clk => ip_udp_head[6][4].CLK
clk => ip_udp_head[6][5].CLK
clk => ip_udp_head[6][6].CLK
clk => ip_udp_head[6][7].CLK
clk => ip_udp_head[6][8].CLK
clk => ip_udp_head[6][9].CLK
clk => ip_udp_head[6][10].CLK
clk => ip_udp_head[6][11].CLK
clk => ip_udp_head[6][12].CLK
clk => ip_udp_head[6][13].CLK
clk => ip_udp_head[6][14].CLK
clk => ip_udp_head[6][15].CLK
clk => ip_udp_head[6][16].CLK
clk => ip_udp_head[6][17].CLK
clk => ip_udp_head[6][18].CLK
clk => ip_udp_head[6][19].CLK
clk => ip_udp_head[6][20].CLK
clk => ip_udp_head[6][21].CLK
clk => ip_udp_head[6][22].CLK
clk => ip_udp_head[6][23].CLK
clk => ip_udp_head[6][24].CLK
clk => ip_udp_head[6][25].CLK
clk => ip_udp_head[6][26].CLK
clk => ip_udp_head[6][27].CLK
clk => ip_udp_head[6][28].CLK
clk => ip_udp_head[6][29].CLK
clk => ip_udp_head[6][30].CLK
clk => ip_udp_head[6][31].CLK
clk => eth_head[0][0].CLK
clk => eth_head[0][1].CLK
clk => eth_head[0][2].CLK
clk => eth_head[0][3].CLK
clk => eth_head[0][4].CLK
clk => eth_head[0][5].CLK
clk => eth_head[0][6].CLK
clk => eth_head[0][7].CLK
clk => eth_head[1][0].CLK
clk => eth_head[1][1].CLK
clk => eth_head[1][2].CLK
clk => eth_head[1][3].CLK
clk => eth_head[1][4].CLK
clk => eth_head[1][5].CLK
clk => eth_head[1][6].CLK
clk => eth_head[1][7].CLK
clk => eth_head[2][0].CLK
clk => eth_head[2][1].CLK
clk => eth_head[2][2].CLK
clk => eth_head[2][3].CLK
clk => eth_head[2][4].CLK
clk => eth_head[2][5].CLK
clk => eth_head[2][6].CLK
clk => eth_head[2][7].CLK
clk => eth_head[3][0].CLK
clk => eth_head[3][1].CLK
clk => eth_head[3][2].CLK
clk => eth_head[3][3].CLK
clk => eth_head[3][4].CLK
clk => eth_head[3][5].CLK
clk => eth_head[3][6].CLK
clk => eth_head[3][7].CLK
clk => eth_head[4][0].CLK
clk => eth_head[4][1].CLK
clk => eth_head[4][2].CLK
clk => eth_head[4][3].CLK
clk => eth_head[4][4].CLK
clk => eth_head[4][5].CLK
clk => eth_head[4][6].CLK
clk => eth_head[4][7].CLK
clk => eth_head[5][0].CLK
clk => eth_head[5][1].CLK
clk => eth_head[5][2].CLK
clk => eth_head[5][3].CLK
clk => eth_head[5][4].CLK
clk => eth_head[5][5].CLK
clk => eth_head[5][6].CLK
clk => eth_head[5][7].CLK
clk => eth_head[6][0].CLK
clk => eth_head[6][1].CLK
clk => eth_head[6][2].CLK
clk => eth_head[6][3].CLK
clk => eth_head[6][4].CLK
clk => eth_head[6][5].CLK
clk => eth_head[6][6].CLK
clk => eth_head[6][7].CLK
clk => eth_head[7][0].CLK
clk => eth_head[7][1].CLK
clk => eth_head[7][2].CLK
clk => eth_head[7][3].CLK
clk => eth_head[7][4].CLK
clk => eth_head[7][5].CLK
clk => eth_head[7][6].CLK
clk => eth_head[7][7].CLK
clk => eth_head[8][0].CLK
clk => eth_head[8][1].CLK
clk => eth_head[8][2].CLK
clk => eth_head[8][3].CLK
clk => eth_head[8][4].CLK
clk => eth_head[8][5].CLK
clk => eth_head[8][6].CLK
clk => eth_head[8][7].CLK
clk => eth_head[9][0].CLK
clk => eth_head[9][1].CLK
clk => eth_head[9][2].CLK
clk => eth_head[9][3].CLK
clk => eth_head[9][4].CLK
clk => eth_head[9][5].CLK
clk => eth_head[9][6].CLK
clk => eth_head[9][7].CLK
clk => eth_head[10][0].CLK
clk => eth_head[10][1].CLK
clk => eth_head[10][2].CLK
clk => eth_head[10][3].CLK
clk => eth_head[10][4].CLK
clk => eth_head[10][5].CLK
clk => eth_head[10][6].CLK
clk => eth_head[10][7].CLK
clk => eth_head[11][0].CLK
clk => eth_head[11][1].CLK
clk => eth_head[11][2].CLK
clk => eth_head[11][3].CLK
clk => eth_head[11][4].CLK
clk => eth_head[11][5].CLK
clk => eth_head[11][6].CLK
clk => eth_head[11][7].CLK
clk => eth_head[12][0].CLK
clk => eth_head[12][1].CLK
clk => eth_head[12][2].CLK
clk => eth_head[12][3].CLK
clk => eth_head[12][4].CLK
clk => eth_head[12][5].CLK
clk => eth_head[12][6].CLK
clk => eth_head[12][7].CLK
clk => eth_head[13][0].CLK
clk => eth_head[13][1].CLK
clk => eth_head[13][2].CLK
clk => eth_head[13][3].CLK
clk => eth_head[13][4].CLK
clk => eth_head[13][5].CLK
clk => eth_head[13][6].CLK
clk => eth_head[13][7].CLK
clk => packet_head[0][0].CLK
clk => packet_head[0][1].CLK
clk => packet_head[0][2].CLK
clk => packet_head[0][3].CLK
clk => packet_head[0][4].CLK
clk => packet_head[0][5].CLK
clk => packet_head[0][6].CLK
clk => packet_head[0][7].CLK
clk => packet_head[1][0].CLK
clk => packet_head[1][1].CLK
clk => packet_head[1][2].CLK
clk => packet_head[1][3].CLK
clk => packet_head[1][4].CLK
clk => packet_head[1][5].CLK
clk => packet_head[1][6].CLK
clk => packet_head[1][7].CLK
clk => packet_head[2][0].CLK
clk => packet_head[2][1].CLK
clk => packet_head[2][2].CLK
clk => packet_head[2][3].CLK
clk => packet_head[2][4].CLK
clk => packet_head[2][5].CLK
clk => packet_head[2][6].CLK
clk => packet_head[2][7].CLK
clk => packet_head[3][0].CLK
clk => packet_head[3][1].CLK
clk => packet_head[3][2].CLK
clk => packet_head[3][3].CLK
clk => packet_head[3][4].CLK
clk => packet_head[3][5].CLK
clk => packet_head[3][6].CLK
clk => packet_head[3][7].CLK
clk => packet_head[4][0].CLK
clk => packet_head[4][1].CLK
clk => packet_head[4][2].CLK
clk => packet_head[4][3].CLK
clk => packet_head[4][4].CLK
clk => packet_head[4][5].CLK
clk => packet_head[4][6].CLK
clk => packet_head[4][7].CLK
clk => packet_head[5][0].CLK
clk => packet_head[5][1].CLK
clk => packet_head[5][2].CLK
clk => packet_head[5][3].CLK
clk => packet_head[5][4].CLK
clk => packet_head[5][5].CLK
clk => packet_head[5][6].CLK
clk => packet_head[5][7].CLK
clk => packet_head[6][0].CLK
clk => packet_head[6][1].CLK
clk => packet_head[6][2].CLK
clk => packet_head[6][3].CLK
clk => packet_head[6][4].CLK
clk => packet_head[6][5].CLK
clk => packet_head[6][6].CLK
clk => packet_head[6][7].CLK
clk => packet_head[7][0].CLK
clk => packet_head[7][1].CLK
clk => packet_head[7][2].CLK
clk => packet_head[7][3].CLK
clk => packet_head[7][4].CLK
clk => packet_head[7][5].CLK
clk => packet_head[7][6].CLK
clk => packet_head[7][7].CLK
clk => send_en_r.CLK
clk => state~1.DATAIN
rst_n => ip_udp_head[1][16].ACLR
rst_n => ip_udp_head[1][17].ACLR
rst_n => ip_udp_head[1][18].ACLR
rst_n => ip_udp_head[1][19].ACLR
rst_n => ip_udp_head[1][20].ACLR
rst_n => ip_udp_head[1][21].ACLR
rst_n => ip_udp_head[1][22].ACLR
rst_n => ip_udp_head[1][23].ACLR
rst_n => ip_udp_head[1][24].ACLR
rst_n => ip_udp_head[1][25].ACLR
rst_n => ip_udp_head[1][26].ACLR
rst_n => ip_udp_head[1][27].ACLR
rst_n => ip_udp_head[1][28].ACLR
rst_n => ip_udp_head[1][29].ACLR
rst_n => ip_udp_head[1][30].ACLR
rst_n => ip_udp_head[1][31].ACLR
rst_n => eth_head[0][0].ACLR
rst_n => eth_head[0][1].ACLR
rst_n => eth_head[0][2].ACLR
rst_n => eth_head[0][3].ACLR
rst_n => eth_head[0][4].ACLR
rst_n => eth_head[0][5].ACLR
rst_n => eth_head[0][6].ACLR
rst_n => eth_head[0][7].ACLR
rst_n => eth_head[1][0].ACLR
rst_n => eth_head[1][1].ACLR
rst_n => eth_head[1][2].ACLR
rst_n => eth_head[1][3].ACLR
rst_n => eth_head[1][4].ACLR
rst_n => eth_head[1][5].ACLR
rst_n => eth_head[1][6].ACLR
rst_n => eth_head[1][7].ACLR
rst_n => eth_head[2][0].ACLR
rst_n => eth_head[2][1].ACLR
rst_n => eth_head[2][2].ACLR
rst_n => eth_head[2][3].ACLR
rst_n => eth_head[2][4].ACLR
rst_n => eth_head[2][5].ACLR
rst_n => eth_head[2][6].ACLR
rst_n => eth_head[2][7].ACLR
rst_n => eth_head[3][0].ACLR
rst_n => eth_head[3][1].ACLR
rst_n => eth_head[3][2].ACLR
rst_n => eth_head[3][3].ACLR
rst_n => eth_head[3][4].ACLR
rst_n => eth_head[3][5].ACLR
rst_n => eth_head[3][6].ACLR
rst_n => eth_head[3][7].ACLR
rst_n => eth_head[4][0].ACLR
rst_n => eth_head[4][1].ACLR
rst_n => eth_head[4][2].ACLR
rst_n => eth_head[4][3].ACLR
rst_n => eth_head[4][4].ACLR
rst_n => eth_head[4][5].ACLR
rst_n => eth_head[4][6].ACLR
rst_n => eth_head[4][7].ACLR
rst_n => eth_head[5][0].ACLR
rst_n => eth_head[5][1].ACLR
rst_n => eth_head[5][2].ACLR
rst_n => eth_head[5][3].ACLR
rst_n => eth_head[5][4].ACLR
rst_n => eth_head[5][5].ACLR
rst_n => eth_head[5][6].ACLR
rst_n => eth_head[5][7].ACLR
rst_n => eth_head[6][0].ACLR
rst_n => eth_head[6][1].ACLR
rst_n => eth_head[6][2].ACLR
rst_n => eth_head[6][3].ACLR
rst_n => eth_head[6][4].ACLR
rst_n => eth_head[6][5].ACLR
rst_n => eth_head[6][6].ACLR
rst_n => eth_head[6][7].ACLR
rst_n => eth_head[7][0].ACLR
rst_n => eth_head[7][1].ACLR
rst_n => eth_head[7][2].ACLR
rst_n => eth_head[7][3].ACLR
rst_n => eth_head[7][4].ACLR
rst_n => eth_head[7][5].ACLR
rst_n => eth_head[7][6].ACLR
rst_n => eth_head[7][7].ACLR
rst_n => eth_head[8][0].ACLR
rst_n => eth_head[8][1].ACLR
rst_n => eth_head[8][2].ACLR
rst_n => eth_head[8][3].ACLR
rst_n => eth_head[8][4].ACLR
rst_n => eth_head[8][5].ACLR
rst_n => eth_head[8][6].ACLR
rst_n => eth_head[8][7].ACLR
rst_n => eth_head[9][0].ACLR
rst_n => eth_head[9][1].ACLR
rst_n => eth_head[9][2].ACLR
rst_n => eth_head[9][3].ACLR
rst_n => eth_head[9][4].ACLR
rst_n => eth_head[9][5].ACLR
rst_n => eth_head[9][6].ACLR
rst_n => eth_head[9][7].ACLR
rst_n => eth_head[10][0].ACLR
rst_n => eth_head[10][1].ACLR
rst_n => eth_head[10][2].ACLR
rst_n => eth_head[10][3].ACLR
rst_n => eth_head[10][4].ACLR
rst_n => eth_head[10][5].ACLR
rst_n => eth_head[10][6].ACLR
rst_n => eth_head[10][7].ACLR
rst_n => eth_head[11][0].ACLR
rst_n => eth_head[11][1].ACLR
rst_n => eth_head[11][2].ACLR
rst_n => eth_head[11][3].ACLR
rst_n => eth_head[11][4].ACLR
rst_n => eth_head[11][5].ACLR
rst_n => eth_head[11][6].ACLR
rst_n => eth_head[11][7].ACLR
rst_n => eth_head[12][0].ACLR
rst_n => eth_head[12][1].ACLR
rst_n => eth_head[12][2].ACLR
rst_n => eth_head[12][3].ACLR
rst_n => eth_head[12][4].ACLR
rst_n => eth_head[12][5].ACLR
rst_n => eth_head[12][6].ACLR
rst_n => eth_head[12][7].ACLR
rst_n => eth_head[13][0].ACLR
rst_n => eth_head[13][1].ACLR
rst_n => eth_head[13][2].ACLR
rst_n => eth_head[13][3].ACLR
rst_n => eth_head[13][4].ACLR
rst_n => eth_head[13][5].ACLR
rst_n => eth_head[13][6].ACLR
rst_n => eth_head[13][7].ACLR
rst_n => packet_head[0][0].ACLR
rst_n => packet_head[0][1].ACLR
rst_n => packet_head[0][2].ACLR
rst_n => packet_head[0][3].ACLR
rst_n => packet_head[0][4].ACLR
rst_n => packet_head[0][5].ACLR
rst_n => packet_head[0][6].ACLR
rst_n => packet_head[0][7].ACLR
rst_n => packet_head[1][0].ACLR
rst_n => packet_head[1][1].ACLR
rst_n => packet_head[1][2].ACLR
rst_n => packet_head[1][3].ACLR
rst_n => packet_head[1][4].ACLR
rst_n => packet_head[1][5].ACLR
rst_n => packet_head[1][6].ACLR
rst_n => packet_head[1][7].ACLR
rst_n => packet_head[2][0].ACLR
rst_n => packet_head[2][1].ACLR
rst_n => packet_head[2][2].ACLR
rst_n => packet_head[2][3].ACLR
rst_n => packet_head[2][4].ACLR
rst_n => packet_head[2][5].ACLR
rst_n => packet_head[2][6].ACLR
rst_n => packet_head[2][7].ACLR
rst_n => packet_head[3][0].ACLR
rst_n => packet_head[3][1].ACLR
rst_n => packet_head[3][2].ACLR
rst_n => packet_head[3][3].ACLR
rst_n => packet_head[3][4].ACLR
rst_n => packet_head[3][5].ACLR
rst_n => packet_head[3][6].ACLR
rst_n => packet_head[3][7].ACLR
rst_n => packet_head[4][0].ACLR
rst_n => packet_head[4][1].ACLR
rst_n => packet_head[4][2].ACLR
rst_n => packet_head[4][3].ACLR
rst_n => packet_head[4][4].ACLR
rst_n => packet_head[4][5].ACLR
rst_n => packet_head[4][6].ACLR
rst_n => packet_head[4][7].ACLR
rst_n => packet_head[5][0].ACLR
rst_n => packet_head[5][1].ACLR
rst_n => packet_head[5][2].ACLR
rst_n => packet_head[5][3].ACLR
rst_n => packet_head[5][4].ACLR
rst_n => packet_head[5][5].ACLR
rst_n => packet_head[5][6].ACLR
rst_n => packet_head[5][7].ACLR
rst_n => packet_head[6][0].ACLR
rst_n => packet_head[6][1].ACLR
rst_n => packet_head[6][2].ACLR
rst_n => packet_head[6][3].ACLR
rst_n => packet_head[6][4].ACLR
rst_n => packet_head[6][5].ACLR
rst_n => packet_head[6][6].ACLR
rst_n => packet_head[6][7].ACLR
rst_n => packet_head[7][0].ACLR
rst_n => packet_head[7][1].ACLR
rst_n => packet_head[7][2].ACLR
rst_n => packet_head[7][3].ACLR
rst_n => packet_head[7][4].ACLR
rst_n => packet_head[7][5].ACLR
rst_n => packet_head[7][6].ACLR
rst_n => packet_head[7][7].ACLR
rst_n => send_end~reg0.ACLR
rst_n => read_data_req~reg0.ACLR
rst_n => eth_tx_en~reg0.ACLR
rst_n => eth_tx_data[0]~reg0.ACLR
rst_n => eth_tx_data[1]~reg0.ACLR
rst_n => eth_tx_data[2]~reg0.ACLR
rst_n => eth_tx_data[3]~reg0.ACLR
rst_n => crc_en~reg0.ACLR
rst_n => crc_clr~reg0.ACLR
rst_n => send_en_r.ACLR
rst_n => check_sum[0].ACLR
rst_n => check_sum[1].ACLR
rst_n => check_sum[2].ACLR
rst_n => check_sum[3].ACLR
rst_n => check_sum[4].ACLR
rst_n => check_sum[5].ACLR
rst_n => check_sum[6].ACLR
rst_n => check_sum[7].ACLR
rst_n => check_sum[8].ACLR
rst_n => check_sum[9].ACLR
rst_n => check_sum[10].ACLR
rst_n => check_sum[11].ACLR
rst_n => check_sum[12].ACLR
rst_n => check_sum[13].ACLR
rst_n => check_sum[14].ACLR
rst_n => check_sum[15].ACLR
rst_n => check_sum[16].ACLR
rst_n => check_sum[17].ACLR
rst_n => check_sum[18].ACLR
rst_n => check_sum[19].ACLR
rst_n => check_sum[20].ACLR
rst_n => check_sum[21].ACLR
rst_n => check_sum[22].ACLR
rst_n => check_sum[23].ACLR
rst_n => check_sum[24].ACLR
rst_n => check_sum[25].ACLR
rst_n => check_sum[26].ACLR
rst_n => check_sum[27].ACLR
rst_n => check_sum[28].ACLR
rst_n => check_sum[29].ACLR
rst_n => check_sum[30].ACLR
rst_n => check_sum[31].ACLR
rst_n => udp_len[0].ACLR
rst_n => udp_len[1].ACLR
rst_n => udp_len[2].ACLR
rst_n => udp_len[3].ACLR
rst_n => udp_len[4].ACLR
rst_n => udp_len[5].ACLR
rst_n => udp_len[6].ACLR
rst_n => udp_len[7].ACLR
rst_n => udp_len[8].ACLR
rst_n => udp_len[9].ACLR
rst_n => udp_len[10].ACLR
rst_n => udp_len[11].ACLR
rst_n => udp_len[12].ACLR
rst_n => udp_len[13].ACLR
rst_n => udp_len[14].ACLR
rst_n => udp_len[15].ACLR
rst_n => ip_len[0].ACLR
rst_n => ip_len[1].ACLR
rst_n => ip_len[2].ACLR
rst_n => ip_len[3].ACLR
rst_n => ip_len[4].ACLR
rst_n => ip_len[5].ACLR
rst_n => ip_len[6].ACLR
rst_n => ip_len[7].ACLR
rst_n => ip_len[8].ACLR
rst_n => ip_len[9].ACLR
rst_n => ip_len[10].ACLR
rst_n => ip_len[11].ACLR
rst_n => ip_len[12].ACLR
rst_n => ip_len[13].ACLR
rst_n => ip_len[14].ACLR
rst_n => ip_len[15].ACLR
rst_n => data_len[0].ACLR
rst_n => data_len[1].ACLR
rst_n => data_len[2].ACLR
rst_n => data_len[3].ACLR
rst_n => data_len[4].ACLR
rst_n => data_len[5].ACLR
rst_n => data_len[6].ACLR
rst_n => data_len[7].ACLR
rst_n => data_len[8].ACLR
rst_n => data_len[9].ACLR
rst_n => data_len[10].ACLR
rst_n => data_len[11].ACLR
rst_n => data_len[12].ACLR
rst_n => data_len[13].ACLR
rst_n => data_len[14].ACLR
rst_n => data_len[15].ACLR
rst_n => sw_en.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt_send_bit[0].ACLR
rst_n => cnt_send_bit[1].ACLR
rst_n => cnt_send_bit[2].ACLR
rst_n => data_cnt[0].ACLR
rst_n => data_cnt[1].ACLR
rst_n => data_cnt[2].ACLR
rst_n => data_cnt[3].ACLR
rst_n => data_cnt[4].ACLR
rst_n => data_cnt[5].ACLR
rst_n => data_cnt[6].ACLR
rst_n => data_cnt[7].ACLR
rst_n => data_cnt[8].ACLR
rst_n => data_cnt[9].ACLR
rst_n => data_cnt[10].ACLR
rst_n => data_cnt[11].ACLR
rst_n => data_cnt[12].ACLR
rst_n => data_cnt[13].ACLR
rst_n => data_cnt[14].ACLR
rst_n => data_cnt[15].ACLR
rst_n => cnt_add[0].ACLR
rst_n => cnt_add[1].ACLR
rst_n => cnt_add[2].ACLR
rst_n => cnt_add[3].ACLR
rst_n => cnt_add[4].ACLR
rst_n => state~3.DATAIN
rst_n => ip_udp_head[6][31].ENA
rst_n => ip_udp_head[6][30].ENA
rst_n => ip_udp_head[6][29].ENA
rst_n => ip_udp_head[6][28].ENA
rst_n => ip_udp_head[6][27].ENA
rst_n => ip_udp_head[6][26].ENA
rst_n => ip_udp_head[6][25].ENA
rst_n => ip_udp_head[6][24].ENA
rst_n => ip_udp_head[6][23].ENA
rst_n => ip_udp_head[6][22].ENA
rst_n => ip_udp_head[6][21].ENA
rst_n => ip_udp_head[6][20].ENA
rst_n => ip_udp_head[6][19].ENA
rst_n => ip_udp_head[6][18].ENA
rst_n => ip_udp_head[6][17].ENA
rst_n => ip_udp_head[6][16].ENA
rst_n => ip_udp_head[6][15].ENA
rst_n => ip_udp_head[6][14].ENA
rst_n => ip_udp_head[6][13].ENA
rst_n => ip_udp_head[6][12].ENA
rst_n => ip_udp_head[6][11].ENA
rst_n => ip_udp_head[6][10].ENA
rst_n => ip_udp_head[6][9].ENA
rst_n => ip_udp_head[6][8].ENA
rst_n => ip_udp_head[6][7].ENA
rst_n => ip_udp_head[6][6].ENA
rst_n => ip_udp_head[6][5].ENA
rst_n => ip_udp_head[6][4].ENA
rst_n => ip_udp_head[6][3].ENA
rst_n => ip_udp_head[6][2].ENA
rst_n => ip_udp_head[6][1].ENA
rst_n => ip_udp_head[6][0].ENA
rst_n => ip_udp_head[5][31].ENA
rst_n => ip_udp_head[5][30].ENA
rst_n => ip_udp_head[5][29].ENA
rst_n => ip_udp_head[5][28].ENA
rst_n => ip_udp_head[5][27].ENA
rst_n => ip_udp_head[5][26].ENA
rst_n => ip_udp_head[5][25].ENA
rst_n => ip_udp_head[5][24].ENA
rst_n => ip_udp_head[5][23].ENA
rst_n => ip_udp_head[5][22].ENA
rst_n => ip_udp_head[5][21].ENA
rst_n => ip_udp_head[5][20].ENA
rst_n => ip_udp_head[5][19].ENA
rst_n => ip_udp_head[5][18].ENA
rst_n => ip_udp_head[5][17].ENA
rst_n => ip_udp_head[5][16].ENA
rst_n => ip_udp_head[5][15].ENA
rst_n => ip_udp_head[5][14].ENA
rst_n => ip_udp_head[5][13].ENA
rst_n => ip_udp_head[5][12].ENA
rst_n => ip_udp_head[5][11].ENA
rst_n => ip_udp_head[5][10].ENA
rst_n => ip_udp_head[5][9].ENA
rst_n => ip_udp_head[5][8].ENA
rst_n => ip_udp_head[5][7].ENA
rst_n => ip_udp_head[5][6].ENA
rst_n => ip_udp_head[5][5].ENA
rst_n => ip_udp_head[5][4].ENA
rst_n => ip_udp_head[5][3].ENA
rst_n => ip_udp_head[5][2].ENA
rst_n => ip_udp_head[5][1].ENA
rst_n => ip_udp_head[5][0].ENA
rst_n => ip_udp_head[4][31].ENA
rst_n => ip_udp_head[4][30].ENA
rst_n => ip_udp_head[4][29].ENA
rst_n => ip_udp_head[4][28].ENA
rst_n => ip_udp_head[4][27].ENA
rst_n => ip_udp_head[4][26].ENA
rst_n => ip_udp_head[4][25].ENA
rst_n => ip_udp_head[4][24].ENA
rst_n => ip_udp_head[4][23].ENA
rst_n => ip_udp_head[4][22].ENA
rst_n => ip_udp_head[4][21].ENA
rst_n => ip_udp_head[4][20].ENA
rst_n => ip_udp_head[4][19].ENA
rst_n => ip_udp_head[4][18].ENA
rst_n => ip_udp_head[4][17].ENA
rst_n => ip_udp_head[4][16].ENA
rst_n => ip_udp_head[4][15].ENA
rst_n => ip_udp_head[4][14].ENA
rst_n => ip_udp_head[4][13].ENA
rst_n => ip_udp_head[4][12].ENA
rst_n => ip_udp_head[4][11].ENA
rst_n => ip_udp_head[4][10].ENA
rst_n => ip_udp_head[4][9].ENA
rst_n => ip_udp_head[4][8].ENA
rst_n => ip_udp_head[4][7].ENA
rst_n => ip_udp_head[4][6].ENA
rst_n => ip_udp_head[4][5].ENA
rst_n => ip_udp_head[4][4].ENA
rst_n => ip_udp_head[4][3].ENA
rst_n => ip_udp_head[4][2].ENA
rst_n => ip_udp_head[4][1].ENA
rst_n => ip_udp_head[4][0].ENA
rst_n => ip_udp_head[3][31].ENA
rst_n => ip_udp_head[3][30].ENA
rst_n => ip_udp_head[3][29].ENA
rst_n => ip_udp_head[3][28].ENA
rst_n => ip_udp_head[3][27].ENA
rst_n => ip_udp_head[3][26].ENA
rst_n => ip_udp_head[3][25].ENA
rst_n => ip_udp_head[3][24].ENA
rst_n => ip_udp_head[3][23].ENA
rst_n => ip_udp_head[3][22].ENA
rst_n => ip_udp_head[3][21].ENA
rst_n => ip_udp_head[3][20].ENA
rst_n => ip_udp_head[3][19].ENA
rst_n => ip_udp_head[3][18].ENA
rst_n => ip_udp_head[3][17].ENA
rst_n => ip_udp_head[3][16].ENA
rst_n => ip_udp_head[3][15].ENA
rst_n => ip_udp_head[3][14].ENA
rst_n => ip_udp_head[3][13].ENA
rst_n => ip_udp_head[3][12].ENA
rst_n => ip_udp_head[3][11].ENA
rst_n => ip_udp_head[3][10].ENA
rst_n => ip_udp_head[3][9].ENA
rst_n => ip_udp_head[3][8].ENA
rst_n => ip_udp_head[3][7].ENA
rst_n => ip_udp_head[3][6].ENA
rst_n => ip_udp_head[3][5].ENA
rst_n => ip_udp_head[3][4].ENA
rst_n => ip_udp_head[3][3].ENA
rst_n => ip_udp_head[3][2].ENA
rst_n => ip_udp_head[3][1].ENA
rst_n => ip_udp_head[3][0].ENA
rst_n => ip_udp_head[2][31].ENA
rst_n => ip_udp_head[2][30].ENA
rst_n => ip_udp_head[2][29].ENA
rst_n => ip_udp_head[2][28].ENA
rst_n => ip_udp_head[2][27].ENA
rst_n => ip_udp_head[2][26].ENA
rst_n => ip_udp_head[2][25].ENA
rst_n => ip_udp_head[2][24].ENA
rst_n => ip_udp_head[2][23].ENA
rst_n => ip_udp_head[2][22].ENA
rst_n => ip_udp_head[2][21].ENA
rst_n => ip_udp_head[2][20].ENA
rst_n => ip_udp_head[2][19].ENA
rst_n => ip_udp_head[2][18].ENA
rst_n => ip_udp_head[2][17].ENA
rst_n => ip_udp_head[2][16].ENA
rst_n => ip_udp_head[2][15].ENA
rst_n => ip_udp_head[2][14].ENA
rst_n => ip_udp_head[2][13].ENA
rst_n => ip_udp_head[2][12].ENA
rst_n => ip_udp_head[2][11].ENA
rst_n => ip_udp_head[2][10].ENA
rst_n => ip_udp_head[2][9].ENA
rst_n => ip_udp_head[2][8].ENA
rst_n => ip_udp_head[2][7].ENA
rst_n => ip_udp_head[2][6].ENA
rst_n => ip_udp_head[2][5].ENA
rst_n => ip_udp_head[2][4].ENA
rst_n => ip_udp_head[2][3].ENA
rst_n => ip_udp_head[2][2].ENA
rst_n => ip_udp_head[2][1].ENA
rst_n => ip_udp_head[2][0].ENA
rst_n => ip_udp_head[1][15].ENA
rst_n => ip_udp_head[1][14].ENA
rst_n => ip_udp_head[1][13].ENA
rst_n => ip_udp_head[1][12].ENA
rst_n => ip_udp_head[1][11].ENA
rst_n => ip_udp_head[1][10].ENA
rst_n => ip_udp_head[1][9].ENA
rst_n => ip_udp_head[1][8].ENA
rst_n => ip_udp_head[1][7].ENA
rst_n => ip_udp_head[1][6].ENA
rst_n => ip_udp_head[1][5].ENA
rst_n => ip_udp_head[1][4].ENA
rst_n => ip_udp_head[1][3].ENA
rst_n => ip_udp_head[1][2].ENA
rst_n => ip_udp_head[1][1].ENA
rst_n => ip_udp_head[1][0].ENA
rst_n => ip_udp_head[0][31].ENA
rst_n => ip_udp_head[0][30].ENA
rst_n => ip_udp_head[0][29].ENA
rst_n => ip_udp_head[0][28].ENA
rst_n => ip_udp_head[0][27].ENA
rst_n => ip_udp_head[0][26].ENA
rst_n => ip_udp_head[0][25].ENA
rst_n => ip_udp_head[0][24].ENA
rst_n => ip_udp_head[0][23].ENA
rst_n => ip_udp_head[0][22].ENA
rst_n => ip_udp_head[0][21].ENA
rst_n => ip_udp_head[0][20].ENA
rst_n => ip_udp_head[0][19].ENA
rst_n => ip_udp_head[0][18].ENA
rst_n => ip_udp_head[0][17].ENA
rst_n => ip_udp_head[0][16].ENA
rst_n => ip_udp_head[0][15].ENA
rst_n => ip_udp_head[0][14].ENA
rst_n => ip_udp_head[0][13].ENA
rst_n => ip_udp_head[0][12].ENA
rst_n => ip_udp_head[0][11].ENA
rst_n => ip_udp_head[0][10].ENA
rst_n => ip_udp_head[0][9].ENA
rst_n => ip_udp_head[0][8].ENA
rst_n => ip_udp_head[0][7].ENA
rst_n => ip_udp_head[0][6].ENA
rst_n => ip_udp_head[0][5].ENA
rst_n => ip_udp_head[0][4].ENA
rst_n => ip_udp_head[0][3].ENA
rst_n => ip_udp_head[0][2].ENA
rst_n => ip_udp_head[0][1].ENA
rst_n => ip_udp_head[0][0].ENA
send_en => send_en_pos.IN1
send_en => send_en_r.DATAIN
send_data[0] => eth_tx_data.DATAB
send_data[1] => eth_tx_data.DATAB
send_data[2] => eth_tx_data.DATAB
send_data[3] => eth_tx_data.DATAB
send_data[4] => eth_tx_data.DATAB
send_data[5] => eth_tx_data.DATAB
send_data[6] => eth_tx_data.DATAB
send_data[7] => eth_tx_data.DATAB
send_data[8] => eth_tx_data.DATAB
send_data[9] => eth_tx_data.DATAB
send_data[10] => eth_tx_data.DATAB
send_data[11] => eth_tx_data.DATAB
send_data[12] => eth_tx_data.DATAB
send_data[13] => eth_tx_data.DATAB
send_data[14] => eth_tx_data.DATAB
send_data[15] => eth_tx_data.DATAB
send_data[16] => eth_tx_data.DATAB
send_data[17] => eth_tx_data.DATAB
send_data[18] => eth_tx_data.DATAB
send_data[19] => eth_tx_data.DATAB
send_data[20] => eth_tx_data.DATAB
send_data[21] => eth_tx_data.DATAB
send_data[22] => eth_tx_data.DATAB
send_data[23] => eth_tx_data.DATAB
send_data[24] => eth_tx_data.DATAB
send_data[25] => eth_tx_data.DATAB
send_data[26] => eth_tx_data.DATAB
send_data[27] => eth_tx_data.DATAB
send_data[28] => eth_tx_data.DATAB
send_data[29] => eth_tx_data.DATAB
send_data[30] => eth_tx_data.DATAB
send_data[31] => eth_tx_data.DATAB
send_data_num[0] => data_len[0].DATAIN
send_data_num[0] => ip_len[0].DATAIN
send_data_num[0] => udp_len[0].DATAIN
send_data_num[1] => data_len[1].DATAIN
send_data_num[1] => ip_len[1].DATAIN
send_data_num[1] => udp_len[1].DATAIN
send_data_num[2] => Add11.IN28
send_data_num[2] => data_len[2].DATAIN
send_data_num[2] => udp_len[2].DATAIN
send_data_num[3] => Add11.IN27
send_data_num[3] => Add12.IN26
send_data_num[3] => data_len[3].DATAIN
send_data_num[4] => Add11.IN26
send_data_num[4] => Add12.IN25
send_data_num[4] => data_len[4].DATAIN
send_data_num[5] => Add11.IN25
send_data_num[5] => Add12.IN24
send_data_num[5] => data_len[5].DATAIN
send_data_num[6] => Add11.IN24
send_data_num[6] => Add12.IN23
send_data_num[6] => data_len[6].DATAIN
send_data_num[7] => Add11.IN23
send_data_num[7] => Add12.IN22
send_data_num[7] => data_len[7].DATAIN
send_data_num[8] => Add11.IN22
send_data_num[8] => Add12.IN21
send_data_num[8] => data_len[8].DATAIN
send_data_num[9] => Add11.IN21
send_data_num[9] => Add12.IN20
send_data_num[9] => data_len[9].DATAIN
send_data_num[10] => Add11.IN20
send_data_num[10] => Add12.IN19
send_data_num[10] => data_len[10].DATAIN
send_data_num[11] => Add11.IN19
send_data_num[11] => Add12.IN18
send_data_num[11] => data_len[11].DATAIN
send_data_num[12] => Add11.IN18
send_data_num[12] => Add12.IN17
send_data_num[12] => data_len[12].DATAIN
send_data_num[13] => Add11.IN17
send_data_num[13] => Add12.IN16
send_data_num[13] => data_len[13].DATAIN
send_data_num[14] => Add11.IN16
send_data_num[14] => Add12.IN15
send_data_num[14] => data_len[14].DATAIN
send_data_num[15] => Add11.IN15
send_data_num[15] => Add12.IN14
send_data_num[15] => data_len[15].DATAIN
crc_data[0] => eth_tx_data.DATAB
crc_data[1] => eth_tx_data.DATAB
crc_data[2] => eth_tx_data.DATAB
crc_data[3] => eth_tx_data.DATAB
crc_data[4] => eth_tx_data.DATAB
crc_data[5] => eth_tx_data.DATAB
crc_data[6] => eth_tx_data.DATAB
crc_data[7] => eth_tx_data.DATAB
crc_data[8] => eth_tx_data.DATAB
crc_data[9] => eth_tx_data.DATAB
crc_data[10] => eth_tx_data.DATAB
crc_data[11] => eth_tx_data.DATAB
crc_data[12] => eth_tx_data.DATAB
crc_data[13] => eth_tx_data.DATAB
crc_data[14] => eth_tx_data.DATAB
crc_data[15] => eth_tx_data.DATAB
crc_data[16] => eth_tx_data.DATAB
crc_data[17] => eth_tx_data.DATAB
crc_data[18] => eth_tx_data.DATAB
crc_data[19] => eth_tx_data.DATAB
crc_data[20] => eth_tx_data.DATAB
crc_data[21] => eth_tx_data.DATAB
crc_data[22] => eth_tx_data.DATAB
crc_data[23] => eth_tx_data.DATAB
crc_data[24] => eth_tx_data.DATAB
crc_data[25] => eth_tx_data.DATAB
crc_data[26] => eth_tx_data.DATAB
crc_data[27] => eth_tx_data.DATAB
crc_data[28] => ~NO_FANOUT~
crc_data[29] => ~NO_FANOUT~
crc_data[30] => ~NO_FANOUT~
crc_data[31] => ~NO_FANOUT~
crc_next[0] => eth_tx_data.DATAB
crc_next[1] => eth_tx_data.DATAB
crc_next[2] => eth_tx_data.DATAB
crc_next[3] => eth_tx_data.DATAB
send_end <= send_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_req <= read_data_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_en <= eth_tx_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[0] <= eth_tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[1] <= eth_tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[2] <= eth_tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[3] <= eth_tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_en <= crc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_clr <= crc_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|eth_udp:eth_udp_inst|crc32:crc32_inst
clk => crc_data[0]~reg0.CLK
clk => crc_data[1]~reg0.CLK
clk => crc_data[2]~reg0.CLK
clk => crc_data[3]~reg0.CLK
clk => crc_data[4]~reg0.CLK
clk => crc_data[5]~reg0.CLK
clk => crc_data[6]~reg0.CLK
clk => crc_data[7]~reg0.CLK
clk => crc_data[8]~reg0.CLK
clk => crc_data[9]~reg0.CLK
clk => crc_data[10]~reg0.CLK
clk => crc_data[11]~reg0.CLK
clk => crc_data[12]~reg0.CLK
clk => crc_data[13]~reg0.CLK
clk => crc_data[14]~reg0.CLK
clk => crc_data[15]~reg0.CLK
clk => crc_data[16]~reg0.CLK
clk => crc_data[17]~reg0.CLK
clk => crc_data[18]~reg0.CLK
clk => crc_data[19]~reg0.CLK
clk => crc_data[20]~reg0.CLK
clk => crc_data[21]~reg0.CLK
clk => crc_data[22]~reg0.CLK
clk => crc_data[23]~reg0.CLK
clk => crc_data[24]~reg0.CLK
clk => crc_data[25]~reg0.CLK
clk => crc_data[26]~reg0.CLK
clk => crc_data[27]~reg0.CLK
clk => crc_data[28]~reg0.CLK
clk => crc_data[29]~reg0.CLK
clk => crc_data[30]~reg0.CLK
clk => crc_data[31]~reg0.CLK
rst_n => crc_data[0]~reg0.PRESET
rst_n => crc_data[1]~reg0.PRESET
rst_n => crc_data[2]~reg0.PRESET
rst_n => crc_data[3]~reg0.PRESET
rst_n => crc_data[4]~reg0.PRESET
rst_n => crc_data[5]~reg0.PRESET
rst_n => crc_data[6]~reg0.PRESET
rst_n => crc_data[7]~reg0.PRESET
rst_n => crc_data[8]~reg0.PRESET
rst_n => crc_data[9]~reg0.PRESET
rst_n => crc_data[10]~reg0.PRESET
rst_n => crc_data[11]~reg0.PRESET
rst_n => crc_data[12]~reg0.PRESET
rst_n => crc_data[13]~reg0.PRESET
rst_n => crc_data[14]~reg0.PRESET
rst_n => crc_data[15]~reg0.PRESET
rst_n => crc_data[16]~reg0.PRESET
rst_n => crc_data[17]~reg0.PRESET
rst_n => crc_data[18]~reg0.PRESET
rst_n => crc_data[19]~reg0.PRESET
rst_n => crc_data[20]~reg0.PRESET
rst_n => crc_data[21]~reg0.PRESET
rst_n => crc_data[22]~reg0.PRESET
rst_n => crc_data[23]~reg0.PRESET
rst_n => crc_data[24]~reg0.PRESET
rst_n => crc_data[25]~reg0.PRESET
rst_n => crc_data[26]~reg0.PRESET
rst_n => crc_data[27]~reg0.PRESET
rst_n => crc_data[28]~reg0.PRESET
rst_n => crc_data[29]~reg0.PRESET
rst_n => crc_data[30]~reg0.PRESET
rst_n => crc_data[31]~reg0.PRESET
data[0] => crc_next.IN0
data[0] => crc_next.IN0
data[0] => crc_next.IN0
data[0] => crc_next.IN1
data[1] => crc_next.IN0
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN0
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_next.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_data[0] <= crc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[1] <= crc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[2] <= crc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[3] <= crc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[4] <= crc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[5] <= crc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[6] <= crc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[7] <= crc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[8] <= crc_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[9] <= crc_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[10] <= crc_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[11] <= crc_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[12] <= crc_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[13] <= crc_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[14] <= crc_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[15] <= crc_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[16] <= crc_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[17] <= crc_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[18] <= crc_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[19] <= crc_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[20] <= crc_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[21] <= crc_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[22] <= crc_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[23] <= crc_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[24] <= crc_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[25] <= crc_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[26] <= crc_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[27] <= crc_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[28] <= crc_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[29] <= crc_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[30] <= crc_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[31] <= crc_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_next[0] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[1] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[2] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[3] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[4] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[5] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[6] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[7] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[8] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[9] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[10] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[11] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[12] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[13] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[14] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[15] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[16] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[17] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[18] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[19] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[20] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[21] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[22] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[23] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[24] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[25] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[26] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[27] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[28] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[29] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[30] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[31] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE


|top_fpga|mii_to_rmii:mii_to_rmii_inst
eth_mii_clk => ~NO_FANOUT~
eth_rmii_clk => eth_tx_data_reg[0].CLK
eth_rmii_clk => eth_tx_data_reg[1].CLK
eth_rmii_clk => eth_tx_dv~reg0.CLK
eth_rmii_clk => eth_tx_data[0]~reg0.CLK
eth_rmii_clk => eth_tx_data[1]~reg0.CLK
eth_rmii_clk => tx_dv_reg.CLK
eth_rmii_clk => tx_data_reg[0].CLK
eth_rmii_clk => tx_data_reg[1].CLK
eth_rmii_clk => tx_data_reg[2].CLK
eth_rmii_clk => tx_data_reg[3].CLK
eth_rmii_clk => rd_flag.CLK
rst_n => eth_tx_dv~reg0.ACLR
rst_n => eth_tx_data[0]~reg0.ACLR
rst_n => eth_tx_data[1]~reg0.ACLR
rst_n => tx_dv_reg.ACLR
rst_n => tx_data_reg[0].ACLR
rst_n => tx_data_reg[1].ACLR
rst_n => tx_data_reg[2].ACLR
rst_n => tx_data_reg[3].ACLR
rst_n => rd_flag.ACLR
rst_n => eth_tx_data_reg[0].ACLR
rst_n => eth_tx_data_reg[1].ACLR
tx_dv => tx_dv_reg.DATAIN
tx_data[0] => tx_data_reg[0].DATAIN
tx_data[1] => tx_data_reg[1].DATAIN
tx_data[2] => tx_data_reg[2].DATAIN
tx_data[3] => tx_data_reg[3].DATAIN
eth_tx_dv <= eth_tx_dv~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[0] <= eth_tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[1] <= eth_tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


