###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        33572   # Number of WRITE/WRITEP commands
num_reads_done                 =       885453   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       683267   # Number of read row buffer hits
num_read_cmds                  =       885453   # Number of READ/READP commands
num_writes_done                =        33589   # Number of read requests issued
num_write_row_hits             =        19403   # Number of write row buffer hits
num_act_cmds                   =       217254   # Number of ACT commands
num_pre_cmds                   =       217225   # Number of PRE commands
num_ondemand_pres              =       194470   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9380017   # Cyles of rank active rank.0
rank_active_cycles.1           =      9082179   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       619983   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       917821   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       860911   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13658   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8048   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7193   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1981   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1683   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2409   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3175   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          800   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          322   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18969   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =           21   # Write cmd latency (cycles)
write_latency[80-99]           =           34   # Write cmd latency (cycles)
write_latency[100-119]         =           52   # Write cmd latency (cycles)
write_latency[120-139]         =           67   # Write cmd latency (cycles)
write_latency[140-159]         =          126   # Write cmd latency (cycles)
write_latency[160-179]         =          204   # Write cmd latency (cycles)
write_latency[180-199]         =          345   # Write cmd latency (cycles)
write_latency[200-]            =        32710   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       276856   # Read request latency (cycles)
read_latency[40-59]            =       104165   # Read request latency (cycles)
read_latency[60-79]            =       107444   # Read request latency (cycles)
read_latency[80-99]            =        58462   # Read request latency (cycles)
read_latency[100-119]          =        46237   # Read request latency (cycles)
read_latency[120-139]          =        44698   # Read request latency (cycles)
read_latency[140-159]          =        32081   # Read request latency (cycles)
read_latency[160-179]          =        26243   # Read request latency (cycles)
read_latency[180-199]          =        21882   # Read request latency (cycles)
read_latency[200-]             =       167380   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.67591e+08   # Write energy
read_energy                    =  3.57015e+09   # Read energy
act_energy                     =  5.94407e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.97592e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.40554e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85313e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66728e+09   # Active standby energy rank.1
average_read_latency           =      137.145   # Average read request latency (cycles)
average_interarrival           =      10.8796   # Average request interarrival latency (cycles)
total_energy                   =  1.72953e+10   # Total energy (pJ)
average_power                  =      1729.53   # Average power (mW)
average_bandwidth              =      7.84249   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        32261   # Number of WRITE/WRITEP commands
num_reads_done                 =       877153   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       714231   # Number of read row buffer hits
num_read_cmds                  =       877157   # Number of READ/READP commands
num_writes_done                =        32272   # Number of read requests issued
num_write_row_hits             =        18990   # Number of write row buffer hits
num_act_cmds                   =       176968   # Number of ACT commands
num_pre_cmds                   =       176939   # Number of PRE commands
num_ondemand_pres              =       154383   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9228660   # Cyles of rank active rank.0
rank_active_cycles.1           =      9191475   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       771340   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       808525   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       849988   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14484   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8261   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7193   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2168   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1697   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2426   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3239   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          760   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          333   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18979   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           31   # Write cmd latency (cycles)
write_latency[80-99]           =           45   # Write cmd latency (cycles)
write_latency[100-119]         =           74   # Write cmd latency (cycles)
write_latency[120-139]         =          120   # Write cmd latency (cycles)
write_latency[140-159]         =          187   # Write cmd latency (cycles)
write_latency[160-179]         =          282   # Write cmd latency (cycles)
write_latency[180-199]         =          418   # Write cmd latency (cycles)
write_latency[200-]            =        31096   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       312505   # Read request latency (cycles)
read_latency[40-59]            =       115329   # Read request latency (cycles)
read_latency[60-79]            =       103501   # Read request latency (cycles)
read_latency[80-99]            =        56220   # Read request latency (cycles)
read_latency[100-119]          =        43526   # Read request latency (cycles)
read_latency[120-139]          =        38820   # Read request latency (cycles)
read_latency[140-159]          =        28093   # Read request latency (cycles)
read_latency[160-179]          =        22909   # Read request latency (cycles)
read_latency[180-199]          =        18921   # Read request latency (cycles)
read_latency[200-]             =       137327   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.61047e+08   # Write energy
read_energy                    =   3.5367e+09   # Read energy
act_energy                     =  4.84184e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.70243e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.88092e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75868e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73548e+09   # Active standby energy rank.1
average_read_latency           =      123.035   # Average read request latency (cycles)
average_interarrival           =      10.9947   # Average request interarrival latency (cycles)
total_energy                   =  1.71391e+10   # Total energy (pJ)
average_power                  =      1713.91   # Average power (mW)
average_bandwidth              =      7.76043   # Average bandwidth
