// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1821\sampleModel1821_1_sub\Mysubsystem_17.v
// Created: 2024-08-14 13:47:51
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_17
// Source Path: sampleModel1821_1_sub/Subsystem/Mysubsystem_17
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_17
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk129_out1;  // uint8
  wire [7:0] cfblk12_out1;  // uint8
  wire [7:0] cfblk132_out1;  // uint8
  wire [7:0] cfblk116_out1;  // uint8
  wire [7:0] cfblk94_out1;  // uint8


  assign cfblk129_out1 = 8'b00000000;



  assign cfblk12_out1 = In1 + In3;



  cfblk132 u_cfblk132 (.In1(In2),  // uint8
                       .Out1(cfblk132_out1)  // uint8
                       );

  assign cfblk116_out1 = cfblk129_out1 + cfblk132_out1;



  assign cfblk94_out1 = cfblk12_out1 + cfblk116_out1;



  assign Out1 = cfblk94_out1;

endmodule  // Mysubsystem_17

