[Install ModelSim Intel FPGA edition for free (Windows 11/10)]({{site.baseurl}}/Install-ModelSim-Lite-Edition)

-----------------------------------------------------------------------

[Verilog Stratified Event Queue]({{site.baseurl}}/Verilog-Simulation-Semantics)

-------------------------------------------------------------

[Verilog Compilation using open source tools]({{site.baseurl}}/Verilog-Compilation-using-open-source-tools)

-------------------------------------------------------------------

[Good Positive edge Detection Circuit Indicating for one clock pulse]({{site.baseurl}}/Edge-detection-circuit)

---------------------------------------------------------------------

[Mux as a universal logic]({{site.baseurl}}/Mux-as-a-universal-logic)

----------------------------------------------------------------------

[Digital Design on a piece of paper using vectored mux, adder and comparator (New approach)]({{site.baseurl}}/Digital-Design-on-a-piece-of-paper)

-----------------------------------------------------------------------


{% include disqus.html %}
