library IEEE;
use IEEE.std_logic_1164.all;
use work.retardos.all;

entity mux2r is 
generic (tam: natural:=32);
	port(d0, d1: in std_logic_vector(tam-1 downto 0);
		c: in std_logic;
		s: out std_logic_vector(tam-1 downto 0));
end;

architecture comportamiento of mux2r is
begin
	s <= d0 after retMUX2 when c = '0' else d1 after retMUX2;
end;

