// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "06/03/2020 16:16:36"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module HarvardArch (
	alu_out,
	ir_mux,
	state,
	CLK,
	data_b,
	r0,
	data_a,
	pc_out,
	prog,
	r1,
	r2,
	r3,
	r4,
	stack_out);
output 	[15:0] alu_out;
output 	[15:0] ir_mux;
output 	[2:0] state;
input 	CLK;
output 	[15:0] data_b;
output 	[15:0] r0;
output 	[15:0] data_a;
output 	[10:0] pc_out;
output 	[15:0] prog;
output 	[15:0] r1;
output 	[15:0] r2;
output 	[15:0] r3;
output 	[15:0] r4;
output 	[10:0] stack_out;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLK~input_o ;
wire \~GND~combout ;
wire \inst3|auto_generated|counter_comb_bita0~combout ;
wire \inst19|$00000|auto_generated|result_node[0]~0_wirecell_combout ;
wire \inst3|auto_generated|counter_comb_bita0~COUT ;
wire \inst3|auto_generated|counter_comb_bita1~combout ;
wire \inst23|Add0~0_combout ;
wire \inst3|auto_generated|counter_comb_bita1~COUT ;
wire \inst3|auto_generated|counter_comb_bita2~combout ;
wire \inst23|Add0~1 ;
wire \inst23|Add0~2_combout ;
wire \inst3|auto_generated|counter_comb_bita2~COUT ;
wire \inst3|auto_generated|counter_comb_bita3~combout ;
wire \inst23|Add0~3 ;
wire \inst23|Add0~4_combout ;
wire \inst3|auto_generated|counter_comb_bita3~COUT ;
wire \inst3|auto_generated|counter_comb_bita4~combout ;
wire \inst23|Add0~5 ;
wire \inst23|Add0~6_combout ;
wire \inst2|push~0_combout ;
wire \inst2|push~1_combout ;
wire \inst20|inst3|Add2~2_combout ;
wire \inst20|inst3|Add2~3_combout ;
wire \inst20|MUX4B|auto_generated|_~30_combout ;
wire \inst20|MUX4B|auto_generated|_~31_combout ;
wire \inst20|MUX4B|auto_generated|_~32_combout ;
wire \inst20|MUX4B|auto_generated|_~33_combout ;
wire \inst20|MUX4B|auto_generated|_~34_combout ;
wire \inst3|auto_generated|counter_comb_bita4~COUT ;
wire \inst3|auto_generated|counter_comb_bita5~combout ;
wire \inst23|Add0~7 ;
wire \inst23|Add0~8_combout ;
wire \inst20|MUX4B|auto_generated|_~25_combout ;
wire \inst20|MUX4B|auto_generated|_~26_combout ;
wire \inst20|MUX4B|auto_generated|_~27_combout ;
wire \inst20|MUX4B|auto_generated|_~28_combout ;
wire \inst20|MUX4B|auto_generated|_~29_combout ;
wire \inst3|auto_generated|counter_comb_bita5~COUT ;
wire \inst3|auto_generated|counter_comb_bita6~combout ;
wire \inst23|Add0~9 ;
wire \inst23|Add0~10_combout ;
wire \inst20|MUX4B|auto_generated|_~20_combout ;
wire \inst20|MUX4B|auto_generated|_~21_combout ;
wire \inst20|MUX4B|auto_generated|_~22_combout ;
wire \inst20|MUX4B|auto_generated|_~23_combout ;
wire \inst20|MUX4B|auto_generated|_~24_combout ;
wire \inst3|auto_generated|counter_comb_bita6~COUT ;
wire \inst3|auto_generated|counter_comb_bita7~combout ;
wire \inst23|Add0~11 ;
wire \inst23|Add0~12_combout ;
wire \inst20|MUX4B|auto_generated|_~15_combout ;
wire \inst20|MUX4B|auto_generated|_~16_combout ;
wire \inst20|MUX4B|auto_generated|_~17_combout ;
wire \inst20|MUX4B|auto_generated|_~18_combout ;
wire \inst20|MUX4B|auto_generated|_~19_combout ;
wire \inst3|auto_generated|counter_comb_bita7~COUT ;
wire \inst3|auto_generated|counter_comb_bita8~combout ;
wire \inst23|Add0~13 ;
wire \inst23|Add0~14_combout ;
wire \inst20|MUX4B|auto_generated|_~10_combout ;
wire \inst20|MUX4B|auto_generated|_~11_combout ;
wire \inst20|MUX4B|auto_generated|_~12_combout ;
wire \inst20|MUX4B|auto_generated|_~13_combout ;
wire \inst20|MUX4B|auto_generated|_~14_combout ;
wire \inst3|auto_generated|counter_comb_bita8~COUT ;
wire \inst3|auto_generated|counter_comb_bita9~combout ;
wire \inst23|Add0~15 ;
wire \inst23|Add0~16_combout ;
wire \inst20|MUX4B|auto_generated|_~5_combout ;
wire \inst20|MUX4B|auto_generated|_~6_combout ;
wire \inst20|MUX4B|auto_generated|_~7_combout ;
wire \inst20|MUX4B|auto_generated|_~8_combout ;
wire \inst20|MUX4B|auto_generated|_~9_combout ;
wire \inst3|auto_generated|counter_comb_bita9~COUT ;
wire \inst3|auto_generated|counter_comb_bita10~combout ;
wire \inst23|Add0~17 ;
wire \inst23|Add0~18_combout ;
wire \inst20|MUX4B|auto_generated|_~0_combout ;
wire \inst20|MUX4B|auto_generated|_~1_combout ;
wire \inst20|MUX4B|auto_generated|_~2_combout ;
wire \inst20|MUX4B|auto_generated|_~3_combout ;
wire \inst20|MUX4B|auto_generated|_~4_combout ;
wire \inst10|$00000|auto_generated|result_node[10]~11_combout ;
wire \inst19|$00000|auto_generated|result_node[10]~10_combout ;
wire \inst17|$00000|auto_generated|result_node[10]~10_combout ;
wire \inst10|$00000|auto_generated|result_node[9]~12_combout ;
wire \inst19|$00000|auto_generated|result_node[9]~9_combout ;
wire \inst17|$00000|auto_generated|result_node[9]~9_combout ;
wire \inst10|$00000|auto_generated|result_node[8]~13_combout ;
wire \inst19|$00000|auto_generated|result_node[8]~8_combout ;
wire \inst17|$00000|auto_generated|result_node[8]~8_combout ;
wire \inst10|$00000|auto_generated|result_node[7]~14_combout ;
wire \inst19|$00000|auto_generated|result_node[7]~7_combout ;
wire \inst17|$00000|auto_generated|result_node[7]~7_combout ;
wire \inst10|$00000|auto_generated|result_node[6]~15_combout ;
wire \inst19|$00000|auto_generated|result_node[6]~6_combout ;
wire \inst17|$00000|auto_generated|result_node[6]~6_combout ;
wire \inst10|$00000|auto_generated|result_node[5]~7_combout ;
wire \inst19|$00000|auto_generated|result_node[5]~5_combout ;
wire \inst17|$00000|auto_generated|result_node[5]~5_combout ;
wire \inst10|$00000|auto_generated|result_node[4]~2_combout ;
wire \inst19|$00000|auto_generated|result_node[4]~4_combout ;
wire \inst17|$00000|auto_generated|result_node[4]~4_combout ;
wire \inst10|$00000|auto_generated|result_node[11]~6_combout ;
wire \inst10|$00000|auto_generated|result_node[15]~4_combout ;
wire \inst2|stack_mux~0_combout ;
wire \inst10|$00000|auto_generated|result_node[12]~0_combout ;
wire \inst2|stack_mux~1_combout ;
wire \inst20|inst3|Add2~1_combout ;
wire \inst20|MUX4B|auto_generated|_~35_combout ;
wire \inst20|MUX4B|auto_generated|_~36_combout ;
wire \inst20|MUX4B|auto_generated|_~37_combout ;
wire \inst20|MUX4B|auto_generated|_~38_combout ;
wire \inst20|MUX4B|auto_generated|_~39_combout ;
wire \inst10|$00000|auto_generated|result_node[3]~5_combout ;
wire \inst19|$00000|auto_generated|result_node[3]~3_combout ;
wire \inst17|$00000|auto_generated|result_node[3]~3_combout ;
wire \inst10|$00000|auto_generated|result_node[14]~3_combout ;
wire \inst2|ldr~0_combout ;
wire \inst2|e~0_combout ;
wire \inst2|e~1_combout ;
wire \inst9|inst|n[1]~0_combout ;
wire \inst2|pop~combout ;
wire \inst20|inst3|Add2~0_combout ;
wire \inst20|MUX4B|auto_generated|_~40_combout ;
wire \inst20|MUX4B|auto_generated|_~41_combout ;
wire \inst20|MUX4B|auto_generated|_~42_combout ;
wire \inst20|MUX4B|auto_generated|_~43_combout ;
wire \inst20|MUX4B|auto_generated|_~44_combout ;
wire \inst10|$00000|auto_generated|result_node[2]~10_combout ;
wire \inst19|$00000|auto_generated|result_node[2]~2_combout ;
wire \inst17|$00000|auto_generated|result_node[2]~2_combout ;
wire \inst10|$00000|auto_generated|result_node[13]~1_combout ;
wire \inst2|pc_load~0_combout ;
wire \inst2|WrEn~0_combout ;
wire \inst7|$00000|auto_generated|result_node[2]~2_combout ;
wire \inst12|wen~0_combout ;
wire \inst12|wen~1_combout ;
wire \inst7|$00000|auto_generated|result_node[1]~0_combout ;
wire \inst7|$00000|auto_generated|result_node[0]~1_combout ;
wire \inst10|$00000|auto_generated|result_node[0]~9_combout ;
wire \inst10|$00000|auto_generated|result_node[1]~8_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ;
wire \inst12|Mux4~4_combout ;
wire \inst12|Add3~0_combout ;
wire \inst12|Add1~0_combout ;
wire \inst12|Add0~0_combout ;
wire \inst12|Mux15~0_combout ;
wire \inst8|$00000|auto_generated|result_node[1]~1_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ;
wire \inst22|p~53_combout ;
wire \inst22|p~36_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ;
wire \inst22|p~37_combout ;
wire \inst22|p~38_combout ;
wire \inst22|p~39_combout ;
wire \inst22|p[1]~41 ;
wire \inst22|Add0~0_combout ;
wire \inst22|p[2]~54_combout ;
wire \inst12|Add3~1 ;
wire \inst12|Add3~3 ;
wire \inst12|Add3~4_combout ;
wire \inst12|Add1~1 ;
wire \inst12|Add1~3 ;
wire \inst12|Add1~4_combout ;
wire \inst12|Add0~1 ;
wire \inst12|Add0~3 ;
wire \inst12|Add0~4_combout ;
wire \inst12|Mux13~0_combout ;
wire \inst8|$00000|auto_generated|result_node[3]~3_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ;
wire \inst22|p~78_combout ;
wire \inst22|p~65_combout ;
wire \inst22|p~51_combout ;
wire \inst22|p~32_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ;
wire \inst22|p~33_combout ;
wire \inst22|p~34_combout ;
wire \inst22|p~35_combout ;
wire \inst22|Add0~1 ;
wire \inst22|Add0~3 ;
wire \inst22|Add0~4_combout ;
wire \inst22|p~52_combout ;
wire \inst22|Add0~2_combout ;
wire \inst22|p[2]~55 ;
wire \inst22|Add1~1 ;
wire \inst22|Add1~2_combout ;
wire \inst22|p~66_combout ;
wire \inst22|Add1~0_combout ;
wire \inst22|p[3]~68 ;
wire \inst22|Add2~0_combout ;
wire \inst22|p[4]~79_combout ;
wire \inst12|Add3~5 ;
wire \inst12|Add3~7 ;
wire \inst12|Add3~8_combout ;
wire \inst12|Add1~5 ;
wire \inst12|Add1~7 ;
wire \inst12|Add1~8_combout ;
wire \inst12|Add0~5 ;
wire \inst12|Add0~7 ;
wire \inst12|Add0~8_combout ;
wire \inst12|Mux11~0_combout ;
wire \inst8|$00000|auto_generated|result_node[5]~5_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ;
wire \inst22|p~99_combout ;
wire \inst22|p~88_combout ;
wire \inst22|p~76_combout ;
wire \inst22|p~63_combout ;
wire \inst22|p~49_combout ;
wire \inst22|p~28_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ;
wire \inst22|p~29_combout ;
wire \inst22|p~30_combout ;
wire \inst22|p~31_combout ;
wire \inst22|Add0~5 ;
wire \inst22|Add0~7 ;
wire \inst22|Add0~8_combout ;
wire \inst22|p~50_combout ;
wire \inst22|Add0~6_combout ;
wire \inst22|Add1~3 ;
wire \inst22|Add1~5 ;
wire \inst22|Add1~6_combout ;
wire \inst22|p~64_combout ;
wire \inst22|Add1~4_combout ;
wire \inst22|Add2~1 ;
wire \inst22|Add2~3 ;
wire \inst22|Add2~4_combout ;
wire \inst22|p~77_combout ;
wire \inst22|Add2~2_combout ;
wire \inst22|p[4]~80 ;
wire \inst22|Add3~1 ;
wire \inst22|Add3~2_combout ;
wire \inst22|p~89_combout ;
wire \inst22|Add3~0_combout ;
wire \inst22|p[5]~91 ;
wire \inst22|Add4~0_combout ;
wire \inst22|p[6]~100_combout ;
wire \inst12|Add3~9 ;
wire \inst12|Add3~11 ;
wire \inst12|Add3~12_combout ;
wire \inst12|Add1~9 ;
wire \inst12|Add1~11 ;
wire \inst12|Add1~12_combout ;
wire \inst12|Add0~9 ;
wire \inst12|Add0~11 ;
wire \inst12|Add0~12_combout ;
wire \inst12|Mux9~0_combout ;
wire \inst8|$00000|auto_generated|result_node[7]~7_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ;
wire \inst22|p~116_combout ;
wire \inst22|p~107_combout ;
wire \inst22|p~97_combout ;
wire \inst22|p~86_combout ;
wire \inst22|p~74_combout ;
wire \inst22|p~61_combout ;
wire \inst22|p~47_combout ;
wire \inst22|p~24_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ;
wire \inst22|p~25_combout ;
wire \inst22|p~26_combout ;
wire \inst22|p~27_combout ;
wire \inst22|Add0~9 ;
wire \inst22|Add0~11 ;
wire \inst22|Add0~12_combout ;
wire \inst22|p~48_combout ;
wire \inst22|Add0~10_combout ;
wire \inst22|Add1~7 ;
wire \inst22|Add1~9 ;
wire \inst22|Add1~10_combout ;
wire \inst22|p~62_combout ;
wire \inst22|Add1~8_combout ;
wire \inst22|Add2~5 ;
wire \inst22|Add2~7 ;
wire \inst22|Add2~8_combout ;
wire \inst22|p~75_combout ;
wire \inst22|Add2~6_combout ;
wire \inst22|Add3~3 ;
wire \inst22|Add3~5 ;
wire \inst22|Add3~6_combout ;
wire \inst22|p~87_combout ;
wire \inst22|Add3~4_combout ;
wire \inst22|Add4~1 ;
wire \inst22|Add4~3 ;
wire \inst22|Add4~4_combout ;
wire \inst22|p~98_combout ;
wire \inst22|Add4~2_combout ;
wire \inst22|p[6]~101 ;
wire \inst22|Add5~1 ;
wire \inst22|Add5~2_combout ;
wire \inst22|p~108_combout ;
wire \inst22|Add5~0_combout ;
wire \inst22|p[7]~110 ;
wire \inst22|Add6~0_combout ;
wire \inst22|p[8]~117_combout ;
wire \inst12|Add3~13 ;
wire \inst12|Add3~15 ;
wire \inst12|Add3~16_combout ;
wire \inst12|Add1~13 ;
wire \inst12|Add1~15 ;
wire \inst12|Add1~16_combout ;
wire \inst12|Add0~13 ;
wire \inst12|Add0~15 ;
wire \inst12|Add0~16_combout ;
wire \inst12|Mux7~0_combout ;
wire \inst8|$00000|auto_generated|result_node[9]~9_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ;
wire \inst22|p~129_combout ;
wire \inst22|p~122_combout ;
wire \inst22|p~114_combout ;
wire \inst22|p~105_combout ;
wire \inst22|p~95_combout ;
wire \inst22|p~84_combout ;
wire \inst22|p~72_combout ;
wire \inst22|p~59_combout ;
wire \inst22|p~45_combout ;
wire \inst22|p~20_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ;
wire \inst22|p~21_combout ;
wire \inst22|p~22_combout ;
wire \inst22|p~23_combout ;
wire \inst22|Add0~13 ;
wire \inst22|Add0~15 ;
wire \inst22|Add0~16_combout ;
wire \inst22|p~46_combout ;
wire \inst22|Add0~14_combout ;
wire \inst22|Add1~11 ;
wire \inst22|Add1~13 ;
wire \inst22|Add1~14_combout ;
wire \inst22|p~60_combout ;
wire \inst22|Add1~12_combout ;
wire \inst22|Add2~9 ;
wire \inst22|Add2~11 ;
wire \inst22|Add2~12_combout ;
wire \inst22|p~73_combout ;
wire \inst22|Add2~10_combout ;
wire \inst22|Add3~7 ;
wire \inst22|Add3~9 ;
wire \inst22|Add3~10_combout ;
wire \inst22|p~85_combout ;
wire \inst22|Add3~8_combout ;
wire \inst22|Add4~5 ;
wire \inst22|Add4~7 ;
wire \inst22|Add4~8_combout ;
wire \inst22|p~96_combout ;
wire \inst22|Add4~6_combout ;
wire \inst22|Add5~3 ;
wire \inst22|Add5~5 ;
wire \inst22|Add5~6_combout ;
wire \inst22|p~106_combout ;
wire \inst22|Add5~4_combout ;
wire \inst22|Add6~1 ;
wire \inst22|Add6~3 ;
wire \inst22|Add6~4_combout ;
wire \inst22|p~115_combout ;
wire \inst22|Add6~2_combout ;
wire \inst22|p[8]~118 ;
wire \inst22|Add7~1 ;
wire \inst22|Add7~2_combout ;
wire \inst22|p~123_combout ;
wire \inst22|Add7~0_combout ;
wire \inst22|p[9]~125 ;
wire \inst22|Add8~0_combout ;
wire \inst22|p[10]~130_combout ;
wire \inst12|Add3~17 ;
wire \inst12|Add3~19 ;
wire \inst12|Add3~20_combout ;
wire \inst12|Add1~17 ;
wire \inst12|Add1~19 ;
wire \inst12|Add1~20_combout ;
wire \inst12|Add0~17 ;
wire \inst12|Add0~19 ;
wire \inst12|Add0~20_combout ;
wire \inst12|Mux5~0_combout ;
wire \inst12|Mux4~9_combout ;
wire \inst15|y[0]~0_combout ;
wire \inst15|y[0]~1 ;
wire \inst15|y[1]~2_combout ;
wire \inst15|y[1]~3 ;
wire \inst15|y[2]~4_combout ;
wire \inst15|y[2]~5 ;
wire \inst15|y[3]~6_combout ;
wire \inst15|y[3]~7 ;
wire \inst15|y[4]~8_combout ;
wire \inst15|y[4]~9 ;
wire \inst15|y[5]~10_combout ;
wire \inst15|y[5]~11 ;
wire \inst15|y[6]~12_combout ;
wire \inst15|y[6]~13 ;
wire \inst15|y[7]~14_combout ;
wire \inst15|y[7]~15 ;
wire \inst15|y[8]~16_combout ;
wire \inst15|y[8]~17 ;
wire \inst15|y[9]~18_combout ;
wire \inst15|y[9]~19 ;
wire \inst15|y[10]~20_combout ;
wire \inst2|acc_load~0_combout ;
wire \inst11|DEMUX4|auto_generated|w_anode1w[3]~0_combout ;
wire \inst11|G1~combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ;
wire \inst22|p~134_combout ;
wire \inst22|p~128_combout ;
wire \inst22|p~121_combout ;
wire \inst22|p~113_combout ;
wire \inst22|p~104_combout ;
wire \inst22|p~94_combout ;
wire \inst22|p~83_combout ;
wire \inst22|p~71_combout ;
wire \inst22|p~58_combout ;
wire \inst22|p~44_combout ;
wire \inst22|p~18_combout ;
wire \inst22|p~19_combout ;
wire \inst22|Add0~17 ;
wire \inst22|Add0~18_combout ;
wire \inst22|Add1~15 ;
wire \inst22|Add1~16_combout ;
wire \inst22|Add2~13 ;
wire \inst22|Add2~14_combout ;
wire \inst22|Add3~11 ;
wire \inst22|Add3~12_combout ;
wire \inst22|Add4~9 ;
wire \inst22|Add4~10_combout ;
wire \inst22|Add5~7 ;
wire \inst22|Add5~8_combout ;
wire \inst22|Add6~5 ;
wire \inst22|Add6~6_combout ;
wire \inst22|Add7~3 ;
wire \inst22|Add7~4_combout ;
wire \inst22|Add8~1 ;
wire \inst22|Add8~2_combout ;
wire \inst22|p[10]~131 ;
wire \inst22|Add9~0_combout ;
wire \inst22|p[11]~135_combout ;
wire \inst12|Add4~1 ;
wire \inst12|Add4~3 ;
wire \inst12|Add4~5 ;
wire \inst12|Add4~7 ;
wire \inst12|Add4~9 ;
wire \inst12|Add4~11 ;
wire \inst12|Add4~13 ;
wire \inst12|Add4~15 ;
wire \inst12|Add4~17 ;
wire \inst12|Add4~19 ;
wire \inst12|Add4~21 ;
wire \inst12|Add4~22_combout ;
wire \inst12|Add1~21 ;
wire \inst12|Add1~22_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ;
wire \inst22|p~138_combout ;
wire \inst22|p~133_combout ;
wire \inst22|p~127_combout ;
wire \inst22|p~120_combout ;
wire \inst22|p~112_combout ;
wire \inst22|p~103_combout ;
wire \inst22|p~93_combout ;
wire \inst22|p~82_combout ;
wire \inst22|p~70_combout ;
wire \inst22|p~57_combout ;
wire \inst22|p~43_combout ;
wire \inst22|p~16_combout ;
wire \inst22|p~17_combout ;
wire \inst22|Add0~19 ;
wire \inst22|Add0~20_combout ;
wire \inst22|Add1~17 ;
wire \inst22|Add1~18_combout ;
wire \inst22|Add2~15 ;
wire \inst22|Add2~16_combout ;
wire \inst22|Add3~13 ;
wire \inst22|Add3~14_combout ;
wire \inst22|Add4~11 ;
wire \inst22|Add4~12_combout ;
wire \inst22|Add5~9 ;
wire \inst22|Add5~10_combout ;
wire \inst22|Add6~7 ;
wire \inst22|Add6~8_combout ;
wire \inst22|Add7~5 ;
wire \inst22|Add7~6_combout ;
wire \inst22|Add8~3 ;
wire \inst22|Add8~4_combout ;
wire \inst22|Add9~1 ;
wire \inst22|Add9~2_combout ;
wire \inst22|p[11]~136 ;
wire \inst22|Add10~0_combout ;
wire \inst22|p[12]~139_combout ;
wire \inst12|Add3~21 ;
wire \inst12|Add3~23 ;
wire \inst12|Add3~24_combout ;
wire \inst12|Add1~23 ;
wire \inst12|Add1~24_combout ;
wire \inst12|Add0~21 ;
wire \inst12|Add0~23 ;
wire \inst12|Add0~24_combout ;
wire \inst12|Mux3~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ;
wire \inst22|p~141_combout ;
wire \inst22|p~137_combout ;
wire \inst22|p~132_combout ;
wire \inst22|p~126_combout ;
wire \inst22|p~119_combout ;
wire \inst22|p~111_combout ;
wire \inst22|p~102_combout ;
wire \inst22|p~92_combout ;
wire \inst22|p~81_combout ;
wire \inst22|p~69_combout ;
wire \inst22|p~56_combout ;
wire \inst22|p~42_combout ;
wire \inst22|p~14_combout ;
wire \inst22|p~15_combout ;
wire \inst22|Add0~21 ;
wire \inst22|Add0~22_combout ;
wire \inst22|Add1~19 ;
wire \inst22|Add1~20_combout ;
wire \inst22|Add2~17 ;
wire \inst22|Add2~18_combout ;
wire \inst22|Add3~15 ;
wire \inst22|Add3~16_combout ;
wire \inst22|Add4~13 ;
wire \inst22|Add4~14_combout ;
wire \inst22|Add5~11 ;
wire \inst22|Add5~12_combout ;
wire \inst22|Add6~9 ;
wire \inst22|Add6~10_combout ;
wire \inst22|Add7~7 ;
wire \inst22|Add7~8_combout ;
wire \inst22|Add8~5 ;
wire \inst22|Add8~6_combout ;
wire \inst22|Add9~3 ;
wire \inst22|Add9~4_combout ;
wire \inst22|Add10~1 ;
wire \inst22|Add10~2_combout ;
wire \inst22|p[12]~140 ;
wire \inst22|Add11~0_combout ;
wire \inst22|p[13]~142_combout ;
wire \inst12|Add4~23 ;
wire \inst12|Add4~25 ;
wire \inst12|Add4~26_combout ;
wire \inst12|Add3~25 ;
wire \inst12|Add3~26_combout ;
wire \inst22|p~0_combout ;
wire \inst22|p~1_combout ;
wire \inst22|p~2_combout ;
wire \inst22|p~3_combout ;
wire \inst22|p~4_combout ;
wire \inst22|p~5_combout ;
wire \inst22|p~6_combout ;
wire \inst22|p~7_combout ;
wire \inst22|p~8_combout ;
wire \inst22|p~9_combout ;
wire \inst22|p~10_combout ;
wire \inst22|p~11_combout ;
wire \inst22|p~12_combout ;
wire \inst22|p~13_combout ;
wire \inst22|Add0~23 ;
wire \inst22|Add0~24_combout ;
wire \inst22|Add1~21 ;
wire \inst22|Add1~22_combout ;
wire \inst22|Add2~19 ;
wire \inst22|Add2~20_combout ;
wire \inst22|Add3~17 ;
wire \inst22|Add3~18_combout ;
wire \inst22|Add4~15 ;
wire \inst22|Add4~16_combout ;
wire \inst22|Add5~13 ;
wire \inst22|Add5~14_combout ;
wire \inst22|Add6~11 ;
wire \inst22|Add6~12_combout ;
wire \inst22|Add7~9 ;
wire \inst22|Add7~10_combout ;
wire \inst22|Add8~7 ;
wire \inst22|Add8~8_combout ;
wire \inst22|Add9~5 ;
wire \inst22|Add9~6_combout ;
wire \inst22|Add10~3 ;
wire \inst22|Add10~4_combout ;
wire \inst22|Add11~1 ;
wire \inst22|Add11~2_combout ;
wire \inst22|p[13]~143 ;
wire \inst22|Add12~0_combout ;
wire \inst12|Add4~27 ;
wire \inst12|Add4~28_combout ;
wire \inst12|Add3~27 ;
wire \inst12|Add3~28_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ;
wire \inst12|Add1~25 ;
wire \inst12|Add1~27 ;
wire \inst12|Add1~28_combout ;
wire \inst12|Add0~25 ;
wire \inst12|Add0~27 ;
wire \inst12|Add0~28_combout ;
wire \inst12|Mux1~0_combout ;
wire \inst12|Mux1~1_combout ;
wire \inst12|Mux1~2_combout ;
wire \inst12|Mux1~3_combout ;
wire \inst12|Mux1~4_combout ;
wire \inst11|R0|dffs[14]~1_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ;
wire \inst12|Add1~26_combout ;
wire \inst12|Add0~26_combout ;
wire \inst12|Mux2~0_combout ;
wire \inst12|Mux2~1_combout ;
wire \inst12|Mux2~2_combout ;
wire \inst12|Mux2~3_combout ;
wire \inst11|R0|dffs[13]~2_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ;
wire \inst12|Mux3~1_combout ;
wire \inst12|Add4~24_combout ;
wire \inst12|Mux3~2_combout ;
wire \inst11|R0|dffs[12]~16_combout ;
wire \inst11|R0|dffs[12]~17_combout ;
wire \inst11|R0|dffs[12]~3_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ;
wire \inst12|Add3~22_combout ;
wire \inst12|Add0~22_combout ;
wire \inst12|Mux4~5_combout ;
wire \inst12|Mux4~6_combout ;
wire \inst12|Mux4~7_combout ;
wire \inst12|Mux4~8_combout ;
wire \inst11|R0|dffs[11]~4_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ;
wire \inst12|Mux5~1_combout ;
wire \inst12|Add4~20_combout ;
wire \inst12|Mux5~2_combout ;
wire \inst12|Mux5~3_combout ;
wire \inst11|R0|dffs[10]~5_combout ;
wire \inst8|$00000|auto_generated|result_node[10]~10_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ;
wire \inst12|Add1~18_combout ;
wire \inst12|Add3~18_combout ;
wire \inst12|Add0~18_combout ;
wire \inst12|Mux6~0_combout ;
wire \inst12|Mux6~1_combout ;
wire \inst22|p[9]~124_combout ;
wire \inst12|Add4~18_combout ;
wire \inst12|Mux6~2_combout ;
wire \inst12|Mux6~3_combout ;
wire \inst11|R0|dffs[9]~6_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ;
wire \inst12|Mux7~1_combout ;
wire \inst12|Add4~16_combout ;
wire \inst12|Mux7~2_combout ;
wire \inst12|Mux7~3_combout ;
wire \inst11|R0|dffs[8]~7_combout ;
wire \inst8|$00000|auto_generated|result_node[8]~8_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ;
wire \inst12|Add1~14_combout ;
wire \inst12|Add3~14_combout ;
wire \inst12|Add0~14_combout ;
wire \inst12|Mux8~0_combout ;
wire \inst12|Mux8~1_combout ;
wire \inst22|p[7]~109_combout ;
wire \inst12|Add4~14_combout ;
wire \inst12|Mux8~2_combout ;
wire \inst12|Mux8~3_combout ;
wire \inst11|R0|dffs[7]~8_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ;
wire \inst12|Mux9~1_combout ;
wire \inst12|Add4~12_combout ;
wire \inst12|Mux9~2_combout ;
wire \inst12|Mux9~3_combout ;
wire \inst11|R0|dffs[6]~9_combout ;
wire \inst8|$00000|auto_generated|result_node[6]~6_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ;
wire \inst12|Add1~10_combout ;
wire \inst12|Add3~10_combout ;
wire \inst12|Add0~10_combout ;
wire \inst12|Mux10~0_combout ;
wire \inst12|Mux10~1_combout ;
wire \inst22|p[5]~90_combout ;
wire \inst12|Add4~10_combout ;
wire \inst12|Mux10~2_combout ;
wire \inst12|Mux10~3_combout ;
wire \inst11|R0|dffs[5]~10_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ;
wire \inst12|Mux11~1_combout ;
wire \inst12|Add4~8_combout ;
wire \inst12|Mux11~2_combout ;
wire \inst12|Mux11~3_combout ;
wire \inst11|R0|dffs[4]~11_combout ;
wire \inst8|$00000|auto_generated|result_node[4]~4_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ;
wire \inst12|Add1~6_combout ;
wire \inst12|Add3~6_combout ;
wire \inst12|Add0~6_combout ;
wire \inst12|Mux12~0_combout ;
wire \inst12|Mux12~1_combout ;
wire \inst22|p[3]~67_combout ;
wire \inst12|Add4~6_combout ;
wire \inst12|Mux12~2_combout ;
wire \inst12|Mux12~3_combout ;
wire \inst11|R0|dffs[3]~12_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ;
wire \inst12|Mux13~1_combout ;
wire \inst12|Add4~4_combout ;
wire \inst12|Mux13~2_combout ;
wire \inst12|Mux13~3_combout ;
wire \inst11|R0|dffs[2]~13_combout ;
wire \inst8|$00000|auto_generated|result_node[2]~2_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ;
wire \inst12|Add1~2_combout ;
wire \inst12|Add3~2_combout ;
wire \inst12|Add0~2_combout ;
wire \inst12|Mux14~0_combout ;
wire \inst12|Mux14~1_combout ;
wire \inst22|p[1]~40_combout ;
wire \inst12|Add4~2_combout ;
wire \inst12|Mux14~2_combout ;
wire \inst12|Mux14~3_combout ;
wire \inst11|R0|dffs[1]~14_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ;
wire \inst12|Mux15~1_combout ;
wire \inst12|Add4~0_combout ;
wire \inst12|Mux15~2_combout ;
wire \inst12|Mux15~3_combout ;
wire \inst11|R0|dffs[0]~15_combout ;
wire \inst8|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst11|R0|dffs[15]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ;
wire \inst2|pc_load~1_combout ;
wire \inst2|pc_load~2_combout ;
wire \inst2|pc_load~3_combout ;
wire \inst2|pc_load~4_combout ;
wire \inst2|pc_load~5_combout ;
wire \inst2|pc_load~6_combout ;
wire \inst3|auto_generated|_~0_combout ;
wire \inst20|MUX4B|auto_generated|_~45_combout ;
wire \inst20|MUX4B|auto_generated|_~46_combout ;
wire \inst20|MUX4B|auto_generated|_~47_combout ;
wire \inst20|MUX4B|auto_generated|_~48_combout ;
wire \inst20|MUX4B|auto_generated|_~49_combout ;
wire \inst19|$00000|auto_generated|result_node[1]~1_combout ;
wire \inst17|$00000|auto_generated|result_node[1]~1_combout ;
wire \inst2|jump_mux~combout ;
wire \inst20|MUX4B|auto_generated|_~50_combout ;
wire \inst20|MUX4B|auto_generated|_~51_combout ;
wire \inst20|MUX4B|auto_generated|_~52_combout ;
wire \inst20|MUX4B|auto_generated|_~53_combout ;
wire \inst20|MUX4B|auto_generated|_~54_combout ;
wire \inst19|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst17|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst12|Mux0~9_combout ;
wire \inst22|Add14~0_combout ;
wire \inst22|p~144_combout ;
wire \inst22|p~145_combout ;
wire \inst22|p~146_combout ;
wire \inst22|p~147_combout ;
wire \inst22|p~148_combout ;
wire \inst22|p~149_combout ;
wire \inst22|p~150_combout ;
wire \inst22|p~151_combout ;
wire \inst22|p~152_combout ;
wire \inst22|p~153_combout ;
wire \inst22|p~154_combout ;
wire \inst22|p~155_combout ;
wire \inst22|p~156_combout ;
wire \inst22|p~157_combout ;
wire \inst22|p~158_combout ;
wire \inst22|Add0~25 ;
wire \inst22|Add0~26_combout ;
wire \inst22|Add1~23 ;
wire \inst22|Add1~24_combout ;
wire \inst22|Add2~21 ;
wire \inst22|Add2~22_combout ;
wire \inst22|Add3~19 ;
wire \inst22|Add3~20_combout ;
wire \inst22|Add4~17 ;
wire \inst22|Add4~18_combout ;
wire \inst22|Add5~15 ;
wire \inst22|Add5~16_combout ;
wire \inst22|Add6~13 ;
wire \inst22|Add6~14_combout ;
wire \inst22|Add7~11 ;
wire \inst22|Add7~12_combout ;
wire \inst22|Add8~9 ;
wire \inst22|Add8~10_combout ;
wire \inst22|Add9~7 ;
wire \inst22|Add9~8_combout ;
wire \inst22|Add10~5 ;
wire \inst22|Add10~6_combout ;
wire \inst22|Add11~3 ;
wire \inst22|Add11~4_combout ;
wire \inst22|Add12~1 ;
wire \inst22|Add12~2_combout ;
wire \inst12|Mux0~4_combout ;
wire \inst12|Add4~29 ;
wire \inst12|Add4~30_combout ;
wire \inst12|Mux0~5_combout ;
wire \inst12|Add1~29 ;
wire \inst12|Add1~30_combout ;
wire \inst12|Add0~29 ;
wire \inst12|Add0~30_combout ;
wire \inst12|Add3~29 ;
wire \inst12|Add3~30_combout ;
wire \inst12|Mux0~6_combout ;
wire \inst12|Mux0~7_combout ;
wire \inst12|Mux0~8_combout ;
wire \inst12|Mux3~3_combout ;
wire \inst9|inst1~combout ;
wire [3:0] \inst20|DEMUX4|auto_generated|w_anode38w ;
wire [3:0] \inst20|DEMUX4|auto_generated|w_anode28w ;
wire [3:0] \inst20|DEMUX4|auto_generated|w_anode78w ;
wire [3:0] \inst20|DEMUX4|auto_generated|w_anode68w ;
wire [3:0] \inst11|DEMUX4|auto_generated|w_anode38w ;
wire [3:0] \inst11|DEMUX4|auto_generated|w_anode18w ;
wire [15:0] \inst11|R4|dffs ;
wire [15:0] \inst25|dffs ;
wire [1:0] \inst9|inst2|dffs ;
wire [10:0] \inst3|auto_generated|counter_reg_bit ;
wire [15:0] \inst1|altsyncram_component|auto_generated|q_b ;
wire [15:0] \inst4|dffs ;
wire [3:0] \inst11|DEMUX4|auto_generated|w_anode48w ;
wire [15:0] \inst11|R0|dffs ;
wire [3:0] \inst20|DEMUX4|auto_generated|w_anode1w ;
wire [15:0] \inst20|R4|dffs ;
wire [3:0] \inst20|DEMUX4|auto_generated|w_anode58w ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_a ;
wire [1:0] \inst9|inst|n ;
wire [15:0] \inst11|R2|dffs ;
wire [15:0] \inst20|R5|dffs ;
wire [3:0] \inst20|DEMUX4|auto_generated|w_anode48w ;
wire [15:0] \inst11|R1|dffs ;
wire [15:0] \inst20|R6|dffs ;
wire [15:0] \inst11|R3|dffs ;
wire [15:0] \inst20|R3|dffs ;
wire [15:0] \inst22|p ;
wire [3:0] \inst11|DEMUX4|auto_generated|w_anode28w ;
wire [15:0] \inst24|dffs ;
wire [2:0] \inst20|inst2|dffs ;
wire [15:0] \inst20|R7|dffs ;
wire [15:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst20|R1|dffs ;
wire [15:0] \inst20|R2|dffs ;
wire [3:0] \inst20|DEMUX4|auto_generated|w_anode18w ;
wire [15:0] \inst20|R0|dffs ;

wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [15] = \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [15] = \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [14] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [14] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [13] = \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [13] = \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [12] = \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [12] = \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [11] = \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [11] = \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [10] = \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [10] = \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [9] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [9] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [8] = \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [8] = \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [7] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [6] = \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [5] = \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [4] = \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [3] = \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [2] = \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [1] = \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

cycloneive_io_obuf \alu_out[15]~output (
	.i(\inst12|Mux0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[15]),
	.obar());
// synopsys translate_off
defparam \alu_out[15]~output .bus_hold = "false";
defparam \alu_out[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[14]~output (
	.i(\inst12|Mux1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[14]),
	.obar());
// synopsys translate_off
defparam \alu_out[14]~output .bus_hold = "false";
defparam \alu_out[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[13]~output (
	.i(\inst12|Mux2~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[13]),
	.obar());
// synopsys translate_off
defparam \alu_out[13]~output .bus_hold = "false";
defparam \alu_out[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[12]~output (
	.i(\inst12|Mux3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[12]),
	.obar());
// synopsys translate_off
defparam \alu_out[12]~output .bus_hold = "false";
defparam \alu_out[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[11]~output (
	.i(\inst12|Mux4~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[11]),
	.obar());
// synopsys translate_off
defparam \alu_out[11]~output .bus_hold = "false";
defparam \alu_out[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[10]~output (
	.i(\inst12|Mux5~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[10]),
	.obar());
// synopsys translate_off
defparam \alu_out[10]~output .bus_hold = "false";
defparam \alu_out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[9]~output (
	.i(\inst12|Mux6~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[9]),
	.obar());
// synopsys translate_off
defparam \alu_out[9]~output .bus_hold = "false";
defparam \alu_out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[8]~output (
	.i(\inst12|Mux7~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[8]),
	.obar());
// synopsys translate_off
defparam \alu_out[8]~output .bus_hold = "false";
defparam \alu_out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[7]~output (
	.i(\inst12|Mux8~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[7]),
	.obar());
// synopsys translate_off
defparam \alu_out[7]~output .bus_hold = "false";
defparam \alu_out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[6]~output (
	.i(\inst12|Mux9~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[6]),
	.obar());
// synopsys translate_off
defparam \alu_out[6]~output .bus_hold = "false";
defparam \alu_out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[5]~output (
	.i(\inst12|Mux10~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[5]),
	.obar());
// synopsys translate_off
defparam \alu_out[5]~output .bus_hold = "false";
defparam \alu_out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[4]~output (
	.i(\inst12|Mux11~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[4]),
	.obar());
// synopsys translate_off
defparam \alu_out[4]~output .bus_hold = "false";
defparam \alu_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[3]~output (
	.i(\inst12|Mux12~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[3]),
	.obar());
// synopsys translate_off
defparam \alu_out[3]~output .bus_hold = "false";
defparam \alu_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[2]~output (
	.i(\inst12|Mux13~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[2]),
	.obar());
// synopsys translate_off
defparam \alu_out[2]~output .bus_hold = "false";
defparam \alu_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[1]~output (
	.i(\inst12|Mux14~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[1]),
	.obar());
// synopsys translate_off
defparam \alu_out[1]~output .bus_hold = "false";
defparam \alu_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \alu_out[0]~output (
	.i(\inst12|Mux15~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[0]),
	.obar());
// synopsys translate_off
defparam \alu_out[0]~output .bus_hold = "false";
defparam \alu_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[15]~output (
	.i(\inst10|$00000|auto_generated|result_node[15]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[15]),
	.obar());
// synopsys translate_off
defparam \ir_mux[15]~output .bus_hold = "false";
defparam \ir_mux[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[14]~output (
	.i(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[14]),
	.obar());
// synopsys translate_off
defparam \ir_mux[14]~output .bus_hold = "false";
defparam \ir_mux[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[13]~output (
	.i(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[13]),
	.obar());
// synopsys translate_off
defparam \ir_mux[13]~output .bus_hold = "false";
defparam \ir_mux[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[12]~output (
	.i(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[12]),
	.obar());
// synopsys translate_off
defparam \ir_mux[12]~output .bus_hold = "false";
defparam \ir_mux[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[11]~output (
	.i(\inst10|$00000|auto_generated|result_node[11]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[11]),
	.obar());
// synopsys translate_off
defparam \ir_mux[11]~output .bus_hold = "false";
defparam \ir_mux[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[10]~output (
	.i(\inst10|$00000|auto_generated|result_node[10]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[10]),
	.obar());
// synopsys translate_off
defparam \ir_mux[10]~output .bus_hold = "false";
defparam \ir_mux[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[9]~output (
	.i(\inst10|$00000|auto_generated|result_node[9]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[9]),
	.obar());
// synopsys translate_off
defparam \ir_mux[9]~output .bus_hold = "false";
defparam \ir_mux[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[8]~output (
	.i(\inst10|$00000|auto_generated|result_node[8]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[8]),
	.obar());
// synopsys translate_off
defparam \ir_mux[8]~output .bus_hold = "false";
defparam \ir_mux[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[7]~output (
	.i(\inst10|$00000|auto_generated|result_node[7]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[7]),
	.obar());
// synopsys translate_off
defparam \ir_mux[7]~output .bus_hold = "false";
defparam \ir_mux[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[6]~output (
	.i(\inst10|$00000|auto_generated|result_node[6]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[6]),
	.obar());
// synopsys translate_off
defparam \ir_mux[6]~output .bus_hold = "false";
defparam \ir_mux[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[5]~output (
	.i(\inst10|$00000|auto_generated|result_node[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[5]),
	.obar());
// synopsys translate_off
defparam \ir_mux[5]~output .bus_hold = "false";
defparam \ir_mux[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[4]~output (
	.i(\inst10|$00000|auto_generated|result_node[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[4]),
	.obar());
// synopsys translate_off
defparam \ir_mux[4]~output .bus_hold = "false";
defparam \ir_mux[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[3]~output (
	.i(\inst10|$00000|auto_generated|result_node[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[3]),
	.obar());
// synopsys translate_off
defparam \ir_mux[3]~output .bus_hold = "false";
defparam \ir_mux[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[2]~output (
	.i(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[2]),
	.obar());
// synopsys translate_off
defparam \ir_mux[2]~output .bus_hold = "false";
defparam \ir_mux[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[1]~output (
	.i(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[1]),
	.obar());
// synopsys translate_off
defparam \ir_mux[1]~output .bus_hold = "false";
defparam \ir_mux[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[0]~output (
	.i(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[0]),
	.obar());
// synopsys translate_off
defparam \ir_mux[0]~output .bus_hold = "false";
defparam \ir_mux[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \state[2]~output (
	.i(\inst9|inst2|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[2]),
	.obar());
// synopsys translate_off
defparam \state[2]~output .bus_hold = "false";
defparam \state[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \state[1]~output (
	.i(\inst9|inst2|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[1]),
	.obar());
// synopsys translate_off
defparam \state[1]~output .bus_hold = "false";
defparam \state[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \state[0]~output (
	.i(!\inst9|inst1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[0]),
	.obar());
// synopsys translate_off
defparam \state[0]~output .bus_hold = "false";
defparam \state[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[15]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[15]),
	.obar());
// synopsys translate_off
defparam \data_b[15]~output .bus_hold = "false";
defparam \data_b[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[14]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[14]),
	.obar());
// synopsys translate_off
defparam \data_b[14]~output .bus_hold = "false";
defparam \data_b[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[13]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[13]),
	.obar());
// synopsys translate_off
defparam \data_b[13]~output .bus_hold = "false";
defparam \data_b[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[12]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[12]),
	.obar());
// synopsys translate_off
defparam \data_b[12]~output .bus_hold = "false";
defparam \data_b[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[11]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[11]),
	.obar());
// synopsys translate_off
defparam \data_b[11]~output .bus_hold = "false";
defparam \data_b[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[10]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[10]),
	.obar());
// synopsys translate_off
defparam \data_b[10]~output .bus_hold = "false";
defparam \data_b[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[9]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[9]),
	.obar());
// synopsys translate_off
defparam \data_b[9]~output .bus_hold = "false";
defparam \data_b[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[8]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[8]),
	.obar());
// synopsys translate_off
defparam \data_b[8]~output .bus_hold = "false";
defparam \data_b[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[7]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[7]),
	.obar());
// synopsys translate_off
defparam \data_b[7]~output .bus_hold = "false";
defparam \data_b[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[6]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[6]),
	.obar());
// synopsys translate_off
defparam \data_b[6]~output .bus_hold = "false";
defparam \data_b[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[5]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[5]),
	.obar());
// synopsys translate_off
defparam \data_b[5]~output .bus_hold = "false";
defparam \data_b[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[4]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[4]),
	.obar());
// synopsys translate_off
defparam \data_b[4]~output .bus_hold = "false";
defparam \data_b[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[3]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[3]),
	.obar());
// synopsys translate_off
defparam \data_b[3]~output .bus_hold = "false";
defparam \data_b[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[2]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[2]),
	.obar());
// synopsys translate_off
defparam \data_b[2]~output .bus_hold = "false";
defparam \data_b[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[1]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[1]),
	.obar());
// synopsys translate_off
defparam \data_b[1]~output .bus_hold = "false";
defparam \data_b[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_b[0]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_b[0]),
	.obar());
// synopsys translate_off
defparam \data_b[0]~output .bus_hold = "false";
defparam \data_b[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[15]~output (
	.i(\inst11|R0|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[15]),
	.obar());
// synopsys translate_off
defparam \r0[15]~output .bus_hold = "false";
defparam \r0[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[14]~output (
	.i(\inst11|R0|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[14]),
	.obar());
// synopsys translate_off
defparam \r0[14]~output .bus_hold = "false";
defparam \r0[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[13]~output (
	.i(\inst11|R0|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[13]),
	.obar());
// synopsys translate_off
defparam \r0[13]~output .bus_hold = "false";
defparam \r0[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[12]~output (
	.i(\inst11|R0|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[12]),
	.obar());
// synopsys translate_off
defparam \r0[12]~output .bus_hold = "false";
defparam \r0[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[11]~output (
	.i(\inst11|R0|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[11]),
	.obar());
// synopsys translate_off
defparam \r0[11]~output .bus_hold = "false";
defparam \r0[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[10]~output (
	.i(\inst11|R0|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[10]),
	.obar());
// synopsys translate_off
defparam \r0[10]~output .bus_hold = "false";
defparam \r0[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[9]~output (
	.i(\inst11|R0|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[9]),
	.obar());
// synopsys translate_off
defparam \r0[9]~output .bus_hold = "false";
defparam \r0[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[8]~output (
	.i(\inst11|R0|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[8]),
	.obar());
// synopsys translate_off
defparam \r0[8]~output .bus_hold = "false";
defparam \r0[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[7]~output (
	.i(\inst11|R0|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[7]),
	.obar());
// synopsys translate_off
defparam \r0[7]~output .bus_hold = "false";
defparam \r0[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[6]~output (
	.i(\inst11|R0|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[6]),
	.obar());
// synopsys translate_off
defparam \r0[6]~output .bus_hold = "false";
defparam \r0[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[5]~output (
	.i(\inst11|R0|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[5]),
	.obar());
// synopsys translate_off
defparam \r0[5]~output .bus_hold = "false";
defparam \r0[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[4]~output (
	.i(\inst11|R0|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[4]),
	.obar());
// synopsys translate_off
defparam \r0[4]~output .bus_hold = "false";
defparam \r0[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[3]~output (
	.i(\inst11|R0|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[3]),
	.obar());
// synopsys translate_off
defparam \r0[3]~output .bus_hold = "false";
defparam \r0[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[2]~output (
	.i(\inst11|R0|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[2]),
	.obar());
// synopsys translate_off
defparam \r0[2]~output .bus_hold = "false";
defparam \r0[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[1]~output (
	.i(\inst11|R0|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[1]),
	.obar());
// synopsys translate_off
defparam \r0[1]~output .bus_hold = "false";
defparam \r0[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[0]~output (
	.i(\inst11|R0|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[0]),
	.obar());
// synopsys translate_off
defparam \r0[0]~output .bus_hold = "false";
defparam \r0[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[15]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[15]),
	.obar());
// synopsys translate_off
defparam \data_a[15]~output .bus_hold = "false";
defparam \data_a[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[14]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[14]),
	.obar());
// synopsys translate_off
defparam \data_a[14]~output .bus_hold = "false";
defparam \data_a[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[13]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[13]),
	.obar());
// synopsys translate_off
defparam \data_a[13]~output .bus_hold = "false";
defparam \data_a[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[12]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[12]),
	.obar());
// synopsys translate_off
defparam \data_a[12]~output .bus_hold = "false";
defparam \data_a[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[11]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[11]),
	.obar());
// synopsys translate_off
defparam \data_a[11]~output .bus_hold = "false";
defparam \data_a[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[10]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[10]),
	.obar());
// synopsys translate_off
defparam \data_a[10]~output .bus_hold = "false";
defparam \data_a[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[9]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[9]),
	.obar());
// synopsys translate_off
defparam \data_a[9]~output .bus_hold = "false";
defparam \data_a[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[8]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[8]),
	.obar());
// synopsys translate_off
defparam \data_a[8]~output .bus_hold = "false";
defparam \data_a[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[7]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[7]),
	.obar());
// synopsys translate_off
defparam \data_a[7]~output .bus_hold = "false";
defparam \data_a[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[6]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[6]),
	.obar());
// synopsys translate_off
defparam \data_a[6]~output .bus_hold = "false";
defparam \data_a[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[5]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[5]),
	.obar());
// synopsys translate_off
defparam \data_a[5]~output .bus_hold = "false";
defparam \data_a[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[4]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[4]),
	.obar());
// synopsys translate_off
defparam \data_a[4]~output .bus_hold = "false";
defparam \data_a[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[3]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[3]),
	.obar());
// synopsys translate_off
defparam \data_a[3]~output .bus_hold = "false";
defparam \data_a[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[2]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[2]),
	.obar());
// synopsys translate_off
defparam \data_a[2]~output .bus_hold = "false";
defparam \data_a[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[1]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[1]),
	.obar());
// synopsys translate_off
defparam \data_a[1]~output .bus_hold = "false";
defparam \data_a[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_a[0]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_a[0]),
	.obar());
// synopsys translate_off
defparam \data_a[0]~output .bus_hold = "false";
defparam \data_a[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_out[10]~output (
	.i(\inst3|auto_generated|counter_reg_bit [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[10]),
	.obar());
// synopsys translate_off
defparam \pc_out[10]~output .bus_hold = "false";
defparam \pc_out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_out[9]~output (
	.i(\inst3|auto_generated|counter_reg_bit [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[9]),
	.obar());
// synopsys translate_off
defparam \pc_out[9]~output .bus_hold = "false";
defparam \pc_out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_out[8]~output (
	.i(\inst3|auto_generated|counter_reg_bit [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[8]),
	.obar());
// synopsys translate_off
defparam \pc_out[8]~output .bus_hold = "false";
defparam \pc_out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_out[7]~output (
	.i(\inst3|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[7]),
	.obar());
// synopsys translate_off
defparam \pc_out[7]~output .bus_hold = "false";
defparam \pc_out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_out[6]~output (
	.i(\inst3|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[6]),
	.obar());
// synopsys translate_off
defparam \pc_out[6]~output .bus_hold = "false";
defparam \pc_out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_out[5]~output (
	.i(\inst3|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[5]),
	.obar());
// synopsys translate_off
defparam \pc_out[5]~output .bus_hold = "false";
defparam \pc_out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_out[4]~output (
	.i(\inst3|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[4]),
	.obar());
// synopsys translate_off
defparam \pc_out[4]~output .bus_hold = "false";
defparam \pc_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_out[3]~output (
	.i(\inst3|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[3]),
	.obar());
// synopsys translate_off
defparam \pc_out[3]~output .bus_hold = "false";
defparam \pc_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_out[2]~output (
	.i(\inst3|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[2]),
	.obar());
// synopsys translate_off
defparam \pc_out[2]~output .bus_hold = "false";
defparam \pc_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_out[1]~output (
	.i(\inst3|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[1]),
	.obar());
// synopsys translate_off
defparam \pc_out[1]~output .bus_hold = "false";
defparam \pc_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_out[0]~output (
	.i(\inst3|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[0]),
	.obar());
// synopsys translate_off
defparam \pc_out[0]~output .bus_hold = "false";
defparam \pc_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[15]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[15]),
	.obar());
// synopsys translate_off
defparam \prog[15]~output .bus_hold = "false";
defparam \prog[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[14]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[14]),
	.obar());
// synopsys translate_off
defparam \prog[14]~output .bus_hold = "false";
defparam \prog[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[13]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[13]),
	.obar());
// synopsys translate_off
defparam \prog[13]~output .bus_hold = "false";
defparam \prog[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[12]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[12]),
	.obar());
// synopsys translate_off
defparam \prog[12]~output .bus_hold = "false";
defparam \prog[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[11]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[11]),
	.obar());
// synopsys translate_off
defparam \prog[11]~output .bus_hold = "false";
defparam \prog[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[10]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[10]),
	.obar());
// synopsys translate_off
defparam \prog[10]~output .bus_hold = "false";
defparam \prog[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[9]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[9]),
	.obar());
// synopsys translate_off
defparam \prog[9]~output .bus_hold = "false";
defparam \prog[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[8]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[8]),
	.obar());
// synopsys translate_off
defparam \prog[8]~output .bus_hold = "false";
defparam \prog[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[7]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[7]),
	.obar());
// synopsys translate_off
defparam \prog[7]~output .bus_hold = "false";
defparam \prog[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[6]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[6]),
	.obar());
// synopsys translate_off
defparam \prog[6]~output .bus_hold = "false";
defparam \prog[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[5]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[5]),
	.obar());
// synopsys translate_off
defparam \prog[5]~output .bus_hold = "false";
defparam \prog[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[4]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[4]),
	.obar());
// synopsys translate_off
defparam \prog[4]~output .bus_hold = "false";
defparam \prog[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[3]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[3]),
	.obar());
// synopsys translate_off
defparam \prog[3]~output .bus_hold = "false";
defparam \prog[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[2]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[2]),
	.obar());
// synopsys translate_off
defparam \prog[2]~output .bus_hold = "false";
defparam \prog[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[1]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[1]),
	.obar());
// synopsys translate_off
defparam \prog[1]~output .bus_hold = "false";
defparam \prog[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \prog[0]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(prog[0]),
	.obar());
// synopsys translate_off
defparam \prog[0]~output .bus_hold = "false";
defparam \prog[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[15]~output (
	.i(\inst11|R1|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[15]),
	.obar());
// synopsys translate_off
defparam \r1[15]~output .bus_hold = "false";
defparam \r1[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[14]~output (
	.i(\inst11|R1|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[14]),
	.obar());
// synopsys translate_off
defparam \r1[14]~output .bus_hold = "false";
defparam \r1[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[13]~output (
	.i(\inst11|R1|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[13]),
	.obar());
// synopsys translate_off
defparam \r1[13]~output .bus_hold = "false";
defparam \r1[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[12]~output (
	.i(\inst11|R1|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[12]),
	.obar());
// synopsys translate_off
defparam \r1[12]~output .bus_hold = "false";
defparam \r1[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[11]~output (
	.i(\inst11|R1|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[11]),
	.obar());
// synopsys translate_off
defparam \r1[11]~output .bus_hold = "false";
defparam \r1[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[10]~output (
	.i(\inst11|R1|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[10]),
	.obar());
// synopsys translate_off
defparam \r1[10]~output .bus_hold = "false";
defparam \r1[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[9]~output (
	.i(\inst11|R1|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[9]),
	.obar());
// synopsys translate_off
defparam \r1[9]~output .bus_hold = "false";
defparam \r1[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[8]~output (
	.i(\inst11|R1|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[8]),
	.obar());
// synopsys translate_off
defparam \r1[8]~output .bus_hold = "false";
defparam \r1[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[7]~output (
	.i(\inst11|R1|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[7]),
	.obar());
// synopsys translate_off
defparam \r1[7]~output .bus_hold = "false";
defparam \r1[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[6]~output (
	.i(\inst11|R1|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[6]),
	.obar());
// synopsys translate_off
defparam \r1[6]~output .bus_hold = "false";
defparam \r1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[5]~output (
	.i(\inst11|R1|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[5]),
	.obar());
// synopsys translate_off
defparam \r1[5]~output .bus_hold = "false";
defparam \r1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[4]~output (
	.i(\inst11|R1|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[4]),
	.obar());
// synopsys translate_off
defparam \r1[4]~output .bus_hold = "false";
defparam \r1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[3]~output (
	.i(\inst11|R1|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[3]),
	.obar());
// synopsys translate_off
defparam \r1[3]~output .bus_hold = "false";
defparam \r1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[2]~output (
	.i(\inst11|R1|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[2]),
	.obar());
// synopsys translate_off
defparam \r1[2]~output .bus_hold = "false";
defparam \r1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[1]~output (
	.i(\inst11|R1|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[1]),
	.obar());
// synopsys translate_off
defparam \r1[1]~output .bus_hold = "false";
defparam \r1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[0]~output (
	.i(\inst11|R1|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[0]),
	.obar());
// synopsys translate_off
defparam \r1[0]~output .bus_hold = "false";
defparam \r1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[15]~output (
	.i(\inst11|R2|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[15]),
	.obar());
// synopsys translate_off
defparam \r2[15]~output .bus_hold = "false";
defparam \r2[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[14]~output (
	.i(\inst11|R2|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[14]),
	.obar());
// synopsys translate_off
defparam \r2[14]~output .bus_hold = "false";
defparam \r2[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[13]~output (
	.i(\inst11|R2|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[13]),
	.obar());
// synopsys translate_off
defparam \r2[13]~output .bus_hold = "false";
defparam \r2[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[12]~output (
	.i(\inst11|R2|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[12]),
	.obar());
// synopsys translate_off
defparam \r2[12]~output .bus_hold = "false";
defparam \r2[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[11]~output (
	.i(\inst11|R2|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[11]),
	.obar());
// synopsys translate_off
defparam \r2[11]~output .bus_hold = "false";
defparam \r2[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[10]~output (
	.i(\inst11|R2|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[10]),
	.obar());
// synopsys translate_off
defparam \r2[10]~output .bus_hold = "false";
defparam \r2[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[9]~output (
	.i(\inst11|R2|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[9]),
	.obar());
// synopsys translate_off
defparam \r2[9]~output .bus_hold = "false";
defparam \r2[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[8]~output (
	.i(\inst11|R2|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[8]),
	.obar());
// synopsys translate_off
defparam \r2[8]~output .bus_hold = "false";
defparam \r2[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[7]~output (
	.i(\inst11|R2|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[7]),
	.obar());
// synopsys translate_off
defparam \r2[7]~output .bus_hold = "false";
defparam \r2[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[6]~output (
	.i(\inst11|R2|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[6]),
	.obar());
// synopsys translate_off
defparam \r2[6]~output .bus_hold = "false";
defparam \r2[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[5]~output (
	.i(\inst11|R2|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[5]),
	.obar());
// synopsys translate_off
defparam \r2[5]~output .bus_hold = "false";
defparam \r2[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[4]~output (
	.i(\inst11|R2|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[4]),
	.obar());
// synopsys translate_off
defparam \r2[4]~output .bus_hold = "false";
defparam \r2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[3]~output (
	.i(\inst11|R2|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[3]),
	.obar());
// synopsys translate_off
defparam \r2[3]~output .bus_hold = "false";
defparam \r2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[2]~output (
	.i(\inst11|R2|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[2]),
	.obar());
// synopsys translate_off
defparam \r2[2]~output .bus_hold = "false";
defparam \r2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[1]~output (
	.i(\inst11|R2|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[1]),
	.obar());
// synopsys translate_off
defparam \r2[1]~output .bus_hold = "false";
defparam \r2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[0]~output (
	.i(\inst11|R2|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[0]),
	.obar());
// synopsys translate_off
defparam \r2[0]~output .bus_hold = "false";
defparam \r2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[15]~output (
	.i(\inst11|R3|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[15]),
	.obar());
// synopsys translate_off
defparam \r3[15]~output .bus_hold = "false";
defparam \r3[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[14]~output (
	.i(\inst11|R3|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[14]),
	.obar());
// synopsys translate_off
defparam \r3[14]~output .bus_hold = "false";
defparam \r3[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[13]~output (
	.i(\inst11|R3|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[13]),
	.obar());
// synopsys translate_off
defparam \r3[13]~output .bus_hold = "false";
defparam \r3[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[12]~output (
	.i(\inst11|R3|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[12]),
	.obar());
// synopsys translate_off
defparam \r3[12]~output .bus_hold = "false";
defparam \r3[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[11]~output (
	.i(\inst11|R3|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[11]),
	.obar());
// synopsys translate_off
defparam \r3[11]~output .bus_hold = "false";
defparam \r3[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[10]~output (
	.i(\inst11|R3|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[10]),
	.obar());
// synopsys translate_off
defparam \r3[10]~output .bus_hold = "false";
defparam \r3[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[9]~output (
	.i(\inst11|R3|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[9]),
	.obar());
// synopsys translate_off
defparam \r3[9]~output .bus_hold = "false";
defparam \r3[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[8]~output (
	.i(\inst11|R3|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[8]),
	.obar());
// synopsys translate_off
defparam \r3[8]~output .bus_hold = "false";
defparam \r3[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[7]~output (
	.i(\inst11|R3|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[7]),
	.obar());
// synopsys translate_off
defparam \r3[7]~output .bus_hold = "false";
defparam \r3[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[6]~output (
	.i(\inst11|R3|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[6]),
	.obar());
// synopsys translate_off
defparam \r3[6]~output .bus_hold = "false";
defparam \r3[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[5]~output (
	.i(\inst11|R3|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[5]),
	.obar());
// synopsys translate_off
defparam \r3[5]~output .bus_hold = "false";
defparam \r3[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[4]~output (
	.i(\inst11|R3|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[4]),
	.obar());
// synopsys translate_off
defparam \r3[4]~output .bus_hold = "false";
defparam \r3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[3]~output (
	.i(\inst11|R3|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[3]),
	.obar());
// synopsys translate_off
defparam \r3[3]~output .bus_hold = "false";
defparam \r3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[2]~output (
	.i(\inst11|R3|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[2]),
	.obar());
// synopsys translate_off
defparam \r3[2]~output .bus_hold = "false";
defparam \r3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[1]~output (
	.i(\inst11|R3|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[1]),
	.obar());
// synopsys translate_off
defparam \r3[1]~output .bus_hold = "false";
defparam \r3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[0]~output (
	.i(\inst11|R3|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[0]),
	.obar());
// synopsys translate_off
defparam \r3[0]~output .bus_hold = "false";
defparam \r3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[15]~output (
	.i(\inst11|R4|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[15]),
	.obar());
// synopsys translate_off
defparam \r4[15]~output .bus_hold = "false";
defparam \r4[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[14]~output (
	.i(\inst11|R4|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[14]),
	.obar());
// synopsys translate_off
defparam \r4[14]~output .bus_hold = "false";
defparam \r4[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[13]~output (
	.i(\inst11|R4|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[13]),
	.obar());
// synopsys translate_off
defparam \r4[13]~output .bus_hold = "false";
defparam \r4[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[12]~output (
	.i(\inst11|R4|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[12]),
	.obar());
// synopsys translate_off
defparam \r4[12]~output .bus_hold = "false";
defparam \r4[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[11]~output (
	.i(\inst11|R4|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[11]),
	.obar());
// synopsys translate_off
defparam \r4[11]~output .bus_hold = "false";
defparam \r4[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[10]~output (
	.i(\inst11|R4|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[10]),
	.obar());
// synopsys translate_off
defparam \r4[10]~output .bus_hold = "false";
defparam \r4[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[9]~output (
	.i(\inst11|R4|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[9]),
	.obar());
// synopsys translate_off
defparam \r4[9]~output .bus_hold = "false";
defparam \r4[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[8]~output (
	.i(\inst11|R4|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[8]),
	.obar());
// synopsys translate_off
defparam \r4[8]~output .bus_hold = "false";
defparam \r4[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[7]~output (
	.i(\inst11|R4|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[7]),
	.obar());
// synopsys translate_off
defparam \r4[7]~output .bus_hold = "false";
defparam \r4[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[6]~output (
	.i(\inst11|R4|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[6]),
	.obar());
// synopsys translate_off
defparam \r4[6]~output .bus_hold = "false";
defparam \r4[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[5]~output (
	.i(\inst11|R4|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[5]),
	.obar());
// synopsys translate_off
defparam \r4[5]~output .bus_hold = "false";
defparam \r4[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[4]~output (
	.i(\inst11|R4|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[4]),
	.obar());
// synopsys translate_off
defparam \r4[4]~output .bus_hold = "false";
defparam \r4[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[3]~output (
	.i(\inst11|R4|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[3]),
	.obar());
// synopsys translate_off
defparam \r4[3]~output .bus_hold = "false";
defparam \r4[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[2]~output (
	.i(\inst11|R4|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[2]),
	.obar());
// synopsys translate_off
defparam \r4[2]~output .bus_hold = "false";
defparam \r4[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[1]~output (
	.i(\inst11|R4|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[1]),
	.obar());
// synopsys translate_off
defparam \r4[1]~output .bus_hold = "false";
defparam \r4[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[0]~output (
	.i(\inst11|R4|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[0]),
	.obar());
// synopsys translate_off
defparam \r4[0]~output .bus_hold = "false";
defparam \r4[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \stack_out[10]~output (
	.i(\inst20|MUX4B|auto_generated|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[10]),
	.obar());
// synopsys translate_off
defparam \stack_out[10]~output .bus_hold = "false";
defparam \stack_out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \stack_out[9]~output (
	.i(\inst20|MUX4B|auto_generated|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[9]),
	.obar());
// synopsys translate_off
defparam \stack_out[9]~output .bus_hold = "false";
defparam \stack_out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \stack_out[8]~output (
	.i(\inst20|MUX4B|auto_generated|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[8]),
	.obar());
// synopsys translate_off
defparam \stack_out[8]~output .bus_hold = "false";
defparam \stack_out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \stack_out[7]~output (
	.i(\inst20|MUX4B|auto_generated|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[7]),
	.obar());
// synopsys translate_off
defparam \stack_out[7]~output .bus_hold = "false";
defparam \stack_out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \stack_out[6]~output (
	.i(\inst20|MUX4B|auto_generated|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[6]),
	.obar());
// synopsys translate_off
defparam \stack_out[6]~output .bus_hold = "false";
defparam \stack_out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \stack_out[5]~output (
	.i(\inst20|MUX4B|auto_generated|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[5]),
	.obar());
// synopsys translate_off
defparam \stack_out[5]~output .bus_hold = "false";
defparam \stack_out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \stack_out[4]~output (
	.i(\inst20|MUX4B|auto_generated|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[4]),
	.obar());
// synopsys translate_off
defparam \stack_out[4]~output .bus_hold = "false";
defparam \stack_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \stack_out[3]~output (
	.i(\inst20|MUX4B|auto_generated|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[3]),
	.obar());
// synopsys translate_off
defparam \stack_out[3]~output .bus_hold = "false";
defparam \stack_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \stack_out[2]~output (
	.i(\inst20|MUX4B|auto_generated|_~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[2]),
	.obar());
// synopsys translate_off
defparam \stack_out[2]~output .bus_hold = "false";
defparam \stack_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \stack_out[1]~output (
	.i(\inst20|MUX4B|auto_generated|_~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[1]),
	.obar());
// synopsys translate_off
defparam \stack_out[1]~output .bus_hold = "false";
defparam \stack_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \stack_out[0]~output (
	.i(\inst20|MUX4B|auto_generated|_~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stack_out[0]),
	.obar());
// synopsys translate_off
defparam \stack_out[0]~output .bus_hold = "false";
defparam \stack_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita0~combout  = \inst3|auto_generated|counter_reg_bit [0] $ (VCC)
// \inst3|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst3|auto_generated|counter_reg_bit [0])

	.dataa(\inst3|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst3|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[0]~0_wirecell (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[0]~0_wirecell_combout  = !\inst19|$00000|auto_generated|result_node[0]~0_combout 

	.dataa(\inst19|$00000|auto_generated|result_node[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[0]~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[0]~0_wirecell .lut_mask = 16'h5555;
defparam \inst19|$00000|auto_generated|result_node[0]~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita1~combout  = (\inst3|auto_generated|counter_reg_bit [1] & (!\inst3|auto_generated|counter_comb_bita0~COUT )) # (!\inst3|auto_generated|counter_reg_bit [1] & ((\inst3|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst3|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst3|auto_generated|counter_comb_bita0~COUT ) # (!\inst3|auto_generated|counter_reg_bit [1]))

	.dataa(\inst3|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst3|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~0 (
// Equation(s):
// \inst23|Add0~0_combout  = (\inst19|$00000|auto_generated|result_node[1]~1_combout  & (\inst19|$00000|auto_generated|result_node[0]~0_combout  $ (VCC))) # (!\inst19|$00000|auto_generated|result_node[1]~1_combout  & 
// (\inst19|$00000|auto_generated|result_node[0]~0_combout  & VCC))
// \inst23|Add0~1  = CARRY((\inst19|$00000|auto_generated|result_node[1]~1_combout  & \inst19|$00000|auto_generated|result_node[0]~0_combout ))

	.dataa(\inst19|$00000|auto_generated|result_node[1]~1_combout ),
	.datab(\inst19|$00000|auto_generated|result_node[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst23|Add0~0_combout ),
	.cout(\inst23|Add0~1 ));
// synopsys translate_off
defparam \inst23|Add0~0 .lut_mask = 16'h6688;
defparam \inst23|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita2~combout  = (\inst3|auto_generated|counter_reg_bit [2] & (\inst3|auto_generated|counter_comb_bita1~COUT  $ (GND))) # (!\inst3|auto_generated|counter_reg_bit [2] & (!\inst3|auto_generated|counter_comb_bita1~COUT  & 
// VCC))
// \inst3|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst3|auto_generated|counter_reg_bit [2] & !\inst3|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst3|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst3|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~2 (
// Equation(s):
// \inst23|Add0~2_combout  = (\inst19|$00000|auto_generated|result_node[2]~2_combout  & (!\inst23|Add0~1 )) # (!\inst19|$00000|auto_generated|result_node[2]~2_combout  & ((\inst23|Add0~1 ) # (GND)))
// \inst23|Add0~3  = CARRY((!\inst23|Add0~1 ) # (!\inst19|$00000|auto_generated|result_node[2]~2_combout ))

	.dataa(\inst19|$00000|auto_generated|result_node[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~1 ),
	.combout(\inst23|Add0~2_combout ),
	.cout(\inst23|Add0~3 ));
// synopsys translate_off
defparam \inst23|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst23|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita2~combout ),
	.asdata(\inst23|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|jump_mux~combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita3~combout  = (\inst3|auto_generated|counter_reg_bit [3] & (!\inst3|auto_generated|counter_comb_bita2~COUT )) # (!\inst3|auto_generated|counter_reg_bit [3] & ((\inst3|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst3|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst3|auto_generated|counter_comb_bita2~COUT ) # (!\inst3|auto_generated|counter_reg_bit [3]))

	.dataa(\inst3|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst3|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~4 (
// Equation(s):
// \inst23|Add0~4_combout  = (\inst19|$00000|auto_generated|result_node[3]~3_combout  & (\inst23|Add0~3  $ (GND))) # (!\inst19|$00000|auto_generated|result_node[3]~3_combout  & (!\inst23|Add0~3  & VCC))
// \inst23|Add0~5  = CARRY((\inst19|$00000|auto_generated|result_node[3]~3_combout  & !\inst23|Add0~3 ))

	.dataa(\inst19|$00000|auto_generated|result_node[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~3 ),
	.combout(\inst23|Add0~4_combout ),
	.cout(\inst23|Add0~5 ));
// synopsys translate_off
defparam \inst23|Add0~4 .lut_mask = 16'hA50A;
defparam \inst23|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita3~combout ),
	.asdata(\inst23|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|jump_mux~combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R6|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita4~combout  = (\inst3|auto_generated|counter_reg_bit [4] & (\inst3|auto_generated|counter_comb_bita3~COUT  $ (GND))) # (!\inst3|auto_generated|counter_reg_bit [4] & (!\inst3|auto_generated|counter_comb_bita3~COUT  & 
// VCC))
// \inst3|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst3|auto_generated|counter_reg_bit [4] & !\inst3|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst3|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst3|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~6 (
// Equation(s):
// \inst23|Add0~6_combout  = (\inst19|$00000|auto_generated|result_node[4]~4_combout  & (!\inst23|Add0~5 )) # (!\inst19|$00000|auto_generated|result_node[4]~4_combout  & ((\inst23|Add0~5 ) # (GND)))
// \inst23|Add0~7  = CARRY((!\inst23|Add0~5 ) # (!\inst19|$00000|auto_generated|result_node[4]~4_combout ))

	.dataa(\inst19|$00000|auto_generated|result_node[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~5 ),
	.combout(\inst23|Add0~6_combout ),
	.cout(\inst23|Add0~7 ));
// synopsys translate_off
defparam \inst23|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst23|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita4~combout ),
	.asdata(\inst23|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|jump_mux~combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R6|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|push~0 (
// Equation(s):
// \inst2|push~0_combout  = (\inst9|inst2|dffs [0] & (!\inst|altsyncram_component|auto_generated|q_a [14] & (!\inst|altsyncram_component|auto_generated|q_a [12] & !\inst|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\inst9|inst2|dffs [0]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst2|push~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|push~0 .lut_mask = 16'h0002;
defparam \inst2|push~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|push~1 (
// Equation(s):
// \inst2|push~1_combout  = (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst2|push~0_combout  & !\inst|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst2|push~0_combout ),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst2|push~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|push~1 .lut_mask = 16'h0088;
defparam \inst2|push~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|inst3|Add2~2 (
// Equation(s):
// \inst20|inst3|Add2~2_combout  = (\inst20|inst2|dffs [1] & (\inst20|inst2|dffs [0] & \inst2|push~1_combout )) # (!\inst20|inst2|dffs [1] & ((\inst20|inst2|dffs [0]) # (\inst2|push~1_combout )))

	.dataa(\inst20|inst2|dffs [1]),
	.datab(\inst20|inst2|dffs [0]),
	.datac(\inst2|push~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst20|inst3|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst3|Add2~2 .lut_mask = 16'hD4D4;
defparam \inst20|inst3|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|inst3|Add2~3 (
// Equation(s):
// \inst20|inst3|Add2~3_combout  = \inst20|inst2|dffs [2] $ (((\inst2|pop~combout  & (!\inst20|inst2|dffs [1] & !\inst20|inst3|Add2~2_combout )) # (!\inst2|pop~combout  & (\inst20|inst2|dffs [1] & \inst20|inst3|Add2~2_combout ))))

	.dataa(\inst2|pop~combout ),
	.datab(\inst20|inst2|dffs [2]),
	.datac(\inst20|inst2|dffs [1]),
	.datad(\inst20|inst3|Add2~2_combout ),
	.cin(gnd),
	.combout(\inst20|inst3|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst3|Add2~3 .lut_mask = 16'h9CC6;
defparam \inst20|inst3|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|inst2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst20|inst3|Add2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|inst2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|inst2|dffs[2] .is_wysiwyg = "true";
defparam \inst20|inst2|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode48w[3] (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode48w [3] = (\inst2|push~1_combout  & (\inst20|inst2|dffs [2] & (!\inst20|inst2|dffs [1] & !\inst20|inst2|dffs [0])))

	.dataa(\inst2|push~1_combout ),
	.datab(\inst20|inst2|dffs [2]),
	.datac(\inst20|inst2|dffs [1]),
	.datad(\inst20|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode48w[3] .lut_mask = 16'h0008;
defparam \inst20|DEMUX4|auto_generated|w_anode48w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R4|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~30 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~30_combout  = (\inst20|inst3|Add2~0_combout  & (((\inst20|inst3|Add2~1_combout )))) # (!\inst20|inst3|Add2~0_combout  & ((\inst20|inst3|Add2~1_combout  & (\inst20|R5|dffs [4])) # (!\inst20|inst3|Add2~1_combout  & 
// ((\inst20|R4|dffs [4])))))

	.dataa(\inst20|inst3|Add2~0_combout ),
	.datab(\inst20|R5|dffs [4]),
	.datac(\inst20|inst3|Add2~1_combout ),
	.datad(\inst20|R4|dffs [4]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~30 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode78w[3] (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode78w [3] = (\inst20|inst2|dffs [1] & (\inst20|inst2|dffs [0] & (\inst2|push~1_combout  & \inst20|inst2|dffs [2])))

	.dataa(\inst20|inst2|dffs [1]),
	.datab(\inst20|inst2|dffs [0]),
	.datac(\inst2|push~1_combout ),
	.datad(\inst20|inst2|dffs [2]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode78w[3] .lut_mask = 16'h8000;
defparam \inst20|DEMUX4|auto_generated|w_anode78w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~31 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~31_combout  = (\inst20|inst3|Add2~0_combout  & ((\inst20|MUX4B|auto_generated|_~30_combout  & ((\inst20|R7|dffs [4]))) # (!\inst20|MUX4B|auto_generated|_~30_combout  & (\inst20|R6|dffs [4])))) # 
// (!\inst20|inst3|Add2~0_combout  & (((\inst20|MUX4B|auto_generated|_~30_combout ))))

	.dataa(\inst20|R6|dffs [4]),
	.datab(\inst20|inst3|Add2~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~30_combout ),
	.datad(\inst20|R7|dffs [4]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~31 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode18w[3] (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode18w [3] = (\inst20|inst2|dffs [0] & (\inst2|push~1_combout  & (!\inst20|inst2|dffs [1] & !\inst20|inst2|dffs [2])))

	.dataa(\inst20|inst2|dffs [0]),
	.datab(\inst2|push~1_combout ),
	.datac(\inst20|inst2|dffs [1]),
	.datad(\inst20|inst2|dffs [2]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode18w[3] .lut_mask = 16'h0008;
defparam \inst20|DEMUX4|auto_generated|w_anode18w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode28w[3] (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode28w [3] = (\inst20|inst2|dffs [1] & (\inst2|push~1_combout  & (!\inst20|inst2|dffs [0] & !\inst20|inst2|dffs [2])))

	.dataa(\inst20|inst2|dffs [1]),
	.datab(\inst2|push~1_combout ),
	.datac(\inst20|inst2|dffs [0]),
	.datad(\inst20|inst2|dffs [2]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode28w[3] .lut_mask = 16'h0008;
defparam \inst20|DEMUX4|auto_generated|w_anode28w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R2|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode1w[3] (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode1w [3] = (\inst2|push~1_combout  & (!\inst20|inst2|dffs [1] & (!\inst20|inst2|dffs [0] & !\inst20|inst2|dffs [2])))

	.dataa(\inst2|push~1_combout ),
	.datab(\inst20|inst2|dffs [1]),
	.datac(\inst20|inst2|dffs [0]),
	.datad(\inst20|inst2|dffs [2]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode1w[3] .lut_mask = 16'h0002;
defparam \inst20|DEMUX4|auto_generated|w_anode1w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R0|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~32 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~32_combout  = (\inst20|inst3|Add2~1_combout  & (((\inst20|inst3|Add2~0_combout )))) # (!\inst20|inst3|Add2~1_combout  & ((\inst20|inst3|Add2~0_combout  & (\inst20|R2|dffs [4])) # (!\inst20|inst3|Add2~0_combout  & 
// ((\inst20|R0|dffs [4])))))

	.dataa(\inst20|inst3|Add2~1_combout ),
	.datab(\inst20|R2|dffs [4]),
	.datac(\inst20|inst3|Add2~0_combout ),
	.datad(\inst20|R0|dffs [4]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~32 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode38w[3] (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode38w [3] = (\inst20|inst2|dffs [1] & (\inst20|inst2|dffs [0] & (\inst2|push~1_combout  & !\inst20|inst2|dffs [2])))

	.dataa(\inst20|inst2|dffs [1]),
	.datab(\inst20|inst2|dffs [0]),
	.datac(\inst2|push~1_combout ),
	.datad(\inst20|inst2|dffs [2]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode38w[3] .lut_mask = 16'h0080;
defparam \inst20|DEMUX4|auto_generated|w_anode38w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~33 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~33_combout  = (\inst20|inst3|Add2~1_combout  & ((\inst20|MUX4B|auto_generated|_~32_combout  & ((\inst20|R3|dffs [4]))) # (!\inst20|MUX4B|auto_generated|_~32_combout  & (\inst20|R1|dffs [4])))) # 
// (!\inst20|inst3|Add2~1_combout  & (((\inst20|MUX4B|auto_generated|_~32_combout ))))

	.dataa(\inst20|R1|dffs [4]),
	.datab(\inst20|inst3|Add2~1_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~32_combout ),
	.datad(\inst20|R3|dffs [4]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~33 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~34 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~34_combout  = (\inst20|inst3|Add2~3_combout  & (\inst20|MUX4B|auto_generated|_~31_combout )) # (!\inst20|inst3|Add2~3_combout  & ((\inst20|MUX4B|auto_generated|_~33_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~31_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~33_combout ),
	.datac(gnd),
	.datad(\inst20|inst3|Add2~3_combout ),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~34 .lut_mask = 16'hAACC;
defparam \inst20|MUX4B|auto_generated|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita5~combout  = (\inst3|auto_generated|counter_reg_bit [5] & (!\inst3|auto_generated|counter_comb_bita4~COUT )) # (!\inst3|auto_generated|counter_reg_bit [5] & ((\inst3|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst3|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst3|auto_generated|counter_comb_bita4~COUT ) # (!\inst3|auto_generated|counter_reg_bit [5]))

	.dataa(\inst3|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst3|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~8 (
// Equation(s):
// \inst23|Add0~8_combout  = (\inst19|$00000|auto_generated|result_node[5]~5_combout  & (\inst23|Add0~7  $ (GND))) # (!\inst19|$00000|auto_generated|result_node[5]~5_combout  & (!\inst23|Add0~7  & VCC))
// \inst23|Add0~9  = CARRY((\inst19|$00000|auto_generated|result_node[5]~5_combout  & !\inst23|Add0~7 ))

	.dataa(\inst19|$00000|auto_generated|result_node[5]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~7 ),
	.combout(\inst23|Add0~8_combout ),
	.cout(\inst23|Add0~9 ));
// synopsys translate_off
defparam \inst23|Add0~8 .lut_mask = 16'hA50A;
defparam \inst23|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita5~combout ),
	.asdata(\inst23|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|jump_mux~combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R6|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~25 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~25_combout  = (\inst20|inst3|Add2~0_combout  & (((\inst20|inst3|Add2~1_combout )))) # (!\inst20|inst3|Add2~0_combout  & ((\inst20|inst3|Add2~1_combout  & (\inst20|R5|dffs [5])) # (!\inst20|inst3|Add2~1_combout  & 
// ((\inst20|R4|dffs [5])))))

	.dataa(\inst20|inst3|Add2~0_combout ),
	.datab(\inst20|R5|dffs [5]),
	.datac(\inst20|inst3|Add2~1_combout ),
	.datad(\inst20|R4|dffs [5]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~25 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~26 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~26_combout  = (\inst20|inst3|Add2~0_combout  & ((\inst20|MUX4B|auto_generated|_~25_combout  & ((\inst20|R7|dffs [5]))) # (!\inst20|MUX4B|auto_generated|_~25_combout  & (\inst20|R6|dffs [5])))) # 
// (!\inst20|inst3|Add2~0_combout  & (((\inst20|MUX4B|auto_generated|_~25_combout ))))

	.dataa(\inst20|R6|dffs [5]),
	.datab(\inst20|inst3|Add2~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~25_combout ),
	.datad(\inst20|R7|dffs [5]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~26 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~27 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~27_combout  = (\inst20|inst3|Add2~1_combout  & (((\inst20|inst3|Add2~0_combout )))) # (!\inst20|inst3|Add2~1_combout  & ((\inst20|inst3|Add2~0_combout  & (\inst20|R2|dffs [5])) # (!\inst20|inst3|Add2~0_combout  & 
// ((\inst20|R0|dffs [5])))))

	.dataa(\inst20|inst3|Add2~1_combout ),
	.datab(\inst20|R2|dffs [5]),
	.datac(\inst20|inst3|Add2~0_combout ),
	.datad(\inst20|R0|dffs [5]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~27 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~28 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~28_combout  = (\inst20|inst3|Add2~1_combout  & ((\inst20|MUX4B|auto_generated|_~27_combout  & ((\inst20|R3|dffs [5]))) # (!\inst20|MUX4B|auto_generated|_~27_combout  & (\inst20|R1|dffs [5])))) # 
// (!\inst20|inst3|Add2~1_combout  & (((\inst20|MUX4B|auto_generated|_~27_combout ))))

	.dataa(\inst20|R1|dffs [5]),
	.datab(\inst20|inst3|Add2~1_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~27_combout ),
	.datad(\inst20|R3|dffs [5]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~28 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~29 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~29_combout  = (\inst20|inst3|Add2~3_combout  & (\inst20|MUX4B|auto_generated|_~26_combout )) # (!\inst20|inst3|Add2~3_combout  & ((\inst20|MUX4B|auto_generated|_~28_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~26_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~28_combout ),
	.datac(gnd),
	.datad(\inst20|inst3|Add2~3_combout ),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~29 .lut_mask = 16'hAACC;
defparam \inst20|MUX4B|auto_generated|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita6~combout  = (\inst3|auto_generated|counter_reg_bit [6] & (\inst3|auto_generated|counter_comb_bita5~COUT  $ (GND))) # (!\inst3|auto_generated|counter_reg_bit [6] & (!\inst3|auto_generated|counter_comb_bita5~COUT  & 
// VCC))
// \inst3|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst3|auto_generated|counter_reg_bit [6] & !\inst3|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst3|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst3|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~10 (
// Equation(s):
// \inst23|Add0~10_combout  = (\inst19|$00000|auto_generated|result_node[6]~6_combout  & (!\inst23|Add0~9 )) # (!\inst19|$00000|auto_generated|result_node[6]~6_combout  & ((\inst23|Add0~9 ) # (GND)))
// \inst23|Add0~11  = CARRY((!\inst23|Add0~9 ) # (!\inst19|$00000|auto_generated|result_node[6]~6_combout ))

	.dataa(\inst19|$00000|auto_generated|result_node[6]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~9 ),
	.combout(\inst23|Add0~10_combout ),
	.cout(\inst23|Add0~11 ));
// synopsys translate_off
defparam \inst23|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst23|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita6~combout ),
	.asdata(\inst23|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|jump_mux~combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R6|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~20 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~20_combout  = (\inst20|inst3|Add2~0_combout  & (((\inst20|inst3|Add2~1_combout )))) # (!\inst20|inst3|Add2~0_combout  & ((\inst20|inst3|Add2~1_combout  & (\inst20|R5|dffs [6])) # (!\inst20|inst3|Add2~1_combout  & 
// ((\inst20|R4|dffs [6])))))

	.dataa(\inst20|inst3|Add2~0_combout ),
	.datab(\inst20|R5|dffs [6]),
	.datac(\inst20|inst3|Add2~1_combout ),
	.datad(\inst20|R4|dffs [6]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~20 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~21 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~21_combout  = (\inst20|inst3|Add2~0_combout  & ((\inst20|MUX4B|auto_generated|_~20_combout  & ((\inst20|R7|dffs [6]))) # (!\inst20|MUX4B|auto_generated|_~20_combout  & (\inst20|R6|dffs [6])))) # 
// (!\inst20|inst3|Add2~0_combout  & (((\inst20|MUX4B|auto_generated|_~20_combout ))))

	.dataa(\inst20|R6|dffs [6]),
	.datab(\inst20|inst3|Add2~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~20_combout ),
	.datad(\inst20|R7|dffs [6]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~21 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~22 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~22_combout  = (\inst20|inst3|Add2~1_combout  & (((\inst20|inst3|Add2~0_combout )))) # (!\inst20|inst3|Add2~1_combout  & ((\inst20|inst3|Add2~0_combout  & (\inst20|R2|dffs [6])) # (!\inst20|inst3|Add2~0_combout  & 
// ((\inst20|R0|dffs [6])))))

	.dataa(\inst20|inst3|Add2~1_combout ),
	.datab(\inst20|R2|dffs [6]),
	.datac(\inst20|inst3|Add2~0_combout ),
	.datad(\inst20|R0|dffs [6]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~22 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~23 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~23_combout  = (\inst20|inst3|Add2~1_combout  & ((\inst20|MUX4B|auto_generated|_~22_combout  & ((\inst20|R3|dffs [6]))) # (!\inst20|MUX4B|auto_generated|_~22_combout  & (\inst20|R1|dffs [6])))) # 
// (!\inst20|inst3|Add2~1_combout  & (((\inst20|MUX4B|auto_generated|_~22_combout ))))

	.dataa(\inst20|R1|dffs [6]),
	.datab(\inst20|inst3|Add2~1_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~22_combout ),
	.datad(\inst20|R3|dffs [6]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~23 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~24 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~24_combout  = (\inst20|inst3|Add2~3_combout  & (\inst20|MUX4B|auto_generated|_~21_combout )) # (!\inst20|inst3|Add2~3_combout  & ((\inst20|MUX4B|auto_generated|_~23_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~21_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~23_combout ),
	.datac(gnd),
	.datad(\inst20|inst3|Add2~3_combout ),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~24 .lut_mask = 16'hAACC;
defparam \inst20|MUX4B|auto_generated|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita7~combout  = (\inst3|auto_generated|counter_reg_bit [7] & (!\inst3|auto_generated|counter_comb_bita6~COUT )) # (!\inst3|auto_generated|counter_reg_bit [7] & ((\inst3|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \inst3|auto_generated|counter_comb_bita7~COUT  = CARRY((!\inst3|auto_generated|counter_comb_bita6~COUT ) # (!\inst3|auto_generated|counter_reg_bit [7]))

	.dataa(\inst3|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita7~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \inst3|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~12 (
// Equation(s):
// \inst23|Add0~12_combout  = (\inst19|$00000|auto_generated|result_node[7]~7_combout  & (\inst23|Add0~11  $ (GND))) # (!\inst19|$00000|auto_generated|result_node[7]~7_combout  & (!\inst23|Add0~11  & VCC))
// \inst23|Add0~13  = CARRY((\inst19|$00000|auto_generated|result_node[7]~7_combout  & !\inst23|Add0~11 ))

	.dataa(\inst19|$00000|auto_generated|result_node[7]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~11 ),
	.combout(\inst23|Add0~12_combout ),
	.cout(\inst23|Add0~13 ));
// synopsys translate_off
defparam \inst23|Add0~12 .lut_mask = 16'hA50A;
defparam \inst23|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita7~combout ),
	.asdata(\inst23|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|jump_mux~combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R6|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~15 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~15_combout  = (\inst20|inst3|Add2~0_combout  & (((\inst20|inst3|Add2~1_combout )))) # (!\inst20|inst3|Add2~0_combout  & ((\inst20|inst3|Add2~1_combout  & (\inst20|R5|dffs [7])) # (!\inst20|inst3|Add2~1_combout  & 
// ((\inst20|R4|dffs [7])))))

	.dataa(\inst20|inst3|Add2~0_combout ),
	.datab(\inst20|R5|dffs [7]),
	.datac(\inst20|inst3|Add2~1_combout ),
	.datad(\inst20|R4|dffs [7]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~15 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~16 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~16_combout  = (\inst20|inst3|Add2~0_combout  & ((\inst20|MUX4B|auto_generated|_~15_combout  & ((\inst20|R7|dffs [7]))) # (!\inst20|MUX4B|auto_generated|_~15_combout  & (\inst20|R6|dffs [7])))) # 
// (!\inst20|inst3|Add2~0_combout  & (((\inst20|MUX4B|auto_generated|_~15_combout ))))

	.dataa(\inst20|R6|dffs [7]),
	.datab(\inst20|inst3|Add2~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~15_combout ),
	.datad(\inst20|R7|dffs [7]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~16 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~17 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~17_combout  = (\inst20|inst3|Add2~1_combout  & (((\inst20|inst3|Add2~0_combout )))) # (!\inst20|inst3|Add2~1_combout  & ((\inst20|inst3|Add2~0_combout  & (\inst20|R2|dffs [7])) # (!\inst20|inst3|Add2~0_combout  & 
// ((\inst20|R0|dffs [7])))))

	.dataa(\inst20|inst3|Add2~1_combout ),
	.datab(\inst20|R2|dffs [7]),
	.datac(\inst20|inst3|Add2~0_combout ),
	.datad(\inst20|R0|dffs [7]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~17 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~18 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~18_combout  = (\inst20|inst3|Add2~1_combout  & ((\inst20|MUX4B|auto_generated|_~17_combout  & ((\inst20|R3|dffs [7]))) # (!\inst20|MUX4B|auto_generated|_~17_combout  & (\inst20|R1|dffs [7])))) # 
// (!\inst20|inst3|Add2~1_combout  & (((\inst20|MUX4B|auto_generated|_~17_combout ))))

	.dataa(\inst20|R1|dffs [7]),
	.datab(\inst20|inst3|Add2~1_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~17_combout ),
	.datad(\inst20|R3|dffs [7]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~18 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~19 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~19_combout  = (\inst20|inst3|Add2~3_combout  & (\inst20|MUX4B|auto_generated|_~16_combout )) # (!\inst20|inst3|Add2~3_combout  & ((\inst20|MUX4B|auto_generated|_~18_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~16_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~18_combout ),
	.datac(gnd),
	.datad(\inst20|inst3|Add2~3_combout ),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~19 .lut_mask = 16'hAACC;
defparam \inst20|MUX4B|auto_generated|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita8~combout  = (\inst3|auto_generated|counter_reg_bit [8] & (\inst3|auto_generated|counter_comb_bita7~COUT  $ (GND))) # (!\inst3|auto_generated|counter_reg_bit [8] & (!\inst3|auto_generated|counter_comb_bita7~COUT  & 
// VCC))
// \inst3|auto_generated|counter_comb_bita8~COUT  = CARRY((\inst3|auto_generated|counter_reg_bit [8] & !\inst3|auto_generated|counter_comb_bita7~COUT ))

	.dataa(\inst3|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita8~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \inst3|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~14 (
// Equation(s):
// \inst23|Add0~14_combout  = (\inst19|$00000|auto_generated|result_node[8]~8_combout  & (!\inst23|Add0~13 )) # (!\inst19|$00000|auto_generated|result_node[8]~8_combout  & ((\inst23|Add0~13 ) # (GND)))
// \inst23|Add0~15  = CARRY((!\inst23|Add0~13 ) # (!\inst19|$00000|auto_generated|result_node[8]~8_combout ))

	.dataa(\inst19|$00000|auto_generated|result_node[8]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~13 ),
	.combout(\inst23|Add0~14_combout ),
	.cout(\inst23|Add0~15 ));
// synopsys translate_off
defparam \inst23|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst23|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita8~combout ),
	.asdata(\inst23|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|jump_mux~combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R6|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~10 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~10_combout  = (\inst20|inst3|Add2~0_combout  & (((\inst20|inst3|Add2~1_combout )))) # (!\inst20|inst3|Add2~0_combout  & ((\inst20|inst3|Add2~1_combout  & (\inst20|R5|dffs [8])) # (!\inst20|inst3|Add2~1_combout  & 
// ((\inst20|R4|dffs [8])))))

	.dataa(\inst20|inst3|Add2~0_combout ),
	.datab(\inst20|R5|dffs [8]),
	.datac(\inst20|inst3|Add2~1_combout ),
	.datad(\inst20|R4|dffs [8]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~10 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~11 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~11_combout  = (\inst20|inst3|Add2~0_combout  & ((\inst20|MUX4B|auto_generated|_~10_combout  & ((\inst20|R7|dffs [8]))) # (!\inst20|MUX4B|auto_generated|_~10_combout  & (\inst20|R6|dffs [8])))) # 
// (!\inst20|inst3|Add2~0_combout  & (((\inst20|MUX4B|auto_generated|_~10_combout ))))

	.dataa(\inst20|R6|dffs [8]),
	.datab(\inst20|inst3|Add2~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~10_combout ),
	.datad(\inst20|R7|dffs [8]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~11 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~12 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~12_combout  = (\inst20|inst3|Add2~1_combout  & (((\inst20|inst3|Add2~0_combout )))) # (!\inst20|inst3|Add2~1_combout  & ((\inst20|inst3|Add2~0_combout  & (\inst20|R2|dffs [8])) # (!\inst20|inst3|Add2~0_combout  & 
// ((\inst20|R0|dffs [8])))))

	.dataa(\inst20|inst3|Add2~1_combout ),
	.datab(\inst20|R2|dffs [8]),
	.datac(\inst20|inst3|Add2~0_combout ),
	.datad(\inst20|R0|dffs [8]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~12 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~13 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~13_combout  = (\inst20|inst3|Add2~1_combout  & ((\inst20|MUX4B|auto_generated|_~12_combout  & ((\inst20|R3|dffs [8]))) # (!\inst20|MUX4B|auto_generated|_~12_combout  & (\inst20|R1|dffs [8])))) # 
// (!\inst20|inst3|Add2~1_combout  & (((\inst20|MUX4B|auto_generated|_~12_combout ))))

	.dataa(\inst20|R1|dffs [8]),
	.datab(\inst20|inst3|Add2~1_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~12_combout ),
	.datad(\inst20|R3|dffs [8]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~13 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~14 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~14_combout  = (\inst20|inst3|Add2~3_combout  & (\inst20|MUX4B|auto_generated|_~11_combout )) # (!\inst20|inst3|Add2~3_combout  & ((\inst20|MUX4B|auto_generated|_~13_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~11_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~13_combout ),
	.datac(gnd),
	.datad(\inst20|inst3|Add2~3_combout ),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~14 .lut_mask = 16'hAACC;
defparam \inst20|MUX4B|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita9~combout  = (\inst3|auto_generated|counter_reg_bit [9] & (!\inst3|auto_generated|counter_comb_bita8~COUT )) # (!\inst3|auto_generated|counter_reg_bit [9] & ((\inst3|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \inst3|auto_generated|counter_comb_bita9~COUT  = CARRY((!\inst3|auto_generated|counter_comb_bita8~COUT ) # (!\inst3|auto_generated|counter_reg_bit [9]))

	.dataa(\inst3|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita8~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita9~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \inst3|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~16 (
// Equation(s):
// \inst23|Add0~16_combout  = (\inst19|$00000|auto_generated|result_node[9]~9_combout  & (\inst23|Add0~15  $ (GND))) # (!\inst19|$00000|auto_generated|result_node[9]~9_combout  & (!\inst23|Add0~15  & VCC))
// \inst23|Add0~17  = CARRY((\inst19|$00000|auto_generated|result_node[9]~9_combout  & !\inst23|Add0~15 ))

	.dataa(\inst19|$00000|auto_generated|result_node[9]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~15 ),
	.combout(\inst23|Add0~16_combout ),
	.cout(\inst23|Add0~17 ));
// synopsys translate_off
defparam \inst23|Add0~16 .lut_mask = 16'hA50A;
defparam \inst23|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita9~combout ),
	.asdata(\inst23|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|jump_mux~combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R6|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~5 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~5_combout  = (\inst20|inst3|Add2~0_combout  & (((\inst20|inst3|Add2~1_combout )))) # (!\inst20|inst3|Add2~0_combout  & ((\inst20|inst3|Add2~1_combout  & (\inst20|R5|dffs [9])) # (!\inst20|inst3|Add2~1_combout  & 
// ((\inst20|R4|dffs [9])))))

	.dataa(\inst20|inst3|Add2~0_combout ),
	.datab(\inst20|R5|dffs [9]),
	.datac(\inst20|inst3|Add2~1_combout ),
	.datad(\inst20|R4|dffs [9]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~5 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~6 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~6_combout  = (\inst20|inst3|Add2~0_combout  & ((\inst20|MUX4B|auto_generated|_~5_combout  & ((\inst20|R7|dffs [9]))) # (!\inst20|MUX4B|auto_generated|_~5_combout  & (\inst20|R6|dffs [9])))) # (!\inst20|inst3|Add2~0_combout  
// & (((\inst20|MUX4B|auto_generated|_~5_combout ))))

	.dataa(\inst20|R6|dffs [9]),
	.datab(\inst20|inst3|Add2~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~5_combout ),
	.datad(\inst20|R7|dffs [9]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~6 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~7 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~7_combout  = (\inst20|inst3|Add2~1_combout  & (((\inst20|inst3|Add2~0_combout )))) # (!\inst20|inst3|Add2~1_combout  & ((\inst20|inst3|Add2~0_combout  & (\inst20|R2|dffs [9])) # (!\inst20|inst3|Add2~0_combout  & 
// ((\inst20|R0|dffs [9])))))

	.dataa(\inst20|inst3|Add2~1_combout ),
	.datab(\inst20|R2|dffs [9]),
	.datac(\inst20|inst3|Add2~0_combout ),
	.datad(\inst20|R0|dffs [9]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~7 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~8 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~8_combout  = (\inst20|inst3|Add2~1_combout  & ((\inst20|MUX4B|auto_generated|_~7_combout  & ((\inst20|R3|dffs [9]))) # (!\inst20|MUX4B|auto_generated|_~7_combout  & (\inst20|R1|dffs [9])))) # (!\inst20|inst3|Add2~1_combout  
// & (((\inst20|MUX4B|auto_generated|_~7_combout ))))

	.dataa(\inst20|R1|dffs [9]),
	.datab(\inst20|inst3|Add2~1_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~7_combout ),
	.datad(\inst20|R3|dffs [9]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~8 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~9 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~9_combout  = (\inst20|inst3|Add2~3_combout  & (\inst20|MUX4B|auto_generated|_~6_combout )) # (!\inst20|inst3|Add2~3_combout  & ((\inst20|MUX4B|auto_generated|_~8_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~6_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~8_combout ),
	.datac(gnd),
	.datad(\inst20|inst3|Add2~3_combout ),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~9 .lut_mask = 16'hAACC;
defparam \inst20|MUX4B|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita10~combout  = \inst3|auto_generated|counter_reg_bit [10] $ (!\inst3|auto_generated|counter_comb_bita9~COUT )

	.dataa(\inst3|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita9~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita10 .lut_mask = 16'hA5A5;
defparam \inst3|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~18 (
// Equation(s):
// \inst23|Add0~18_combout  = \inst19|$00000|auto_generated|result_node[10]~10_combout  $ (\inst23|Add0~17 )

	.dataa(\inst19|$00000|auto_generated|result_node[10]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst23|Add0~17 ),
	.combout(\inst23|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add0~18 .lut_mask = 16'h5A5A;
defparam \inst23|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita10~combout ),
	.asdata(\inst23|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|jump_mux~combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R6|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~0 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~0_combout  = (\inst20|inst3|Add2~0_combout  & (((\inst20|inst3|Add2~1_combout )))) # (!\inst20|inst3|Add2~0_combout  & ((\inst20|inst3|Add2~1_combout  & (\inst20|R5|dffs [10])) # (!\inst20|inst3|Add2~1_combout  & 
// ((\inst20|R4|dffs [10])))))

	.dataa(\inst20|inst3|Add2~0_combout ),
	.datab(\inst20|R5|dffs [10]),
	.datac(\inst20|inst3|Add2~1_combout ),
	.datad(\inst20|R4|dffs [10]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~0 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~1 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~1_combout  = (\inst20|inst3|Add2~0_combout  & ((\inst20|MUX4B|auto_generated|_~0_combout  & ((\inst20|R7|dffs [10]))) # (!\inst20|MUX4B|auto_generated|_~0_combout  & (\inst20|R6|dffs [10])))) # (!\inst20|inst3|Add2~0_combout 
//  & (((\inst20|MUX4B|auto_generated|_~0_combout ))))

	.dataa(\inst20|R6|dffs [10]),
	.datab(\inst20|inst3|Add2~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~0_combout ),
	.datad(\inst20|R7|dffs [10]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~1 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~2 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~2_combout  = (\inst20|inst3|Add2~1_combout  & (((\inst20|inst3|Add2~0_combout )))) # (!\inst20|inst3|Add2~1_combout  & ((\inst20|inst3|Add2~0_combout  & (\inst20|R2|dffs [10])) # (!\inst20|inst3|Add2~0_combout  & 
// ((\inst20|R0|dffs [10])))))

	.dataa(\inst20|inst3|Add2~1_combout ),
	.datab(\inst20|R2|dffs [10]),
	.datac(\inst20|inst3|Add2~0_combout ),
	.datad(\inst20|R0|dffs [10]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~2 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~3 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~3_combout  = (\inst20|inst3|Add2~1_combout  & ((\inst20|MUX4B|auto_generated|_~2_combout  & ((\inst20|R3|dffs [10]))) # (!\inst20|MUX4B|auto_generated|_~2_combout  & (\inst20|R1|dffs [10])))) # (!\inst20|inst3|Add2~1_combout 
//  & (((\inst20|MUX4B|auto_generated|_~2_combout ))))

	.dataa(\inst20|R1|dffs [10]),
	.datab(\inst20|inst3|Add2~1_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~2_combout ),
	.datad(\inst20|R3|dffs [10]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~3 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~4 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~4_combout  = (\inst20|inst3|Add2~3_combout  & (\inst20|MUX4B|auto_generated|_~1_combout )) # (!\inst20|inst3|Add2~3_combout  & ((\inst20|MUX4B|auto_generated|_~3_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~1_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~3_combout ),
	.datac(gnd),
	.datad(\inst20|inst3|Add2~3_combout ),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~4 .lut_mask = 16'hAACC;
defparam \inst20|MUX4B|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst4|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[10] .is_wysiwyg = "true";
defparam \inst4|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[10]~11 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[10]~11_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [10])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [10])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst4|dffs [10]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[10]~11 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[10]~10 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[10]~10_combout  = (\inst2|stack_mux~1_combout  & (\inst20|MUX4B|auto_generated|_~4_combout )) # (!\inst2|stack_mux~1_combout  & ((\inst10|$00000|auto_generated|result_node[10]~11_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~4_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[10]~11_combout ),
	.datac(gnd),
	.datad(\inst2|stack_mux~1_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[10]~10 .lut_mask = 16'hAACC;
defparam \inst19|$00000|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[10]~10 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[10]~10_combout  = (\inst2|jump_mux~combout  & (\inst19|$00000|auto_generated|result_node[10]~10_combout )) # (!\inst2|jump_mux~combout  & ((\inst3|auto_generated|counter_reg_bit [10])))

	.dataa(\inst19|$00000|auto_generated|result_node[10]~10_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(\inst2|jump_mux~combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[10]~10 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst4|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[9] .is_wysiwyg = "true";
defparam \inst4|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[9]~12 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[9]~12_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [9])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [9])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst4|dffs [9]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[9]~12 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[9]~9_combout  = (\inst2|stack_mux~1_combout  & (\inst20|MUX4B|auto_generated|_~9_combout )) # (!\inst2|stack_mux~1_combout  & ((\inst10|$00000|auto_generated|result_node[9]~12_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~9_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[9]~12_combout ),
	.datac(gnd),
	.datad(\inst2|stack_mux~1_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hAACC;
defparam \inst19|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[9]~9_combout  = (\inst2|jump_mux~combout  & (\inst19|$00000|auto_generated|result_node[9]~9_combout )) # (!\inst2|jump_mux~combout  & ((\inst3|auto_generated|counter_reg_bit [9])))

	.dataa(\inst19|$00000|auto_generated|result_node[9]~9_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(\inst2|jump_mux~combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst4|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[8] .is_wysiwyg = "true";
defparam \inst4|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[8]~13 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[8]~13_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [8])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [8])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst4|dffs [8]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[8]~13 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[8]~8_combout  = (\inst2|stack_mux~1_combout  & (\inst20|MUX4B|auto_generated|_~14_combout )) # (!\inst2|stack_mux~1_combout  & ((\inst10|$00000|auto_generated|result_node[8]~13_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~14_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[8]~13_combout ),
	.datac(gnd),
	.datad(\inst2|stack_mux~1_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hAACC;
defparam \inst19|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[8]~8_combout  = (\inst2|jump_mux~combout  & (\inst19|$00000|auto_generated|result_node[8]~8_combout )) # (!\inst2|jump_mux~combout  & ((\inst3|auto_generated|counter_reg_bit [8])))

	.dataa(\inst19|$00000|auto_generated|result_node[8]~8_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(\inst2|jump_mux~combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst4|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[7] .is_wysiwyg = "true";
defparam \inst4|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[7]~14 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[7]~14_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [7])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [7])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst4|dffs [7]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[7]~14 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[7]~7_combout  = (\inst2|stack_mux~1_combout  & (\inst20|MUX4B|auto_generated|_~19_combout )) # (!\inst2|stack_mux~1_combout  & ((\inst10|$00000|auto_generated|result_node[7]~14_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~19_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[7]~14_combout ),
	.datac(gnd),
	.datad(\inst2|stack_mux~1_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hAACC;
defparam \inst19|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[7]~7_combout  = (\inst2|jump_mux~combout  & (\inst19|$00000|auto_generated|result_node[7]~7_combout )) # (!\inst2|jump_mux~combout  & ((\inst3|auto_generated|counter_reg_bit [7])))

	.dataa(\inst19|$00000|auto_generated|result_node[7]~7_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(\inst2|jump_mux~combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst4|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[6] .is_wysiwyg = "true";
defparam \inst4|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[6]~15 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[6]~15_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [6])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [6])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst4|dffs [6]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[6]~15 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[6]~6_combout  = (\inst2|stack_mux~1_combout  & (\inst20|MUX4B|auto_generated|_~24_combout )) # (!\inst2|stack_mux~1_combout  & ((\inst10|$00000|auto_generated|result_node[6]~15_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~24_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[6]~15_combout ),
	.datac(gnd),
	.datad(\inst2|stack_mux~1_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hAACC;
defparam \inst19|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[6]~6_combout  = (\inst2|jump_mux~combout  & (\inst19|$00000|auto_generated|result_node[6]~6_combout )) # (!\inst2|jump_mux~combout  & ((\inst3|auto_generated|counter_reg_bit [6])))

	.dataa(\inst19|$00000|auto_generated|result_node[6]~6_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(\inst2|jump_mux~combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800;
// synopsys translate_on

dffeas \inst4|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[5] .is_wysiwyg = "true";
defparam \inst4|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[5]~7 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[5]~7_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [5])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [5])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst4|dffs [5]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[5]~7 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[5]~5_combout  = (\inst2|stack_mux~1_combout  & (\inst20|MUX4B|auto_generated|_~29_combout )) # (!\inst2|stack_mux~1_combout  & ((\inst10|$00000|auto_generated|result_node[5]~7_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~29_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[5]~7_combout ),
	.datac(gnd),
	.datad(\inst2|stack_mux~1_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hAACC;
defparam \inst19|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[5]~5_combout  = (\inst2|jump_mux~combout  & (\inst19|$00000|auto_generated|result_node[5]~5_combout )) # (!\inst2|jump_mux~combout  & ((\inst3|auto_generated|counter_reg_bit [5])))

	.dataa(\inst19|$00000|auto_generated|result_node[5]~5_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(\inst2|jump_mux~combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000128;
// synopsys translate_on

dffeas \inst4|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[4] .is_wysiwyg = "true";
defparam \inst4|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[4]~2 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[4]~2_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [4])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [4])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\inst4|dffs [4]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[4]~2 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[4]~4_combout  = (\inst2|stack_mux~1_combout  & (\inst20|MUX4B|auto_generated|_~34_combout )) # (!\inst2|stack_mux~1_combout  & ((\inst10|$00000|auto_generated|result_node[4]~2_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~34_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[4]~2_combout ),
	.datac(gnd),
	.datad(\inst2|stack_mux~1_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hAACC;
defparam \inst19|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[4]~4_combout  = (\inst2|jump_mux~combout  & (\inst19|$00000|auto_generated|result_node[4]~4_combout )) # (!\inst2|jump_mux~combout  & ((\inst3|auto_generated|counter_reg_bit [4])))

	.dataa(\inst19|$00000|auto_generated|result_node[4]~4_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(\inst2|jump_mux~combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010D5;
// synopsys translate_on

dffeas \inst4|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[11] .is_wysiwyg = "true";
defparam \inst4|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[11]~6 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[11]~6_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [11])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [11])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(\inst4|dffs [11]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[11]~6 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[15] .is_wysiwyg = "true";
defparam \inst4|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[15]~4 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[15]~4_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [15])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [15])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst4|dffs [15]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[15]~4 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|stack_mux~0 (
// Equation(s):
// \inst2|stack_mux~0_combout  = (\inst10|$00000|auto_generated|result_node[11]~6_combout  & (!\inst10|$00000|auto_generated|result_node[14]~3_combout  & !\inst10|$00000|auto_generated|result_node[15]~4_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[11]~6_combout ),
	.datab(gnd),
	.datac(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[15]~4_combout ),
	.cin(gnd),
	.combout(\inst2|stack_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|stack_mux~0 .lut_mask = 16'h000A;
defparam \inst2|stack_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[12] .is_wysiwyg = "true";
defparam \inst4|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[12]~0 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[12]~0_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [12])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [12])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst4|dffs [12]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[12]~0 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|stack_mux~1 (
// Equation(s):
// \inst2|stack_mux~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (\inst2|stack_mux~0_combout  & !\inst10|$00000|auto_generated|result_node[12]~0_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.cin(gnd),
	.combout(\inst2|stack_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|stack_mux~1 .lut_mask = 16'h0088;
defparam \inst2|stack_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|inst3|Add2~1 (
// Equation(s):
// \inst20|inst3|Add2~1_combout  = \inst20|inst2|dffs [0] $ (\inst2|push~1_combout  $ (((\inst9|inst2|dffs [0] & \inst2|stack_mux~1_combout ))))

	.dataa(\inst9|inst2|dffs [0]),
	.datab(\inst2|stack_mux~1_combout ),
	.datac(\inst20|inst2|dffs [0]),
	.datad(\inst2|push~1_combout ),
	.cin(gnd),
	.combout(\inst20|inst3|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst3|Add2~1 .lut_mask = 16'h8778;
defparam \inst20|inst3|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|inst2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst20|inst3|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|inst2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|inst2|dffs[0] .is_wysiwyg = "true";
defparam \inst20|inst2|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode58w[3] (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode58w [3] = (\inst20|inst2|dffs [0] & (\inst2|push~1_combout  & (\inst20|inst2|dffs [2] & !\inst20|inst2|dffs [1])))

	.dataa(\inst20|inst2|dffs [0]),
	.datab(\inst2|push~1_combout ),
	.datac(\inst20|inst2|dffs [2]),
	.datad(\inst20|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode58w[3] .lut_mask = 16'h0080;
defparam \inst20|DEMUX4|auto_generated|w_anode58w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R5|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~35 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~35_combout  = (\inst20|inst3|Add2~0_combout  & (((\inst20|inst3|Add2~1_combout )))) # (!\inst20|inst3|Add2~0_combout  & ((\inst20|inst3|Add2~1_combout  & (\inst20|R5|dffs [3])) # (!\inst20|inst3|Add2~1_combout  & 
// ((\inst20|R4|dffs [3])))))

	.dataa(\inst20|inst3|Add2~0_combout ),
	.datab(\inst20|R5|dffs [3]),
	.datac(\inst20|inst3|Add2~1_combout ),
	.datad(\inst20|R4|dffs [3]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~35 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~36 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~36_combout  = (\inst20|inst3|Add2~0_combout  & ((\inst20|MUX4B|auto_generated|_~35_combout  & ((\inst20|R7|dffs [3]))) # (!\inst20|MUX4B|auto_generated|_~35_combout  & (\inst20|R6|dffs [3])))) # 
// (!\inst20|inst3|Add2~0_combout  & (((\inst20|MUX4B|auto_generated|_~35_combout ))))

	.dataa(\inst20|R6|dffs [3]),
	.datab(\inst20|inst3|Add2~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~35_combout ),
	.datad(\inst20|R7|dffs [3]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~36 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~37 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~37_combout  = (\inst20|inst3|Add2~1_combout  & (((\inst20|inst3|Add2~0_combout )))) # (!\inst20|inst3|Add2~1_combout  & ((\inst20|inst3|Add2~0_combout  & (\inst20|R2|dffs [3])) # (!\inst20|inst3|Add2~0_combout  & 
// ((\inst20|R0|dffs [3])))))

	.dataa(\inst20|inst3|Add2~1_combout ),
	.datab(\inst20|R2|dffs [3]),
	.datac(\inst20|inst3|Add2~0_combout ),
	.datad(\inst20|R0|dffs [3]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~37 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~38 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~38_combout  = (\inst20|inst3|Add2~1_combout  & ((\inst20|MUX4B|auto_generated|_~37_combout  & ((\inst20|R3|dffs [3]))) # (!\inst20|MUX4B|auto_generated|_~37_combout  & (\inst20|R1|dffs [3])))) # 
// (!\inst20|inst3|Add2~1_combout  & (((\inst20|MUX4B|auto_generated|_~37_combout ))))

	.dataa(\inst20|R1|dffs [3]),
	.datab(\inst20|inst3|Add2~1_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~37_combout ),
	.datad(\inst20|R3|dffs [3]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~38 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~39 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~39_combout  = (\inst20|inst3|Add2~3_combout  & (\inst20|MUX4B|auto_generated|_~36_combout )) # (!\inst20|inst3|Add2~3_combout  & ((\inst20|MUX4B|auto_generated|_~38_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~36_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~38_combout ),
	.datac(gnd),
	.datad(\inst20|inst3|Add2~3_combout ),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~39 .lut_mask = 16'hAACC;
defparam \inst20|MUX4B|auto_generated|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081A2;
// synopsys translate_on

dffeas \inst4|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[3] .is_wysiwyg = "true";
defparam \inst4|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[3]~5 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[3]~5_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [3])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [3])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst4|dffs [3]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[3]~5 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[3]~3_combout  = (\inst2|stack_mux~1_combout  & (\inst20|MUX4B|auto_generated|_~39_combout )) # (!\inst2|stack_mux~1_combout  & ((\inst10|$00000|auto_generated|result_node[3]~5_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~39_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[3]~5_combout ),
	.datac(gnd),
	.datad(\inst2|stack_mux~1_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hAACC;
defparam \inst19|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[3]~3_combout  = (\inst2|jump_mux~combout  & (\inst19|$00000|auto_generated|result_node[3]~3_combout )) # (!\inst2|jump_mux~combout  & ((\inst3|auto_generated|counter_reg_bit [3])))

	.dataa(\inst19|$00000|auto_generated|result_node[3]~3_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(\inst2|jump_mux~combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380;
// synopsys translate_on

dffeas \inst4|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[14] .is_wysiwyg = "true";
defparam \inst4|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[14]~3 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[14]~3_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [14])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [14])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst4|dffs [14]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[14]~3 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|ldr~0 (
// Equation(s):
// \inst2|ldr~0_combout  = (\inst10|$00000|auto_generated|result_node[14]~3_combout  & (\inst10|$00000|auto_generated|result_node[15]~4_combout  & (\inst10|$00000|auto_generated|result_node[13]~1_combout  & 
// !\inst10|$00000|auto_generated|result_node[12]~0_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[15]~4_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.cin(gnd),
	.combout(\inst2|ldr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|ldr~0 .lut_mask = 16'h0080;
defparam \inst2|ldr~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|e~0 (
// Equation(s):
// \inst2|e~0_combout  = (\inst10|$00000|auto_generated|result_node[14]~3_combout  & (\inst10|$00000|auto_generated|result_node[15]~4_combout )) # (!\inst10|$00000|auto_generated|result_node[14]~3_combout  & 
// (!\inst10|$00000|auto_generated|result_node[15]~4_combout  & \inst10|$00000|auto_generated|result_node[11]~6_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[15]~4_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[11]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|e~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|e~0 .lut_mask = 16'h9898;
defparam \inst2|e~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|e~1 (
// Equation(s):
// \inst2|e~1_combout  = (\inst2|ldr~0_combout ) # ((\inst12|Mux0~9_combout  & \inst2|e~0_combout ))

	.dataa(\inst2|ldr~0_combout ),
	.datab(\inst12|Mux0~9_combout ),
	.datac(\inst2|e~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|e~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|e~1 .lut_mask = 16'hEAEA;
defparam \inst2|e~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst|n[1]~0 (
// Equation(s):
// \inst9|inst|n[1]~0_combout  = (\inst9|inst2|dffs [0] & (\inst2|e~1_combout  & !\inst9|inst2|dffs [1]))

	.dataa(\inst9|inst2|dffs [0]),
	.datab(\inst2|e~1_combout ),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst9|inst|n[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|n[1]~0 .lut_mask = 16'h0088;
defparam \inst9|inst|n[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst9|inst2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst9|inst|n[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|dffs[1] .is_wysiwyg = "true";
defparam \inst9|inst2|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst|n[0] (
// Equation(s):
// \inst9|inst|n [0] = ((!\inst9|inst2|dffs [1] & !\inst2|e~1_combout )) # (!\inst9|inst2|dffs [0])

	.dataa(gnd),
	.datab(\inst9|inst2|dffs [1]),
	.datac(\inst2|e~1_combout ),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst9|inst|n [0]),
	.cout());
// synopsys translate_off
defparam \inst9|inst|n[0] .lut_mask = 16'h03FF;
defparam \inst9|inst|n[0] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst9|inst2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst9|inst|n [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|dffs[0] .is_wysiwyg = "true";
defparam \inst9|inst2|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pop (
// Equation(s):
// \inst2|pop~combout  = (\inst9|inst2|dffs [0] & (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (\inst2|stack_mux~0_combout  & !\inst10|$00000|auto_generated|result_node[12]~0_combout )))

	.dataa(\inst9|inst2|dffs [0]),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.cin(gnd),
	.combout(\inst2|pop~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pop .lut_mask = 16'h0080;
defparam \inst2|pop .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|inst3|Add2~0 (
// Equation(s):
// \inst20|inst3|Add2~0_combout  = \inst20|inst2|dffs [1] $ (((\inst2|pop~combout  & (!\inst20|inst2|dffs [0] & !\inst2|push~1_combout )) # (!\inst2|pop~combout  & (\inst20|inst2|dffs [0] & \inst2|push~1_combout ))))

	.dataa(\inst20|inst2|dffs [1]),
	.datab(\inst2|pop~combout ),
	.datac(\inst20|inst2|dffs [0]),
	.datad(\inst2|push~1_combout ),
	.cin(gnd),
	.combout(\inst20|inst3|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst3|Add2~0 .lut_mask = 16'h9AA6;
defparam \inst20|inst3|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|inst2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst20|inst3|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|inst2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|inst2|dffs[1] .is_wysiwyg = "true";
defparam \inst20|inst2|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode68w[3] (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode68w [3] = (\inst20|inst2|dffs [1] & (\inst2|push~1_combout  & (\inst20|inst2|dffs [2] & !\inst20|inst2|dffs [0])))

	.dataa(\inst20|inst2|dffs [1]),
	.datab(\inst2|push~1_combout ),
	.datac(\inst20|inst2|dffs [2]),
	.datad(\inst20|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode68w[3] .lut_mask = 16'h0080;
defparam \inst20|DEMUX4|auto_generated|w_anode68w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~40 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~40_combout  = (\inst20|inst3|Add2~0_combout  & (((\inst20|inst3|Add2~1_combout )))) # (!\inst20|inst3|Add2~0_combout  & ((\inst20|inst3|Add2~1_combout  & (\inst20|R5|dffs [2])) # (!\inst20|inst3|Add2~1_combout  & 
// ((\inst20|R4|dffs [2])))))

	.dataa(\inst20|inst3|Add2~0_combout ),
	.datab(\inst20|R5|dffs [2]),
	.datac(\inst20|inst3|Add2~1_combout ),
	.datad(\inst20|R4|dffs [2]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~40 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~41 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~41_combout  = (\inst20|inst3|Add2~0_combout  & ((\inst20|MUX4B|auto_generated|_~40_combout  & ((\inst20|R7|dffs [2]))) # (!\inst20|MUX4B|auto_generated|_~40_combout  & (\inst20|R6|dffs [2])))) # 
// (!\inst20|inst3|Add2~0_combout  & (((\inst20|MUX4B|auto_generated|_~40_combout ))))

	.dataa(\inst20|R6|dffs [2]),
	.datab(\inst20|inst3|Add2~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~40_combout ),
	.datad(\inst20|R7|dffs [2]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~41 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~42 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~42_combout  = (\inst20|inst3|Add2~1_combout  & (((\inst20|inst3|Add2~0_combout )))) # (!\inst20|inst3|Add2~1_combout  & ((\inst20|inst3|Add2~0_combout  & (\inst20|R2|dffs [2])) # (!\inst20|inst3|Add2~0_combout  & 
// ((\inst20|R0|dffs [2])))))

	.dataa(\inst20|inst3|Add2~1_combout ),
	.datab(\inst20|R2|dffs [2]),
	.datac(\inst20|inst3|Add2~0_combout ),
	.datad(\inst20|R0|dffs [2]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~42 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~43 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~43_combout  = (\inst20|inst3|Add2~1_combout  & ((\inst20|MUX4B|auto_generated|_~42_combout  & ((\inst20|R3|dffs [2]))) # (!\inst20|MUX4B|auto_generated|_~42_combout  & (\inst20|R1|dffs [2])))) # 
// (!\inst20|inst3|Add2~1_combout  & (((\inst20|MUX4B|auto_generated|_~42_combout ))))

	.dataa(\inst20|R1|dffs [2]),
	.datab(\inst20|inst3|Add2~1_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~42_combout ),
	.datad(\inst20|R3|dffs [2]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~43 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~44 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~44_combout  = (\inst20|inst3|Add2~3_combout  & (\inst20|MUX4B|auto_generated|_~41_combout )) # (!\inst20|inst3|Add2~3_combout  & ((\inst20|MUX4B|auto_generated|_~43_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~41_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~43_combout ),
	.datac(gnd),
	.datad(\inst20|inst3|Add2~3_combout ),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~44 .lut_mask = 16'hAACC;
defparam \inst20|MUX4B|auto_generated|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F080;
// synopsys translate_on

dffeas \inst4|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[2] .is_wysiwyg = "true";
defparam \inst4|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[2]~10 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[2]~10_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [2])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [2])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst4|dffs [2]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[2]~10 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[2]~2_combout  = (\inst2|stack_mux~1_combout  & (\inst20|MUX4B|auto_generated|_~44_combout )) # (!\inst2|stack_mux~1_combout  & ((\inst10|$00000|auto_generated|result_node[2]~10_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~44_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.datac(gnd),
	.datad(\inst2|stack_mux~1_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hAACC;
defparam \inst19|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[2]~2_combout  = (\inst2|jump_mux~combout  & (\inst19|$00000|auto_generated|result_node[2]~2_combout )) # (!\inst2|jump_mux~combout  & ((\inst3|auto_generated|counter_reg_bit [2])))

	.dataa(\inst19|$00000|auto_generated|result_node[2]~2_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(\inst2|jump_mux~combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000202A;
// synopsys translate_on

dffeas \inst4|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[13] .is_wysiwyg = "true";
defparam \inst4|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[13]~1 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[13]~1_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [13])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [13])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst4|dffs [13]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[13]~1 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~0 (
// Equation(s):
// \inst2|pc_load~0_combout  = (!\inst10|$00000|auto_generated|result_node[14]~3_combout  & (\inst10|$00000|auto_generated|result_node[12]~0_combout  $ (((\inst10|$00000|auto_generated|result_node[13]~1_combout ) # 
// (\inst10|$00000|auto_generated|result_node[11]~6_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[11]~6_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.cin(gnd),
	.combout(\inst2|pc_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~0 .lut_mask = 16'h001E;
defparam \inst2|pc_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|WrEn~0 (
// Equation(s):
// \inst2|WrEn~0_combout  = (\inst2|push~0_combout  & (!\inst|altsyncram_component|auto_generated|q_a [15] & !\inst|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\inst2|push~0_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst2|WrEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WrEn~0 .lut_mask = 16'h000A;
defparam \inst2|WrEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[2]~2_combout  = (\inst10|$00000|auto_generated|result_node[14]~3_combout  & ((\inst10|$00000|auto_generated|result_node[15]~4_combout  & (\inst10|$00000|auto_generated|result_node[5]~7_combout )) # 
// (!\inst10|$00000|auto_generated|result_node[15]~4_combout  & ((\inst10|$00000|auto_generated|result_node[13]~1_combout ))))) # (!\inst10|$00000|auto_generated|result_node[14]~3_combout  & (\inst10|$00000|auto_generated|result_node[5]~7_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[5]~7_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[15]~4_combout ),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hAACA;
defparam \inst7|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|wen~0 (
// Equation(s):
// \inst12|wen~0_combout  = (\inst10|$00000|auto_generated|result_node[14]~3_combout  & (\inst10|$00000|auto_generated|result_node[13]~1_combout  $ (\inst10|$00000|auto_generated|result_node[12]~0_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.datab(gnd),
	.datac(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.cin(gnd),
	.combout(\inst12|wen~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|wen~0 .lut_mask = 16'h0AA0;
defparam \inst12|wen~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|wen~1 (
// Equation(s):
// \inst12|wen~1_combout  = (\inst10|$00000|auto_generated|result_node[15]~4_combout  & ((\inst12|wen~0_combout  & (\inst9|inst2|dffs [1])) # (!\inst12|wen~0_combout  & ((\inst9|inst2|dffs [0])))))

	.dataa(\inst10|$00000|auto_generated|result_node[15]~4_combout ),
	.datab(\inst9|inst2|dffs [1]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst12|wen~0_combout ),
	.cin(gnd),
	.combout(\inst12|wen~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|wen~1 .lut_mask = 16'h88A0;
defparam \inst12|wen~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|$00000|auto_generated|result_node[1]~0 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[1]~0_combout  = (\inst10|$00000|auto_generated|result_node[14]~3_combout  & ((\inst10|$00000|auto_generated|result_node[15]~4_combout  & (\inst10|$00000|auto_generated|result_node[4]~2_combout )) # 
// (!\inst10|$00000|auto_generated|result_node[15]~4_combout  & ((\inst10|$00000|auto_generated|result_node[12]~0_combout ))))) # (!\inst10|$00000|auto_generated|result_node[14]~3_combout  & (\inst10|$00000|auto_generated|result_node[4]~2_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~2_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[15]~4_combout ),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[1]~0 .lut_mask = 16'hAACA;
defparam \inst7|$00000|auto_generated|result_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|$00000|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[14]~3_combout  & ((\inst10|$00000|auto_generated|result_node[15]~4_combout  & (\inst10|$00000|auto_generated|result_node[3]~5_combout )) # 
// (!\inst10|$00000|auto_generated|result_node[15]~4_combout  & ((\inst10|$00000|auto_generated|result_node[11]~6_combout ))))) # (!\inst10|$00000|auto_generated|result_node[14]~3_combout  & (\inst10|$00000|auto_generated|result_node[3]~5_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~5_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[11]~6_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[15]~4_combout ),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[0]~1 .lut_mask = 16'hAACA;
defparam \inst7|$00000|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|DEMUX4|auto_generated|w_anode48w[3] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode48w [3] = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst12|wen~1_combout  & (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & !\inst7|$00000|auto_generated|result_node[0]~1_combout )))

	.dataa(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.datab(\inst12|wen~1_combout ),
	.datac(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode48w[3] .lut_mask = 16'h0008;
defparam \inst11|DEMUX4|auto_generated|w_anode48w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|DEMUX4|auto_generated|w_anode18w[3] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode18w [3] = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & (\inst12|wen~1_combout  & (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & !\inst7|$00000|auto_generated|result_node[1]~0_combout )))

	.dataa(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst12|wen~1_combout ),
	.datac(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.datad(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode18w[3] .lut_mask = 16'h0008;
defparam \inst11|DEMUX4|auto_generated|w_anode18w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R1|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000093C4;
// synopsys translate_on

dffeas \inst4|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[0] .is_wysiwyg = "true";
defparam \inst4|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[0]~9 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[0]~9_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [0])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [0])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst4|dffs [0]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[0]~9 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|DEMUX4|auto_generated|w_anode28w[3] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode28w [3] = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & (\inst12|wen~1_combout  & (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & !\inst7|$00000|auto_generated|result_node[0]~1_combout )))

	.dataa(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\inst12|wen~1_combout ),
	.datac(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.datad(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode28w[3] .lut_mask = 16'h0008;
defparam \inst11|DEMUX4|auto_generated|w_anode28w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009550;
// synopsys translate_on

dffeas \inst4|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[1] .is_wysiwyg = "true";
defparam \inst4|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[1]~8 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[1]~8_combout  = (\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [1])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [1])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst4|dffs [1]),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[1]~8 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst10|$00000|auto_generated|result_node[1]~8_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~8_combout  & (\inst11|R2|dffs [0])) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|R0|dffs [0])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datab(\inst11|R2|dffs [0]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datad(\inst11|R0|dffs [0]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|DEMUX4|auto_generated|w_anode38w[3] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode38w [3] = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & (\inst7|$00000|auto_generated|result_node[0]~1_combout  & (\inst12|wen~1_combout  & !\inst7|$00000|auto_generated|result_node[2]~2_combout )))

	.dataa(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(\inst12|wen~1_combout ),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode38w[3] .lut_mask = 16'h0080;
defparam \inst11|DEMUX4|auto_generated|w_anode38w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout  & ((\inst11|R3|dffs [0]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout  & (\inst11|R1|dffs [0])))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [0]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout ),
	.datad(\inst11|R3|dffs [0]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result0w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [0])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [0]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result0w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[0] .is_wysiwyg = "true";
defparam \inst25|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst7|$00000|auto_generated|result_node[1]~0_combout )))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & 
// ((\inst7|$00000|auto_generated|result_node[1]~0_combout  & (\inst11|R2|dffs [0])) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|R0|dffs [0])))))

	.dataa(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst11|R2|dffs [0]),
	.datac(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\inst11|R0|dffs [0]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~0_combout  & ((\inst11|R3|dffs [0]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~0_combout  & (\inst11|R1|dffs [0])))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [0]),
	.datab(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~0_combout ),
	.datad(\inst11|R3|dffs [0]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result0w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result0w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [0])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [0]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs23w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result0w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[0] .is_wysiwyg = "true";
defparam \inst24|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[0] (
// Equation(s):
// \inst22|p [0] = (\inst25|dffs [0] & \inst24|dffs [0])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p [0]),
	.cout());
// synopsys translate_off
defparam \inst22|p[0] .lut_mask = 16'h8888;
defparam \inst22|p[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux4~4 (
// Equation(s):
// \inst12|Mux4~4_combout  = (\inst10|$00000|auto_generated|result_node[14]~3_combout  & ((\inst10|$00000|auto_generated|result_node[13]~1_combout ) # (\inst10|$00000|auto_generated|result_node[12]~0_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~4 .lut_mask = 16'hA8A8;
defparam \inst12|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~0 (
// Equation(s):
// \inst12|Add3~0_combout  = (\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & (\inst10|$00000|auto_generated|result_node[11]~6_combout  $ (VCC))) # (!\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[11]~6_combout  & VCC))
// \inst12|Add3~1  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & \inst10|$00000|auto_generated|result_node[11]~6_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[11]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add3~0_combout ),
	.cout(\inst12|Add3~1 ));
// synopsys translate_off
defparam \inst12|Add3~0 .lut_mask = 16'h6688;
defparam \inst12|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~0 (
// Equation(s):
// \inst12|Add1~0_combout  = (\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout  $ (VCC))) # (!\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ) # (GND)))
// \inst12|Add1~1  = CARRY((\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ) # (!\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add1~0_combout ),
	.cout(\inst12|Add1~1 ));
// synopsys translate_off
defparam \inst12|Add1~0 .lut_mask = 16'h66DD;
defparam \inst12|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~0 (
// Equation(s):
// \inst12|Add0~0_combout  = (\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout  $ (VCC))) # (!\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout  & VCC))
// \inst12|Add0~1  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & \inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add0~0_combout ),
	.cout(\inst12|Add0~1 ));
// synopsys translate_off
defparam \inst12|Add0~0 .lut_mask = 16'h6688;
defparam \inst12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux15~0 (
// Equation(s):
// \inst12|Mux15~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst10|$00000|auto_generated|result_node[12]~0_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~0_combout  & (\inst12|Add1~0_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Add0~0_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst12|Add1~0_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\inst12|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[1]~1_combout  = (\inst2|ldr~0_combout  & (\inst11|R0|dffs [1])) # (!\inst2|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[1]~8_combout )))

	.dataa(\inst11|R0|dffs [1]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst7|$00000|auto_generated|result_node[1]~0_combout )))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & 
// ((\inst7|$00000|auto_generated|result_node[1]~0_combout  & (\inst11|R2|dffs [2])) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|R0|dffs [2])))))

	.dataa(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst11|R2|dffs [2]),
	.datac(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\inst11|R0|dffs [2]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout  & ((\inst11|R3|dffs [2]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout  & (\inst11|R1|dffs [2])))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [2]),
	.datab(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout ),
	.datad(\inst11|R3|dffs [2]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result2w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result2w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [2])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [2]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result2w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[2] .is_wysiwyg = "true";
defparam \inst24|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~53 (
// Equation(s):
// \inst22|p~53_combout  = (\inst25|dffs [0] & \inst24|dffs [2])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~53 .lut_mask = 16'h8888;
defparam \inst22|p~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[1] .is_wysiwyg = "true";
defparam \inst25|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst24|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[1] .is_wysiwyg = "true";
defparam \inst24|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~36 (
// Equation(s):
// \inst22|p~36_combout  = (\inst25|dffs [1] & \inst24|dffs [1])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~36 .lut_mask = 16'h8888;
defparam \inst22|p~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst10|$00000|auto_generated|result_node[1]~8_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~8_combout  & (\inst11|R2|dffs [2])) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|R0|dffs [2])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datab(\inst11|R2|dffs [2]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datad(\inst11|R0|dffs [2]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout  & ((\inst11|R3|dffs [2]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout  & (\inst11|R1|dffs [2])))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [2]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout ),
	.datad(\inst11|R3|dffs [2]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result2w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [2])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [2]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result2w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[2] .is_wysiwyg = "true";
defparam \inst25|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~37 (
// Equation(s):
// \inst22|p~37_combout  = (\inst25|dffs [2] & \inst24|dffs [0])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~37 .lut_mask = 16'h8888;
defparam \inst22|p~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~38 (
// Equation(s):
// \inst22|p~38_combout  = (\inst25|dffs [0] & \inst24|dffs [1])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~38 .lut_mask = 16'h8888;
defparam \inst22|p~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~39 (
// Equation(s):
// \inst22|p~39_combout  = (\inst25|dffs [1] & \inst24|dffs [0])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~39 .lut_mask = 16'h8888;
defparam \inst22|p~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[1]~40 (
// Equation(s):
// \inst22|p[1]~40_combout  = (\inst22|p~38_combout  & (\inst22|p~39_combout  $ (VCC))) # (!\inst22|p~38_combout  & (\inst22|p~39_combout  & VCC))
// \inst22|p[1]~41  = CARRY((\inst22|p~38_combout  & \inst22|p~39_combout ))

	.dataa(\inst22|p~38_combout ),
	.datab(\inst22|p~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[1]~40_combout ),
	.cout(\inst22|p[1]~41 ));
// synopsys translate_off
defparam \inst22|p[1]~40 .lut_mask = 16'h6688;
defparam \inst22|p[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~0 (
// Equation(s):
// \inst22|Add0~0_combout  = (\inst22|p~36_combout  & ((\inst22|p~37_combout  & (\inst22|p[1]~41  & VCC)) # (!\inst22|p~37_combout  & (!\inst22|p[1]~41 )))) # (!\inst22|p~36_combout  & ((\inst22|p~37_combout  & (!\inst22|p[1]~41 )) # (!\inst22|p~37_combout  
// & ((\inst22|p[1]~41 ) # (GND)))))
// \inst22|Add0~1  = CARRY((\inst22|p~36_combout  & (!\inst22|p~37_combout  & !\inst22|p[1]~41 )) # (!\inst22|p~36_combout  & ((!\inst22|p[1]~41 ) # (!\inst22|p~37_combout ))))

	.dataa(\inst22|p~36_combout ),
	.datab(\inst22|p~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[1]~41 ),
	.combout(\inst22|Add0~0_combout ),
	.cout(\inst22|Add0~1 ));
// synopsys translate_off
defparam \inst22|Add0~0 .lut_mask = 16'h9617;
defparam \inst22|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[2]~54 (
// Equation(s):
// \inst22|p[2]~54_combout  = (\inst22|p~53_combout  & (\inst22|Add0~0_combout  $ (VCC))) # (!\inst22|p~53_combout  & (\inst22|Add0~0_combout  & VCC))
// \inst22|p[2]~55  = CARRY((\inst22|p~53_combout  & \inst22|Add0~0_combout ))

	.dataa(\inst22|p~53_combout ),
	.datab(\inst22|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[2]~54_combout ),
	.cout(\inst22|p[2]~55 ));
// synopsys translate_off
defparam \inst22|p[2]~54 .lut_mask = 16'h6688;
defparam \inst22|p[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~2 (
// Equation(s):
// \inst12|Add3~2_combout  = (\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add3~1 )) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((\inst12|Add3~1 ) # (GND)))
// \inst12|Add3~3  = CARRY((!\inst12|Add3~1 ) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~1 ),
	.combout(\inst12|Add3~2_combout ),
	.cout(\inst12|Add3~3 ));
// synopsys translate_off
defparam \inst12|Add3~2 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~4 (
// Equation(s):
// \inst12|Add3~4_combout  = (\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & (\inst12|Add3~3  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & (!\inst12|Add3~3  & VCC))
// \inst12|Add3~5  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & !\inst12|Add3~3 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~3 ),
	.combout(\inst12|Add3~4_combout ),
	.cout(\inst12|Add3~5 ));
// synopsys translate_off
defparam \inst12|Add3~4 .lut_mask = 16'hA50A;
defparam \inst12|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~2 (
// Equation(s):
// \inst12|Add1~2_combout  = (\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add1~1 )) # (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & ((\inst12|Add1~1 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (\inst12|Add1~1  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add1~1 ))))
// \inst12|Add1~3  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((!\inst12|Add1~1 ) # (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & !\inst12|Add1~1 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~1 ),
	.combout(\inst12|Add1~2_combout ),
	.cout(\inst12|Add1~3 ));
// synopsys translate_off
defparam \inst12|Add1~2 .lut_mask = 16'h692B;
defparam \inst12|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~4 (
// Equation(s):
// \inst12|Add1~4_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout  $ (\inst12|Add1~3 )))) # (GND)
// \inst12|Add1~5  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout  & !\inst12|Add1~3 )) # (!\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ) # (!\inst12|Add1~3 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~3 ),
	.combout(\inst12|Add1~4_combout ),
	.cout(\inst12|Add1~5 ));
// synopsys translate_off
defparam \inst12|Add1~4 .lut_mask = 16'h964D;
defparam \inst12|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~2 (
// Equation(s):
// \inst12|Add0~2_combout  = (\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (\inst12|Add0~1  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add0~1 )))) # 
// (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add0~1 )) # (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & ((\inst12|Add0~1 ) # (GND)))))
// \inst12|Add0~3  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & !\inst12|Add0~1 )) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((!\inst12|Add0~1 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~1 ),
	.combout(\inst12|Add0~2_combout ),
	.cout(\inst12|Add0~3 ));
// synopsys translate_off
defparam \inst12|Add0~2 .lut_mask = 16'h9617;
defparam \inst12|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~4 (
// Equation(s):
// \inst12|Add0~4_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout  $ (!\inst12|Add0~3 )))) # (GND)
// \inst12|Add0~5  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ) # (!\inst12|Add0~3 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout  & !\inst12|Add0~3 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~3 ),
	.combout(\inst12|Add0~4_combout ),
	.cout(\inst12|Add0~5 ));
// synopsys translate_off
defparam \inst12|Add0~4 .lut_mask = 16'h698E;
defparam \inst12|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux13~0 (
// Equation(s):
// \inst12|Mux13~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst10|$00000|auto_generated|result_node[12]~0_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~0_combout  & (\inst12|Add1~4_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Add0~4_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst12|Add1~4_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\inst12|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[3]~3_combout  = (\inst2|ldr~0_combout  & (\inst11|R0|dffs [3])) # (!\inst2|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[3]~5_combout )))

	.dataa(\inst11|R0|dffs [3]),
	.datab(\inst10|$00000|auto_generated|result_node[3]~5_combout ),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst7|$00000|auto_generated|result_node[1]~0_combout )))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & 
// ((\inst7|$00000|auto_generated|result_node[1]~0_combout  & (\inst11|R2|dffs [4])) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|R0|dffs [4])))))

	.dataa(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst11|R2|dffs [4]),
	.datac(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\inst11|R0|dffs [4]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout  & ((\inst11|R3|dffs [4]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout  & (\inst11|R1|dffs [4])))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [4]),
	.datab(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout ),
	.datad(\inst11|R3|dffs [4]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result4w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result4w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [4])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [4]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result4w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result4w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[4] .is_wysiwyg = "true";
defparam \inst24|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~78 (
// Equation(s):
// \inst22|p~78_combout  = (\inst25|dffs [0] & \inst24|dffs [4])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~78 .lut_mask = 16'h8888;
defparam \inst22|p~78 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[3] .is_wysiwyg = "true";
defparam \inst24|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~65 (
// Equation(s):
// \inst22|p~65_combout  = (\inst25|dffs [1] & \inst24|dffs [3])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~65 .lut_mask = 16'h8888;
defparam \inst22|p~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~51 (
// Equation(s):
// \inst22|p~51_combout  = (\inst25|dffs [2] & \inst24|dffs [2])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~51 .lut_mask = 16'h8888;
defparam \inst22|p~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[3] .is_wysiwyg = "true";
defparam \inst25|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~32 (
// Equation(s):
// \inst22|p~32_combout  = (\inst25|dffs [3] & \inst24|dffs [1])

	.dataa(\inst25|dffs [3]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~32 .lut_mask = 16'h8888;
defparam \inst22|p~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst10|$00000|auto_generated|result_node[1]~8_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~8_combout  & (\inst11|R2|dffs [4])) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|R0|dffs [4])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datab(\inst11|R2|dffs [4]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datad(\inst11|R0|dffs [4]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout  & ((\inst11|R3|dffs [4]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout  & (\inst11|R1|dffs [4])))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [4]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout ),
	.datad(\inst11|R3|dffs [4]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result4w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [4])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [4]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result4w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result4w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[4] .is_wysiwyg = "true";
defparam \inst25|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~33 (
// Equation(s):
// \inst22|p~33_combout  = (\inst25|dffs [4] & \inst24|dffs [0])

	.dataa(\inst25|dffs [4]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~33 .lut_mask = 16'h8888;
defparam \inst22|p~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~34 (
// Equation(s):
// \inst22|p~34_combout  = (\inst25|dffs [2] & \inst24|dffs [1])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~34 .lut_mask = 16'h8888;
defparam \inst22|p~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~35 (
// Equation(s):
// \inst22|p~35_combout  = (\inst25|dffs [3] & \inst24|dffs [0])

	.dataa(\inst25|dffs [3]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~35 .lut_mask = 16'h8888;
defparam \inst22|p~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~2 (
// Equation(s):
// \inst22|Add0~2_combout  = ((\inst22|p~34_combout  $ (\inst22|p~35_combout  $ (!\inst22|Add0~1 )))) # (GND)
// \inst22|Add0~3  = CARRY((\inst22|p~34_combout  & ((\inst22|p~35_combout ) # (!\inst22|Add0~1 ))) # (!\inst22|p~34_combout  & (\inst22|p~35_combout  & !\inst22|Add0~1 )))

	.dataa(\inst22|p~34_combout ),
	.datab(\inst22|p~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~1 ),
	.combout(\inst22|Add0~2_combout ),
	.cout(\inst22|Add0~3 ));
// synopsys translate_off
defparam \inst22|Add0~2 .lut_mask = 16'h698E;
defparam \inst22|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~4 (
// Equation(s):
// \inst22|Add0~4_combout  = (\inst22|p~32_combout  & ((\inst22|p~33_combout  & (\inst22|Add0~3  & VCC)) # (!\inst22|p~33_combout  & (!\inst22|Add0~3 )))) # (!\inst22|p~32_combout  & ((\inst22|p~33_combout  & (!\inst22|Add0~3 )) # (!\inst22|p~33_combout  & 
// ((\inst22|Add0~3 ) # (GND)))))
// \inst22|Add0~5  = CARRY((\inst22|p~32_combout  & (!\inst22|p~33_combout  & !\inst22|Add0~3 )) # (!\inst22|p~32_combout  & ((!\inst22|Add0~3 ) # (!\inst22|p~33_combout ))))

	.dataa(\inst22|p~32_combout ),
	.datab(\inst22|p~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~3 ),
	.combout(\inst22|Add0~4_combout ),
	.cout(\inst22|Add0~5 ));
// synopsys translate_off
defparam \inst22|Add0~4 .lut_mask = 16'h9617;
defparam \inst22|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~52 (
// Equation(s):
// \inst22|p~52_combout  = (\inst25|dffs [1] & \inst24|dffs [2])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~52 .lut_mask = 16'h8888;
defparam \inst22|p~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~0 (
// Equation(s):
// \inst22|Add1~0_combout  = (\inst22|p~52_combout  & ((\inst22|Add0~2_combout  & (\inst22|p[2]~55  & VCC)) # (!\inst22|Add0~2_combout  & (!\inst22|p[2]~55 )))) # (!\inst22|p~52_combout  & ((\inst22|Add0~2_combout  & (!\inst22|p[2]~55 )) # 
// (!\inst22|Add0~2_combout  & ((\inst22|p[2]~55 ) # (GND)))))
// \inst22|Add1~1  = CARRY((\inst22|p~52_combout  & (!\inst22|Add0~2_combout  & !\inst22|p[2]~55 )) # (!\inst22|p~52_combout  & ((!\inst22|p[2]~55 ) # (!\inst22|Add0~2_combout ))))

	.dataa(\inst22|p~52_combout ),
	.datab(\inst22|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[2]~55 ),
	.combout(\inst22|Add1~0_combout ),
	.cout(\inst22|Add1~1 ));
// synopsys translate_off
defparam \inst22|Add1~0 .lut_mask = 16'h9617;
defparam \inst22|Add1~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~2 (
// Equation(s):
// \inst22|Add1~2_combout  = ((\inst22|p~51_combout  $ (\inst22|Add0~4_combout  $ (!\inst22|Add1~1 )))) # (GND)
// \inst22|Add1~3  = CARRY((\inst22|p~51_combout  & ((\inst22|Add0~4_combout ) # (!\inst22|Add1~1 ))) # (!\inst22|p~51_combout  & (\inst22|Add0~4_combout  & !\inst22|Add1~1 )))

	.dataa(\inst22|p~51_combout ),
	.datab(\inst22|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add1~1 ),
	.combout(\inst22|Add1~2_combout ),
	.cout(\inst22|Add1~3 ));
// synopsys translate_off
defparam \inst22|Add1~2 .lut_mask = 16'h698E;
defparam \inst22|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~66 (
// Equation(s):
// \inst22|p~66_combout  = (\inst25|dffs [0] & \inst24|dffs [3])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~66 .lut_mask = 16'h8888;
defparam \inst22|p~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[3]~67 (
// Equation(s):
// \inst22|p[3]~67_combout  = (\inst22|p~66_combout  & (\inst22|Add1~0_combout  $ (VCC))) # (!\inst22|p~66_combout  & (\inst22|Add1~0_combout  & VCC))
// \inst22|p[3]~68  = CARRY((\inst22|p~66_combout  & \inst22|Add1~0_combout ))

	.dataa(\inst22|p~66_combout ),
	.datab(\inst22|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[3]~67_combout ),
	.cout(\inst22|p[3]~68 ));
// synopsys translate_off
defparam \inst22|p[3]~67 .lut_mask = 16'h6688;
defparam \inst22|p[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~0 (
// Equation(s):
// \inst22|Add2~0_combout  = (\inst22|p~65_combout  & ((\inst22|Add1~2_combout  & (\inst22|p[3]~68  & VCC)) # (!\inst22|Add1~2_combout  & (!\inst22|p[3]~68 )))) # (!\inst22|p~65_combout  & ((\inst22|Add1~2_combout  & (!\inst22|p[3]~68 )) # 
// (!\inst22|Add1~2_combout  & ((\inst22|p[3]~68 ) # (GND)))))
// \inst22|Add2~1  = CARRY((\inst22|p~65_combout  & (!\inst22|Add1~2_combout  & !\inst22|p[3]~68 )) # (!\inst22|p~65_combout  & ((!\inst22|p[3]~68 ) # (!\inst22|Add1~2_combout ))))

	.dataa(\inst22|p~65_combout ),
	.datab(\inst22|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[3]~68 ),
	.combout(\inst22|Add2~0_combout ),
	.cout(\inst22|Add2~1 ));
// synopsys translate_off
defparam \inst22|Add2~0 .lut_mask = 16'h9617;
defparam \inst22|Add2~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[4]~79 (
// Equation(s):
// \inst22|p[4]~79_combout  = (\inst22|p~78_combout  & (\inst22|Add2~0_combout  $ (VCC))) # (!\inst22|p~78_combout  & (\inst22|Add2~0_combout  & VCC))
// \inst22|p[4]~80  = CARRY((\inst22|p~78_combout  & \inst22|Add2~0_combout ))

	.dataa(\inst22|p~78_combout ),
	.datab(\inst22|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[4]~79_combout ),
	.cout(\inst22|p[4]~80 ));
// synopsys translate_off
defparam \inst22|p[4]~79 .lut_mask = 16'h6688;
defparam \inst22|p[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~6 (
// Equation(s):
// \inst12|Add3~6_combout  = (\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add3~5 )) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((\inst12|Add3~5 ) # (GND)))
// \inst12|Add3~7  = CARRY((!\inst12|Add3~5 ) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~5 ),
	.combout(\inst12|Add3~6_combout ),
	.cout(\inst12|Add3~7 ));
// synopsys translate_off
defparam \inst12|Add3~6 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~8 (
// Equation(s):
// \inst12|Add3~8_combout  = (\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & (\inst12|Add3~7  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & (!\inst12|Add3~7  & VCC))
// \inst12|Add3~9  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & !\inst12|Add3~7 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~7 ),
	.combout(\inst12|Add3~8_combout ),
	.cout(\inst12|Add3~9 ));
// synopsys translate_off
defparam \inst12|Add3~8 .lut_mask = 16'hA50A;
defparam \inst12|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~6 (
// Equation(s):
// \inst12|Add1~6_combout  = (\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add1~5 )) # (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & ((\inst12|Add1~5 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (\inst12|Add1~5  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add1~5 ))))
// \inst12|Add1~7  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((!\inst12|Add1~5 ) # (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & !\inst12|Add1~5 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~5 ),
	.combout(\inst12|Add1~6_combout ),
	.cout(\inst12|Add1~7 ));
// synopsys translate_off
defparam \inst12|Add1~6 .lut_mask = 16'h692B;
defparam \inst12|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~8 (
// Equation(s):
// \inst12|Add1~8_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout  $ (\inst12|Add1~7 )))) # (GND)
// \inst12|Add1~9  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout  & !\inst12|Add1~7 )) # (!\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ) # (!\inst12|Add1~7 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~7 ),
	.combout(\inst12|Add1~8_combout ),
	.cout(\inst12|Add1~9 ));
// synopsys translate_off
defparam \inst12|Add1~8 .lut_mask = 16'h964D;
defparam \inst12|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~6 (
// Equation(s):
// \inst12|Add0~6_combout  = (\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (\inst12|Add0~5  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add0~5 )))) # 
// (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add0~5 )) # (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & ((\inst12|Add0~5 ) # (GND)))))
// \inst12|Add0~7  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & !\inst12|Add0~5 )) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((!\inst12|Add0~5 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~5 ),
	.combout(\inst12|Add0~6_combout ),
	.cout(\inst12|Add0~7 ));
// synopsys translate_off
defparam \inst12|Add0~6 .lut_mask = 16'h9617;
defparam \inst12|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~8 (
// Equation(s):
// \inst12|Add0~8_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout  $ (!\inst12|Add0~7 )))) # (GND)
// \inst12|Add0~9  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ) # (!\inst12|Add0~7 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout  & !\inst12|Add0~7 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~7 ),
	.combout(\inst12|Add0~8_combout ),
	.cout(\inst12|Add0~9 ));
// synopsys translate_off
defparam \inst12|Add0~8 .lut_mask = 16'h698E;
defparam \inst12|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux11~0 (
// Equation(s):
// \inst12|Mux11~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst10|$00000|auto_generated|result_node[12]~0_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~0_combout  & (\inst12|Add1~8_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Add0~8_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst12|Add1~8_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\inst12|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[5]~5_combout  = (\inst2|ldr~0_combout  & (\inst11|R0|dffs [5])) # (!\inst2|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[5]~7_combout )))

	.dataa(\inst11|R0|dffs [5]),
	.datab(\inst10|$00000|auto_generated|result_node[5]~7_combout ),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst7|$00000|auto_generated|result_node[1]~0_combout )))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & 
// ((\inst7|$00000|auto_generated|result_node[1]~0_combout  & (\inst11|R2|dffs [6])) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|R0|dffs [6])))))

	.dataa(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst11|R2|dffs [6]),
	.datac(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\inst11|R0|dffs [6]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout  & ((\inst11|R3|dffs [6]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout  & (\inst11|R1|dffs [6])))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [6]),
	.datab(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout ),
	.datad(\inst11|R3|dffs [6]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result6w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result6w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [6])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [6]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result6w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result6w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[6] .is_wysiwyg = "true";
defparam \inst24|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~99 (
// Equation(s):
// \inst22|p~99_combout  = (\inst25|dffs [0] & \inst24|dffs [6])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~99 .lut_mask = 16'h8888;
defparam \inst22|p~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[5] .is_wysiwyg = "true";
defparam \inst24|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~88 (
// Equation(s):
// \inst22|p~88_combout  = (\inst25|dffs [1] & \inst24|dffs [5])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~88 .lut_mask = 16'h8888;
defparam \inst22|p~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~76 (
// Equation(s):
// \inst22|p~76_combout  = (\inst25|dffs [2] & \inst24|dffs [4])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~76 .lut_mask = 16'h8888;
defparam \inst22|p~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~63 (
// Equation(s):
// \inst22|p~63_combout  = (\inst25|dffs [3] & \inst24|dffs [3])

	.dataa(\inst25|dffs [3]),
	.datab(\inst24|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~63 .lut_mask = 16'h8888;
defparam \inst22|p~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~49 (
// Equation(s):
// \inst22|p~49_combout  = (\inst25|dffs [4] & \inst24|dffs [2])

	.dataa(\inst25|dffs [4]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~49 .lut_mask = 16'h8888;
defparam \inst22|p~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[5] .is_wysiwyg = "true";
defparam \inst25|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~28 (
// Equation(s):
// \inst22|p~28_combout  = (\inst25|dffs [5] & \inst24|dffs [1])

	.dataa(\inst25|dffs [5]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~28 .lut_mask = 16'h8888;
defparam \inst22|p~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst10|$00000|auto_generated|result_node[1]~8_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~8_combout  & (\inst11|R2|dffs [6])) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|R0|dffs [6])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datab(\inst11|R2|dffs [6]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datad(\inst11|R0|dffs [6]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout  & ((\inst11|R3|dffs [6]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout  & (\inst11|R1|dffs [6])))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [6]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout ),
	.datad(\inst11|R3|dffs [6]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result6w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [6])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [6]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result6w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result6w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[6] .is_wysiwyg = "true";
defparam \inst25|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~29 (
// Equation(s):
// \inst22|p~29_combout  = (\inst25|dffs [6] & \inst24|dffs [0])

	.dataa(\inst25|dffs [6]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~29 .lut_mask = 16'h8888;
defparam \inst22|p~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~30 (
// Equation(s):
// \inst22|p~30_combout  = (\inst25|dffs [4] & \inst24|dffs [1])

	.dataa(\inst25|dffs [4]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~30 .lut_mask = 16'h8888;
defparam \inst22|p~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~31 (
// Equation(s):
// \inst22|p~31_combout  = (\inst25|dffs [5] & \inst24|dffs [0])

	.dataa(\inst25|dffs [5]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~31 .lut_mask = 16'h8888;
defparam \inst22|p~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~6 (
// Equation(s):
// \inst22|Add0~6_combout  = ((\inst22|p~30_combout  $ (\inst22|p~31_combout  $ (!\inst22|Add0~5 )))) # (GND)
// \inst22|Add0~7  = CARRY((\inst22|p~30_combout  & ((\inst22|p~31_combout ) # (!\inst22|Add0~5 ))) # (!\inst22|p~30_combout  & (\inst22|p~31_combout  & !\inst22|Add0~5 )))

	.dataa(\inst22|p~30_combout ),
	.datab(\inst22|p~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~5 ),
	.combout(\inst22|Add0~6_combout ),
	.cout(\inst22|Add0~7 ));
// synopsys translate_off
defparam \inst22|Add0~6 .lut_mask = 16'h698E;
defparam \inst22|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~8 (
// Equation(s):
// \inst22|Add0~8_combout  = (\inst22|p~28_combout  & ((\inst22|p~29_combout  & (\inst22|Add0~7  & VCC)) # (!\inst22|p~29_combout  & (!\inst22|Add0~7 )))) # (!\inst22|p~28_combout  & ((\inst22|p~29_combout  & (!\inst22|Add0~7 )) # (!\inst22|p~29_combout  & 
// ((\inst22|Add0~7 ) # (GND)))))
// \inst22|Add0~9  = CARRY((\inst22|p~28_combout  & (!\inst22|p~29_combout  & !\inst22|Add0~7 )) # (!\inst22|p~28_combout  & ((!\inst22|Add0~7 ) # (!\inst22|p~29_combout ))))

	.dataa(\inst22|p~28_combout ),
	.datab(\inst22|p~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~7 ),
	.combout(\inst22|Add0~8_combout ),
	.cout(\inst22|Add0~9 ));
// synopsys translate_off
defparam \inst22|Add0~8 .lut_mask = 16'h9617;
defparam \inst22|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~50 (
// Equation(s):
// \inst22|p~50_combout  = (\inst25|dffs [3] & \inst24|dffs [2])

	.dataa(\inst25|dffs [3]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~50 .lut_mask = 16'h8888;
defparam \inst22|p~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~4 (
// Equation(s):
// \inst22|Add1~4_combout  = (\inst22|p~50_combout  & ((\inst22|Add0~6_combout  & (\inst22|Add1~3  & VCC)) # (!\inst22|Add0~6_combout  & (!\inst22|Add1~3 )))) # (!\inst22|p~50_combout  & ((\inst22|Add0~6_combout  & (!\inst22|Add1~3 )) # 
// (!\inst22|Add0~6_combout  & ((\inst22|Add1~3 ) # (GND)))))
// \inst22|Add1~5  = CARRY((\inst22|p~50_combout  & (!\inst22|Add0~6_combout  & !\inst22|Add1~3 )) # (!\inst22|p~50_combout  & ((!\inst22|Add1~3 ) # (!\inst22|Add0~6_combout ))))

	.dataa(\inst22|p~50_combout ),
	.datab(\inst22|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add1~3 ),
	.combout(\inst22|Add1~4_combout ),
	.cout(\inst22|Add1~5 ));
// synopsys translate_off
defparam \inst22|Add1~4 .lut_mask = 16'h9617;
defparam \inst22|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~6 (
// Equation(s):
// \inst22|Add1~6_combout  = ((\inst22|p~49_combout  $ (\inst22|Add0~8_combout  $ (!\inst22|Add1~5 )))) # (GND)
// \inst22|Add1~7  = CARRY((\inst22|p~49_combout  & ((\inst22|Add0~8_combout ) # (!\inst22|Add1~5 ))) # (!\inst22|p~49_combout  & (\inst22|Add0~8_combout  & !\inst22|Add1~5 )))

	.dataa(\inst22|p~49_combout ),
	.datab(\inst22|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add1~5 ),
	.combout(\inst22|Add1~6_combout ),
	.cout(\inst22|Add1~7 ));
// synopsys translate_off
defparam \inst22|Add1~6 .lut_mask = 16'h698E;
defparam \inst22|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~64 (
// Equation(s):
// \inst22|p~64_combout  = (\inst25|dffs [2] & \inst24|dffs [3])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~64 .lut_mask = 16'h8888;
defparam \inst22|p~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~2 (
// Equation(s):
// \inst22|Add2~2_combout  = ((\inst22|p~64_combout  $ (\inst22|Add1~4_combout  $ (!\inst22|Add2~1 )))) # (GND)
// \inst22|Add2~3  = CARRY((\inst22|p~64_combout  & ((\inst22|Add1~4_combout ) # (!\inst22|Add2~1 ))) # (!\inst22|p~64_combout  & (\inst22|Add1~4_combout  & !\inst22|Add2~1 )))

	.dataa(\inst22|p~64_combout ),
	.datab(\inst22|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add2~1 ),
	.combout(\inst22|Add2~2_combout ),
	.cout(\inst22|Add2~3 ));
// synopsys translate_off
defparam \inst22|Add2~2 .lut_mask = 16'h698E;
defparam \inst22|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~4 (
// Equation(s):
// \inst22|Add2~4_combout  = (\inst22|p~63_combout  & ((\inst22|Add1~6_combout  & (\inst22|Add2~3  & VCC)) # (!\inst22|Add1~6_combout  & (!\inst22|Add2~3 )))) # (!\inst22|p~63_combout  & ((\inst22|Add1~6_combout  & (!\inst22|Add2~3 )) # 
// (!\inst22|Add1~6_combout  & ((\inst22|Add2~3 ) # (GND)))))
// \inst22|Add2~5  = CARRY((\inst22|p~63_combout  & (!\inst22|Add1~6_combout  & !\inst22|Add2~3 )) # (!\inst22|p~63_combout  & ((!\inst22|Add2~3 ) # (!\inst22|Add1~6_combout ))))

	.dataa(\inst22|p~63_combout ),
	.datab(\inst22|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add2~3 ),
	.combout(\inst22|Add2~4_combout ),
	.cout(\inst22|Add2~5 ));
// synopsys translate_off
defparam \inst22|Add2~4 .lut_mask = 16'h9617;
defparam \inst22|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~77 (
// Equation(s):
// \inst22|p~77_combout  = (\inst25|dffs [1] & \inst24|dffs [4])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~77 .lut_mask = 16'h8888;
defparam \inst22|p~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add3~0 (
// Equation(s):
// \inst22|Add3~0_combout  = (\inst22|p~77_combout  & ((\inst22|Add2~2_combout  & (\inst22|p[4]~80  & VCC)) # (!\inst22|Add2~2_combout  & (!\inst22|p[4]~80 )))) # (!\inst22|p~77_combout  & ((\inst22|Add2~2_combout  & (!\inst22|p[4]~80 )) # 
// (!\inst22|Add2~2_combout  & ((\inst22|p[4]~80 ) # (GND)))))
// \inst22|Add3~1  = CARRY((\inst22|p~77_combout  & (!\inst22|Add2~2_combout  & !\inst22|p[4]~80 )) # (!\inst22|p~77_combout  & ((!\inst22|p[4]~80 ) # (!\inst22|Add2~2_combout ))))

	.dataa(\inst22|p~77_combout ),
	.datab(\inst22|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[4]~80 ),
	.combout(\inst22|Add3~0_combout ),
	.cout(\inst22|Add3~1 ));
// synopsys translate_off
defparam \inst22|Add3~0 .lut_mask = 16'h9617;
defparam \inst22|Add3~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add3~2 (
// Equation(s):
// \inst22|Add3~2_combout  = ((\inst22|p~76_combout  $ (\inst22|Add2~4_combout  $ (!\inst22|Add3~1 )))) # (GND)
// \inst22|Add3~3  = CARRY((\inst22|p~76_combout  & ((\inst22|Add2~4_combout ) # (!\inst22|Add3~1 ))) # (!\inst22|p~76_combout  & (\inst22|Add2~4_combout  & !\inst22|Add3~1 )))

	.dataa(\inst22|p~76_combout ),
	.datab(\inst22|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add3~1 ),
	.combout(\inst22|Add3~2_combout ),
	.cout(\inst22|Add3~3 ));
// synopsys translate_off
defparam \inst22|Add3~2 .lut_mask = 16'h698E;
defparam \inst22|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~89 (
// Equation(s):
// \inst22|p~89_combout  = (\inst25|dffs [0] & \inst24|dffs [5])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~89 .lut_mask = 16'h8888;
defparam \inst22|p~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[5]~90 (
// Equation(s):
// \inst22|p[5]~90_combout  = (\inst22|p~89_combout  & (\inst22|Add3~0_combout  $ (VCC))) # (!\inst22|p~89_combout  & (\inst22|Add3~0_combout  & VCC))
// \inst22|p[5]~91  = CARRY((\inst22|p~89_combout  & \inst22|Add3~0_combout ))

	.dataa(\inst22|p~89_combout ),
	.datab(\inst22|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[5]~90_combout ),
	.cout(\inst22|p[5]~91 ));
// synopsys translate_off
defparam \inst22|p[5]~90 .lut_mask = 16'h6688;
defparam \inst22|p[5]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add4~0 (
// Equation(s):
// \inst22|Add4~0_combout  = (\inst22|p~88_combout  & ((\inst22|Add3~2_combout  & (\inst22|p[5]~91  & VCC)) # (!\inst22|Add3~2_combout  & (!\inst22|p[5]~91 )))) # (!\inst22|p~88_combout  & ((\inst22|Add3~2_combout  & (!\inst22|p[5]~91 )) # 
// (!\inst22|Add3~2_combout  & ((\inst22|p[5]~91 ) # (GND)))))
// \inst22|Add4~1  = CARRY((\inst22|p~88_combout  & (!\inst22|Add3~2_combout  & !\inst22|p[5]~91 )) # (!\inst22|p~88_combout  & ((!\inst22|p[5]~91 ) # (!\inst22|Add3~2_combout ))))

	.dataa(\inst22|p~88_combout ),
	.datab(\inst22|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[5]~91 ),
	.combout(\inst22|Add4~0_combout ),
	.cout(\inst22|Add4~1 ));
// synopsys translate_off
defparam \inst22|Add4~0 .lut_mask = 16'h9617;
defparam \inst22|Add4~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[6]~100 (
// Equation(s):
// \inst22|p[6]~100_combout  = (\inst22|p~99_combout  & (\inst22|Add4~0_combout  $ (VCC))) # (!\inst22|p~99_combout  & (\inst22|Add4~0_combout  & VCC))
// \inst22|p[6]~101  = CARRY((\inst22|p~99_combout  & \inst22|Add4~0_combout ))

	.dataa(\inst22|p~99_combout ),
	.datab(\inst22|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[6]~100_combout ),
	.cout(\inst22|p[6]~101 ));
// synopsys translate_off
defparam \inst22|p[6]~100 .lut_mask = 16'h6688;
defparam \inst22|p[6]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~10 (
// Equation(s):
// \inst12|Add3~10_combout  = (\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add3~9 )) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((\inst12|Add3~9 ) # (GND)))
// \inst12|Add3~11  = CARRY((!\inst12|Add3~9 ) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~9 ),
	.combout(\inst12|Add3~10_combout ),
	.cout(\inst12|Add3~11 ));
// synopsys translate_off
defparam \inst12|Add3~10 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~12 (
// Equation(s):
// \inst12|Add3~12_combout  = (\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & (\inst12|Add3~11  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & (!\inst12|Add3~11  & VCC))
// \inst12|Add3~13  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & !\inst12|Add3~11 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~11 ),
	.combout(\inst12|Add3~12_combout ),
	.cout(\inst12|Add3~13 ));
// synopsys translate_off
defparam \inst12|Add3~12 .lut_mask = 16'hA50A;
defparam \inst12|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~10 (
// Equation(s):
// \inst12|Add1~10_combout  = (\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add1~9 )) # (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & ((\inst12|Add1~9 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (\inst12|Add1~9  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add1~9 ))))
// \inst12|Add1~11  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((!\inst12|Add1~9 ) # (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & !\inst12|Add1~9 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~9 ),
	.combout(\inst12|Add1~10_combout ),
	.cout(\inst12|Add1~11 ));
// synopsys translate_off
defparam \inst12|Add1~10 .lut_mask = 16'h692B;
defparam \inst12|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~12 (
// Equation(s):
// \inst12|Add1~12_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout  $ (\inst12|Add1~11 )))) # (GND)
// \inst12|Add1~13  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout  & !\inst12|Add1~11 )) # (!\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ) # (!\inst12|Add1~11 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~11 ),
	.combout(\inst12|Add1~12_combout ),
	.cout(\inst12|Add1~13 ));
// synopsys translate_off
defparam \inst12|Add1~12 .lut_mask = 16'h964D;
defparam \inst12|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~10 (
// Equation(s):
// \inst12|Add0~10_combout  = (\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (\inst12|Add0~9  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add0~9 )))) 
// # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add0~9 )) # (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & ((\inst12|Add0~9 ) # (GND)))))
// \inst12|Add0~11  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & !\inst12|Add0~9 )) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((!\inst12|Add0~9 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~9 ),
	.combout(\inst12|Add0~10_combout ),
	.cout(\inst12|Add0~11 ));
// synopsys translate_off
defparam \inst12|Add0~10 .lut_mask = 16'h9617;
defparam \inst12|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~12 (
// Equation(s):
// \inst12|Add0~12_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout  $ (!\inst12|Add0~11 )))) # (GND)
// \inst12|Add0~13  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ) # (!\inst12|Add0~11 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout  & !\inst12|Add0~11 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~11 ),
	.combout(\inst12|Add0~12_combout ),
	.cout(\inst12|Add0~13 ));
// synopsys translate_off
defparam \inst12|Add0~12 .lut_mask = 16'h698E;
defparam \inst12|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux9~0 (
// Equation(s):
// \inst12|Mux9~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst10|$00000|auto_generated|result_node[12]~0_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~0_combout  & (\inst12|Add1~12_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Add0~12_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst12|Add1~12_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\inst12|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[7]~7_combout  = (\inst2|ldr~0_combout  & (\inst11|R0|dffs [7])) # (!\inst2|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[7]~14_combout )))

	.dataa(\inst11|R0|dffs [7]),
	.datab(\inst10|$00000|auto_generated|result_node[7]~14_combout ),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst7|$00000|auto_generated|result_node[1]~0_combout )))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & 
// ((\inst7|$00000|auto_generated|result_node[1]~0_combout  & (\inst11|R2|dffs [8])) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|R0|dffs [8])))))

	.dataa(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst11|R2|dffs [8]),
	.datac(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\inst11|R0|dffs [8]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout  & ((\inst11|R3|dffs [8]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout  & (\inst11|R1|dffs [8])))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [8]),
	.datab(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout ),
	.datad(\inst11|R3|dffs [8]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result8w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result8w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [8])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [8]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result8w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result8w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[8] .is_wysiwyg = "true";
defparam \inst24|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~116 (
// Equation(s):
// \inst22|p~116_combout  = (\inst25|dffs [0] & \inst24|dffs [8])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~116 .lut_mask = 16'h8888;
defparam \inst22|p~116 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[7] .is_wysiwyg = "true";
defparam \inst24|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~107 (
// Equation(s):
// \inst22|p~107_combout  = (\inst25|dffs [1] & \inst24|dffs [7])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~107 .lut_mask = 16'h8888;
defparam \inst22|p~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~97 (
// Equation(s):
// \inst22|p~97_combout  = (\inst25|dffs [2] & \inst24|dffs [6])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~97 .lut_mask = 16'h8888;
defparam \inst22|p~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~86 (
// Equation(s):
// \inst22|p~86_combout  = (\inst25|dffs [3] & \inst24|dffs [5])

	.dataa(\inst25|dffs [3]),
	.datab(\inst24|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~86 .lut_mask = 16'h8888;
defparam \inst22|p~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~74 (
// Equation(s):
// \inst22|p~74_combout  = (\inst25|dffs [4] & \inst24|dffs [4])

	.dataa(\inst25|dffs [4]),
	.datab(\inst24|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~74 .lut_mask = 16'h8888;
defparam \inst22|p~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~61 (
// Equation(s):
// \inst22|p~61_combout  = (\inst25|dffs [5] & \inst24|dffs [3])

	.dataa(\inst25|dffs [5]),
	.datab(\inst24|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~61 .lut_mask = 16'h8888;
defparam \inst22|p~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~47 (
// Equation(s):
// \inst22|p~47_combout  = (\inst25|dffs [6] & \inst24|dffs [2])

	.dataa(\inst25|dffs [6]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~47 .lut_mask = 16'h8888;
defparam \inst22|p~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[7] .is_wysiwyg = "true";
defparam \inst25|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~24 (
// Equation(s):
// \inst22|p~24_combout  = (\inst25|dffs [7] & \inst24|dffs [1])

	.dataa(\inst25|dffs [7]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~24 .lut_mask = 16'h8888;
defparam \inst22|p~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst10|$00000|auto_generated|result_node[1]~8_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~8_combout  & (\inst11|R2|dffs [8])) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|R0|dffs [8])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datab(\inst11|R2|dffs [8]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datad(\inst11|R0|dffs [8]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout  & ((\inst11|R3|dffs [8]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout  & (\inst11|R1|dffs [8])))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [8]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout ),
	.datad(\inst11|R3|dffs [8]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result8w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [8])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [8]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result8w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result8w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[8] .is_wysiwyg = "true";
defparam \inst25|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~25 (
// Equation(s):
// \inst22|p~25_combout  = (\inst25|dffs [8] & \inst24|dffs [0])

	.dataa(\inst25|dffs [8]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~25 .lut_mask = 16'h8888;
defparam \inst22|p~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~26 (
// Equation(s):
// \inst22|p~26_combout  = (\inst25|dffs [6] & \inst24|dffs [1])

	.dataa(\inst25|dffs [6]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~26 .lut_mask = 16'h8888;
defparam \inst22|p~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~27 (
// Equation(s):
// \inst22|p~27_combout  = (\inst25|dffs [7] & \inst24|dffs [0])

	.dataa(\inst25|dffs [7]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~27 .lut_mask = 16'h8888;
defparam \inst22|p~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~10 (
// Equation(s):
// \inst22|Add0~10_combout  = ((\inst22|p~26_combout  $ (\inst22|p~27_combout  $ (!\inst22|Add0~9 )))) # (GND)
// \inst22|Add0~11  = CARRY((\inst22|p~26_combout  & ((\inst22|p~27_combout ) # (!\inst22|Add0~9 ))) # (!\inst22|p~26_combout  & (\inst22|p~27_combout  & !\inst22|Add0~9 )))

	.dataa(\inst22|p~26_combout ),
	.datab(\inst22|p~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~9 ),
	.combout(\inst22|Add0~10_combout ),
	.cout(\inst22|Add0~11 ));
// synopsys translate_off
defparam \inst22|Add0~10 .lut_mask = 16'h698E;
defparam \inst22|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~12 (
// Equation(s):
// \inst22|Add0~12_combout  = (\inst22|p~24_combout  & ((\inst22|p~25_combout  & (\inst22|Add0~11  & VCC)) # (!\inst22|p~25_combout  & (!\inst22|Add0~11 )))) # (!\inst22|p~24_combout  & ((\inst22|p~25_combout  & (!\inst22|Add0~11 )) # (!\inst22|p~25_combout  
// & ((\inst22|Add0~11 ) # (GND)))))
// \inst22|Add0~13  = CARRY((\inst22|p~24_combout  & (!\inst22|p~25_combout  & !\inst22|Add0~11 )) # (!\inst22|p~24_combout  & ((!\inst22|Add0~11 ) # (!\inst22|p~25_combout ))))

	.dataa(\inst22|p~24_combout ),
	.datab(\inst22|p~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~11 ),
	.combout(\inst22|Add0~12_combout ),
	.cout(\inst22|Add0~13 ));
// synopsys translate_off
defparam \inst22|Add0~12 .lut_mask = 16'h9617;
defparam \inst22|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~48 (
// Equation(s):
// \inst22|p~48_combout  = (\inst25|dffs [5] & \inst24|dffs [2])

	.dataa(\inst25|dffs [5]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~48 .lut_mask = 16'h8888;
defparam \inst22|p~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~8 (
// Equation(s):
// \inst22|Add1~8_combout  = (\inst22|p~48_combout  & ((\inst22|Add0~10_combout  & (\inst22|Add1~7  & VCC)) # (!\inst22|Add0~10_combout  & (!\inst22|Add1~7 )))) # (!\inst22|p~48_combout  & ((\inst22|Add0~10_combout  & (!\inst22|Add1~7 )) # 
// (!\inst22|Add0~10_combout  & ((\inst22|Add1~7 ) # (GND)))))
// \inst22|Add1~9  = CARRY((\inst22|p~48_combout  & (!\inst22|Add0~10_combout  & !\inst22|Add1~7 )) # (!\inst22|p~48_combout  & ((!\inst22|Add1~7 ) # (!\inst22|Add0~10_combout ))))

	.dataa(\inst22|p~48_combout ),
	.datab(\inst22|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add1~7 ),
	.combout(\inst22|Add1~8_combout ),
	.cout(\inst22|Add1~9 ));
// synopsys translate_off
defparam \inst22|Add1~8 .lut_mask = 16'h9617;
defparam \inst22|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~10 (
// Equation(s):
// \inst22|Add1~10_combout  = ((\inst22|p~47_combout  $ (\inst22|Add0~12_combout  $ (!\inst22|Add1~9 )))) # (GND)
// \inst22|Add1~11  = CARRY((\inst22|p~47_combout  & ((\inst22|Add0~12_combout ) # (!\inst22|Add1~9 ))) # (!\inst22|p~47_combout  & (\inst22|Add0~12_combout  & !\inst22|Add1~9 )))

	.dataa(\inst22|p~47_combout ),
	.datab(\inst22|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add1~9 ),
	.combout(\inst22|Add1~10_combout ),
	.cout(\inst22|Add1~11 ));
// synopsys translate_off
defparam \inst22|Add1~10 .lut_mask = 16'h698E;
defparam \inst22|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~62 (
// Equation(s):
// \inst22|p~62_combout  = (\inst25|dffs [4] & \inst24|dffs [3])

	.dataa(\inst25|dffs [4]),
	.datab(\inst24|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~62 .lut_mask = 16'h8888;
defparam \inst22|p~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~6 (
// Equation(s):
// \inst22|Add2~6_combout  = ((\inst22|p~62_combout  $ (\inst22|Add1~8_combout  $ (!\inst22|Add2~5 )))) # (GND)
// \inst22|Add2~7  = CARRY((\inst22|p~62_combout  & ((\inst22|Add1~8_combout ) # (!\inst22|Add2~5 ))) # (!\inst22|p~62_combout  & (\inst22|Add1~8_combout  & !\inst22|Add2~5 )))

	.dataa(\inst22|p~62_combout ),
	.datab(\inst22|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add2~5 ),
	.combout(\inst22|Add2~6_combout ),
	.cout(\inst22|Add2~7 ));
// synopsys translate_off
defparam \inst22|Add2~6 .lut_mask = 16'h698E;
defparam \inst22|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~8 (
// Equation(s):
// \inst22|Add2~8_combout  = (\inst22|p~61_combout  & ((\inst22|Add1~10_combout  & (\inst22|Add2~7  & VCC)) # (!\inst22|Add1~10_combout  & (!\inst22|Add2~7 )))) # (!\inst22|p~61_combout  & ((\inst22|Add1~10_combout  & (!\inst22|Add2~7 )) # 
// (!\inst22|Add1~10_combout  & ((\inst22|Add2~7 ) # (GND)))))
// \inst22|Add2~9  = CARRY((\inst22|p~61_combout  & (!\inst22|Add1~10_combout  & !\inst22|Add2~7 )) # (!\inst22|p~61_combout  & ((!\inst22|Add2~7 ) # (!\inst22|Add1~10_combout ))))

	.dataa(\inst22|p~61_combout ),
	.datab(\inst22|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add2~7 ),
	.combout(\inst22|Add2~8_combout ),
	.cout(\inst22|Add2~9 ));
// synopsys translate_off
defparam \inst22|Add2~8 .lut_mask = 16'h9617;
defparam \inst22|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~75 (
// Equation(s):
// \inst22|p~75_combout  = (\inst25|dffs [3] & \inst24|dffs [4])

	.dataa(\inst25|dffs [3]),
	.datab(\inst24|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~75 .lut_mask = 16'h8888;
defparam \inst22|p~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add3~4 (
// Equation(s):
// \inst22|Add3~4_combout  = (\inst22|p~75_combout  & ((\inst22|Add2~6_combout  & (\inst22|Add3~3  & VCC)) # (!\inst22|Add2~6_combout  & (!\inst22|Add3~3 )))) # (!\inst22|p~75_combout  & ((\inst22|Add2~6_combout  & (!\inst22|Add3~3 )) # 
// (!\inst22|Add2~6_combout  & ((\inst22|Add3~3 ) # (GND)))))
// \inst22|Add3~5  = CARRY((\inst22|p~75_combout  & (!\inst22|Add2~6_combout  & !\inst22|Add3~3 )) # (!\inst22|p~75_combout  & ((!\inst22|Add3~3 ) # (!\inst22|Add2~6_combout ))))

	.dataa(\inst22|p~75_combout ),
	.datab(\inst22|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add3~3 ),
	.combout(\inst22|Add3~4_combout ),
	.cout(\inst22|Add3~5 ));
// synopsys translate_off
defparam \inst22|Add3~4 .lut_mask = 16'h9617;
defparam \inst22|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add3~6 (
// Equation(s):
// \inst22|Add3~6_combout  = ((\inst22|p~74_combout  $ (\inst22|Add2~8_combout  $ (!\inst22|Add3~5 )))) # (GND)
// \inst22|Add3~7  = CARRY((\inst22|p~74_combout  & ((\inst22|Add2~8_combout ) # (!\inst22|Add3~5 ))) # (!\inst22|p~74_combout  & (\inst22|Add2~8_combout  & !\inst22|Add3~5 )))

	.dataa(\inst22|p~74_combout ),
	.datab(\inst22|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add3~5 ),
	.combout(\inst22|Add3~6_combout ),
	.cout(\inst22|Add3~7 ));
// synopsys translate_off
defparam \inst22|Add3~6 .lut_mask = 16'h698E;
defparam \inst22|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~87 (
// Equation(s):
// \inst22|p~87_combout  = (\inst25|dffs [2] & \inst24|dffs [5])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~87 .lut_mask = 16'h8888;
defparam \inst22|p~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add4~2 (
// Equation(s):
// \inst22|Add4~2_combout  = ((\inst22|p~87_combout  $ (\inst22|Add3~4_combout  $ (!\inst22|Add4~1 )))) # (GND)
// \inst22|Add4~3  = CARRY((\inst22|p~87_combout  & ((\inst22|Add3~4_combout ) # (!\inst22|Add4~1 ))) # (!\inst22|p~87_combout  & (\inst22|Add3~4_combout  & !\inst22|Add4~1 )))

	.dataa(\inst22|p~87_combout ),
	.datab(\inst22|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add4~1 ),
	.combout(\inst22|Add4~2_combout ),
	.cout(\inst22|Add4~3 ));
// synopsys translate_off
defparam \inst22|Add4~2 .lut_mask = 16'h698E;
defparam \inst22|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add4~4 (
// Equation(s):
// \inst22|Add4~4_combout  = (\inst22|p~86_combout  & ((\inst22|Add3~6_combout  & (\inst22|Add4~3  & VCC)) # (!\inst22|Add3~6_combout  & (!\inst22|Add4~3 )))) # (!\inst22|p~86_combout  & ((\inst22|Add3~6_combout  & (!\inst22|Add4~3 )) # 
// (!\inst22|Add3~6_combout  & ((\inst22|Add4~3 ) # (GND)))))
// \inst22|Add4~5  = CARRY((\inst22|p~86_combout  & (!\inst22|Add3~6_combout  & !\inst22|Add4~3 )) # (!\inst22|p~86_combout  & ((!\inst22|Add4~3 ) # (!\inst22|Add3~6_combout ))))

	.dataa(\inst22|p~86_combout ),
	.datab(\inst22|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add4~3 ),
	.combout(\inst22|Add4~4_combout ),
	.cout(\inst22|Add4~5 ));
// synopsys translate_off
defparam \inst22|Add4~4 .lut_mask = 16'h9617;
defparam \inst22|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~98 (
// Equation(s):
// \inst22|p~98_combout  = (\inst25|dffs [1] & \inst24|dffs [6])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~98 .lut_mask = 16'h8888;
defparam \inst22|p~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add5~0 (
// Equation(s):
// \inst22|Add5~0_combout  = (\inst22|p~98_combout  & ((\inst22|Add4~2_combout  & (\inst22|p[6]~101  & VCC)) # (!\inst22|Add4~2_combout  & (!\inst22|p[6]~101 )))) # (!\inst22|p~98_combout  & ((\inst22|Add4~2_combout  & (!\inst22|p[6]~101 )) # 
// (!\inst22|Add4~2_combout  & ((\inst22|p[6]~101 ) # (GND)))))
// \inst22|Add5~1  = CARRY((\inst22|p~98_combout  & (!\inst22|Add4~2_combout  & !\inst22|p[6]~101 )) # (!\inst22|p~98_combout  & ((!\inst22|p[6]~101 ) # (!\inst22|Add4~2_combout ))))

	.dataa(\inst22|p~98_combout ),
	.datab(\inst22|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[6]~101 ),
	.combout(\inst22|Add5~0_combout ),
	.cout(\inst22|Add5~1 ));
// synopsys translate_off
defparam \inst22|Add5~0 .lut_mask = 16'h9617;
defparam \inst22|Add5~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add5~2 (
// Equation(s):
// \inst22|Add5~2_combout  = ((\inst22|p~97_combout  $ (\inst22|Add4~4_combout  $ (!\inst22|Add5~1 )))) # (GND)
// \inst22|Add5~3  = CARRY((\inst22|p~97_combout  & ((\inst22|Add4~4_combout ) # (!\inst22|Add5~1 ))) # (!\inst22|p~97_combout  & (\inst22|Add4~4_combout  & !\inst22|Add5~1 )))

	.dataa(\inst22|p~97_combout ),
	.datab(\inst22|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add5~1 ),
	.combout(\inst22|Add5~2_combout ),
	.cout(\inst22|Add5~3 ));
// synopsys translate_off
defparam \inst22|Add5~2 .lut_mask = 16'h698E;
defparam \inst22|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~108 (
// Equation(s):
// \inst22|p~108_combout  = (\inst25|dffs [0] & \inst24|dffs [7])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~108 .lut_mask = 16'h8888;
defparam \inst22|p~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[7]~109 (
// Equation(s):
// \inst22|p[7]~109_combout  = (\inst22|p~108_combout  & (\inst22|Add5~0_combout  $ (VCC))) # (!\inst22|p~108_combout  & (\inst22|Add5~0_combout  & VCC))
// \inst22|p[7]~110  = CARRY((\inst22|p~108_combout  & \inst22|Add5~0_combout ))

	.dataa(\inst22|p~108_combout ),
	.datab(\inst22|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[7]~109_combout ),
	.cout(\inst22|p[7]~110 ));
// synopsys translate_off
defparam \inst22|p[7]~109 .lut_mask = 16'h6688;
defparam \inst22|p[7]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add6~0 (
// Equation(s):
// \inst22|Add6~0_combout  = (\inst22|p~107_combout  & ((\inst22|Add5~2_combout  & (\inst22|p[7]~110  & VCC)) # (!\inst22|Add5~2_combout  & (!\inst22|p[7]~110 )))) # (!\inst22|p~107_combout  & ((\inst22|Add5~2_combout  & (!\inst22|p[7]~110 )) # 
// (!\inst22|Add5~2_combout  & ((\inst22|p[7]~110 ) # (GND)))))
// \inst22|Add6~1  = CARRY((\inst22|p~107_combout  & (!\inst22|Add5~2_combout  & !\inst22|p[7]~110 )) # (!\inst22|p~107_combout  & ((!\inst22|p[7]~110 ) # (!\inst22|Add5~2_combout ))))

	.dataa(\inst22|p~107_combout ),
	.datab(\inst22|Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[7]~110 ),
	.combout(\inst22|Add6~0_combout ),
	.cout(\inst22|Add6~1 ));
// synopsys translate_off
defparam \inst22|Add6~0 .lut_mask = 16'h9617;
defparam \inst22|Add6~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[8]~117 (
// Equation(s):
// \inst22|p[8]~117_combout  = (\inst22|p~116_combout  & (\inst22|Add6~0_combout  $ (VCC))) # (!\inst22|p~116_combout  & (\inst22|Add6~0_combout  & VCC))
// \inst22|p[8]~118  = CARRY((\inst22|p~116_combout  & \inst22|Add6~0_combout ))

	.dataa(\inst22|p~116_combout ),
	.datab(\inst22|Add6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[8]~117_combout ),
	.cout(\inst22|p[8]~118 ));
// synopsys translate_off
defparam \inst22|p[8]~117 .lut_mask = 16'h6688;
defparam \inst22|p[8]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~14 (
// Equation(s):
// \inst12|Add3~14_combout  = (\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add3~13 )) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((\inst12|Add3~13 ) # (GND)))
// \inst12|Add3~15  = CARRY((!\inst12|Add3~13 ) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~13 ),
	.combout(\inst12|Add3~14_combout ),
	.cout(\inst12|Add3~15 ));
// synopsys translate_off
defparam \inst12|Add3~14 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~16 (
// Equation(s):
// \inst12|Add3~16_combout  = (\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & (\inst12|Add3~15  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & (!\inst12|Add3~15  & VCC))
// \inst12|Add3~17  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & !\inst12|Add3~15 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~15 ),
	.combout(\inst12|Add3~16_combout ),
	.cout(\inst12|Add3~17 ));
// synopsys translate_off
defparam \inst12|Add3~16 .lut_mask = 16'hA50A;
defparam \inst12|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~14 (
// Equation(s):
// \inst12|Add1~14_combout  = (\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add1~13 )) # (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & ((\inst12|Add1~13 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (\inst12|Add1~13  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add1~13 ))))
// \inst12|Add1~15  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((!\inst12|Add1~13 ) # (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & !\inst12|Add1~13 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~13 ),
	.combout(\inst12|Add1~14_combout ),
	.cout(\inst12|Add1~15 ));
// synopsys translate_off
defparam \inst12|Add1~14 .lut_mask = 16'h692B;
defparam \inst12|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~16 (
// Equation(s):
// \inst12|Add1~16_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout  $ (\inst12|Add1~15 )))) # (GND)
// \inst12|Add1~17  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout  & !\inst12|Add1~15 )) # (!\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ) # (!\inst12|Add1~15 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~15 ),
	.combout(\inst12|Add1~16_combout ),
	.cout(\inst12|Add1~17 ));
// synopsys translate_off
defparam \inst12|Add1~16 .lut_mask = 16'h964D;
defparam \inst12|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~14 (
// Equation(s):
// \inst12|Add0~14_combout  = (\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (\inst12|Add0~13  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add0~13 
// )))) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add0~13 )) # (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & ((\inst12|Add0~13 ) # (GND)))))
// \inst12|Add0~15  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & !\inst12|Add0~13 )) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((!\inst12|Add0~13 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~13 ),
	.combout(\inst12|Add0~14_combout ),
	.cout(\inst12|Add0~15 ));
// synopsys translate_off
defparam \inst12|Add0~14 .lut_mask = 16'h9617;
defparam \inst12|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~16 (
// Equation(s):
// \inst12|Add0~16_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout  $ (!\inst12|Add0~15 )))) # (GND)
// \inst12|Add0~17  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ) # (!\inst12|Add0~15 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout  & !\inst12|Add0~15 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~15 ),
	.combout(\inst12|Add0~16_combout ),
	.cout(\inst12|Add0~17 ));
// synopsys translate_off
defparam \inst12|Add0~16 .lut_mask = 16'h698E;
defparam \inst12|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux7~0 (
// Equation(s):
// \inst12|Mux7~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst10|$00000|auto_generated|result_node[12]~0_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~0_combout  & (\inst12|Add1~16_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Add0~16_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst12|Add1~16_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\inst12|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[9]~9_combout  = (\inst2|ldr~0_combout  & (\inst11|R0|dffs [9])) # (!\inst2|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[9]~12_combout )))

	.dataa(\inst11|R0|dffs [9]),
	.datab(\inst10|$00000|auto_generated|result_node[9]~12_combout ),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst7|$00000|auto_generated|result_node[1]~0_combout )))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & 
// ((\inst7|$00000|auto_generated|result_node[1]~0_combout  & (\inst11|R2|dffs [10])) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|R0|dffs [10])))))

	.dataa(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst11|R2|dffs [10]),
	.datac(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\inst11|R0|dffs [10]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout  & ((\inst11|R3|dffs [10]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout  & (\inst11|R1|dffs [10])))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [10]),
	.datab(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout ),
	.datad(\inst11|R3|dffs [10]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result10w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result10w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [10])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [10]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result10w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result10w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[10] .is_wysiwyg = "true";
defparam \inst24|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~129 (
// Equation(s):
// \inst22|p~129_combout  = (\inst25|dffs [0] & \inst24|dffs [10])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~129 .lut_mask = 16'h8888;
defparam \inst22|p~129 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[9] .is_wysiwyg = "true";
defparam \inst24|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~122 (
// Equation(s):
// \inst22|p~122_combout  = (\inst25|dffs [1] & \inst24|dffs [9])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~122 .lut_mask = 16'h8888;
defparam \inst22|p~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~114 (
// Equation(s):
// \inst22|p~114_combout  = (\inst25|dffs [2] & \inst24|dffs [8])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~114 .lut_mask = 16'h8888;
defparam \inst22|p~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~105 (
// Equation(s):
// \inst22|p~105_combout  = (\inst25|dffs [3] & \inst24|dffs [7])

	.dataa(\inst25|dffs [3]),
	.datab(\inst24|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~105 .lut_mask = 16'h8888;
defparam \inst22|p~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~95 (
// Equation(s):
// \inst22|p~95_combout  = (\inst25|dffs [4] & \inst24|dffs [6])

	.dataa(\inst25|dffs [4]),
	.datab(\inst24|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~95 .lut_mask = 16'h8888;
defparam \inst22|p~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~84 (
// Equation(s):
// \inst22|p~84_combout  = (\inst25|dffs [5] & \inst24|dffs [5])

	.dataa(\inst25|dffs [5]),
	.datab(\inst24|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~84 .lut_mask = 16'h8888;
defparam \inst22|p~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~72 (
// Equation(s):
// \inst22|p~72_combout  = (\inst25|dffs [6] & \inst24|dffs [4])

	.dataa(\inst25|dffs [6]),
	.datab(\inst24|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~72 .lut_mask = 16'h8888;
defparam \inst22|p~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~59 (
// Equation(s):
// \inst22|p~59_combout  = (\inst25|dffs [7] & \inst24|dffs [3])

	.dataa(\inst25|dffs [7]),
	.datab(\inst24|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~59 .lut_mask = 16'h8888;
defparam \inst22|p~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~45 (
// Equation(s):
// \inst22|p~45_combout  = (\inst25|dffs [8] & \inst24|dffs [2])

	.dataa(\inst25|dffs [8]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~45 .lut_mask = 16'h8888;
defparam \inst22|p~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[9] .is_wysiwyg = "true";
defparam \inst25|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~20 (
// Equation(s):
// \inst22|p~20_combout  = (\inst25|dffs [9] & \inst24|dffs [1])

	.dataa(\inst25|dffs [9]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~20 .lut_mask = 16'h8888;
defparam \inst22|p~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst10|$00000|auto_generated|result_node[1]~8_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~8_combout  & (\inst11|R2|dffs [10])) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|R0|dffs [10])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datab(\inst11|R2|dffs [10]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datad(\inst11|R0|dffs [10]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout  & ((\inst11|R3|dffs [10]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout  & (\inst11|R1|dffs [10])))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [10]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout ),
	.datad(\inst11|R3|dffs [10]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result10w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [10])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [10]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result10w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result10w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[10] .is_wysiwyg = "true";
defparam \inst25|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~21 (
// Equation(s):
// \inst22|p~21_combout  = (\inst25|dffs [10] & \inst24|dffs [0])

	.dataa(\inst25|dffs [10]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~21 .lut_mask = 16'h8888;
defparam \inst22|p~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~22 (
// Equation(s):
// \inst22|p~22_combout  = (\inst25|dffs [8] & \inst24|dffs [1])

	.dataa(\inst25|dffs [8]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~22 .lut_mask = 16'h8888;
defparam \inst22|p~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~23 (
// Equation(s):
// \inst22|p~23_combout  = (\inst25|dffs [9] & \inst24|dffs [0])

	.dataa(\inst25|dffs [9]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~23 .lut_mask = 16'h8888;
defparam \inst22|p~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~14 (
// Equation(s):
// \inst22|Add0~14_combout  = ((\inst22|p~22_combout  $ (\inst22|p~23_combout  $ (!\inst22|Add0~13 )))) # (GND)
// \inst22|Add0~15  = CARRY((\inst22|p~22_combout  & ((\inst22|p~23_combout ) # (!\inst22|Add0~13 ))) # (!\inst22|p~22_combout  & (\inst22|p~23_combout  & !\inst22|Add0~13 )))

	.dataa(\inst22|p~22_combout ),
	.datab(\inst22|p~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~13 ),
	.combout(\inst22|Add0~14_combout ),
	.cout(\inst22|Add0~15 ));
// synopsys translate_off
defparam \inst22|Add0~14 .lut_mask = 16'h698E;
defparam \inst22|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~16 (
// Equation(s):
// \inst22|Add0~16_combout  = (\inst22|p~20_combout  & ((\inst22|p~21_combout  & (\inst22|Add0~15  & VCC)) # (!\inst22|p~21_combout  & (!\inst22|Add0~15 )))) # (!\inst22|p~20_combout  & ((\inst22|p~21_combout  & (!\inst22|Add0~15 )) # (!\inst22|p~21_combout  
// & ((\inst22|Add0~15 ) # (GND)))))
// \inst22|Add0~17  = CARRY((\inst22|p~20_combout  & (!\inst22|p~21_combout  & !\inst22|Add0~15 )) # (!\inst22|p~20_combout  & ((!\inst22|Add0~15 ) # (!\inst22|p~21_combout ))))

	.dataa(\inst22|p~20_combout ),
	.datab(\inst22|p~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~15 ),
	.combout(\inst22|Add0~16_combout ),
	.cout(\inst22|Add0~17 ));
// synopsys translate_off
defparam \inst22|Add0~16 .lut_mask = 16'h9617;
defparam \inst22|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~46 (
// Equation(s):
// \inst22|p~46_combout  = (\inst25|dffs [7] & \inst24|dffs [2])

	.dataa(\inst25|dffs [7]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~46 .lut_mask = 16'h8888;
defparam \inst22|p~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~12 (
// Equation(s):
// \inst22|Add1~12_combout  = (\inst22|p~46_combout  & ((\inst22|Add0~14_combout  & (\inst22|Add1~11  & VCC)) # (!\inst22|Add0~14_combout  & (!\inst22|Add1~11 )))) # (!\inst22|p~46_combout  & ((\inst22|Add0~14_combout  & (!\inst22|Add1~11 )) # 
// (!\inst22|Add0~14_combout  & ((\inst22|Add1~11 ) # (GND)))))
// \inst22|Add1~13  = CARRY((\inst22|p~46_combout  & (!\inst22|Add0~14_combout  & !\inst22|Add1~11 )) # (!\inst22|p~46_combout  & ((!\inst22|Add1~11 ) # (!\inst22|Add0~14_combout ))))

	.dataa(\inst22|p~46_combout ),
	.datab(\inst22|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add1~11 ),
	.combout(\inst22|Add1~12_combout ),
	.cout(\inst22|Add1~13 ));
// synopsys translate_off
defparam \inst22|Add1~12 .lut_mask = 16'h9617;
defparam \inst22|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~14 (
// Equation(s):
// \inst22|Add1~14_combout  = ((\inst22|p~45_combout  $ (\inst22|Add0~16_combout  $ (!\inst22|Add1~13 )))) # (GND)
// \inst22|Add1~15  = CARRY((\inst22|p~45_combout  & ((\inst22|Add0~16_combout ) # (!\inst22|Add1~13 ))) # (!\inst22|p~45_combout  & (\inst22|Add0~16_combout  & !\inst22|Add1~13 )))

	.dataa(\inst22|p~45_combout ),
	.datab(\inst22|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add1~13 ),
	.combout(\inst22|Add1~14_combout ),
	.cout(\inst22|Add1~15 ));
// synopsys translate_off
defparam \inst22|Add1~14 .lut_mask = 16'h698E;
defparam \inst22|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~60 (
// Equation(s):
// \inst22|p~60_combout  = (\inst25|dffs [6] & \inst24|dffs [3])

	.dataa(\inst25|dffs [6]),
	.datab(\inst24|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~60 .lut_mask = 16'h8888;
defparam \inst22|p~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~10 (
// Equation(s):
// \inst22|Add2~10_combout  = ((\inst22|p~60_combout  $ (\inst22|Add1~12_combout  $ (!\inst22|Add2~9 )))) # (GND)
// \inst22|Add2~11  = CARRY((\inst22|p~60_combout  & ((\inst22|Add1~12_combout ) # (!\inst22|Add2~9 ))) # (!\inst22|p~60_combout  & (\inst22|Add1~12_combout  & !\inst22|Add2~9 )))

	.dataa(\inst22|p~60_combout ),
	.datab(\inst22|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add2~9 ),
	.combout(\inst22|Add2~10_combout ),
	.cout(\inst22|Add2~11 ));
// synopsys translate_off
defparam \inst22|Add2~10 .lut_mask = 16'h698E;
defparam \inst22|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~12 (
// Equation(s):
// \inst22|Add2~12_combout  = (\inst22|p~59_combout  & ((\inst22|Add1~14_combout  & (\inst22|Add2~11  & VCC)) # (!\inst22|Add1~14_combout  & (!\inst22|Add2~11 )))) # (!\inst22|p~59_combout  & ((\inst22|Add1~14_combout  & (!\inst22|Add2~11 )) # 
// (!\inst22|Add1~14_combout  & ((\inst22|Add2~11 ) # (GND)))))
// \inst22|Add2~13  = CARRY((\inst22|p~59_combout  & (!\inst22|Add1~14_combout  & !\inst22|Add2~11 )) # (!\inst22|p~59_combout  & ((!\inst22|Add2~11 ) # (!\inst22|Add1~14_combout ))))

	.dataa(\inst22|p~59_combout ),
	.datab(\inst22|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add2~11 ),
	.combout(\inst22|Add2~12_combout ),
	.cout(\inst22|Add2~13 ));
// synopsys translate_off
defparam \inst22|Add2~12 .lut_mask = 16'h9617;
defparam \inst22|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~73 (
// Equation(s):
// \inst22|p~73_combout  = (\inst25|dffs [5] & \inst24|dffs [4])

	.dataa(\inst25|dffs [5]),
	.datab(\inst24|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~73 .lut_mask = 16'h8888;
defparam \inst22|p~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add3~8 (
// Equation(s):
// \inst22|Add3~8_combout  = (\inst22|p~73_combout  & ((\inst22|Add2~10_combout  & (\inst22|Add3~7  & VCC)) # (!\inst22|Add2~10_combout  & (!\inst22|Add3~7 )))) # (!\inst22|p~73_combout  & ((\inst22|Add2~10_combout  & (!\inst22|Add3~7 )) # 
// (!\inst22|Add2~10_combout  & ((\inst22|Add3~7 ) # (GND)))))
// \inst22|Add3~9  = CARRY((\inst22|p~73_combout  & (!\inst22|Add2~10_combout  & !\inst22|Add3~7 )) # (!\inst22|p~73_combout  & ((!\inst22|Add3~7 ) # (!\inst22|Add2~10_combout ))))

	.dataa(\inst22|p~73_combout ),
	.datab(\inst22|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add3~7 ),
	.combout(\inst22|Add3~8_combout ),
	.cout(\inst22|Add3~9 ));
// synopsys translate_off
defparam \inst22|Add3~8 .lut_mask = 16'h9617;
defparam \inst22|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add3~10 (
// Equation(s):
// \inst22|Add3~10_combout  = ((\inst22|p~72_combout  $ (\inst22|Add2~12_combout  $ (!\inst22|Add3~9 )))) # (GND)
// \inst22|Add3~11  = CARRY((\inst22|p~72_combout  & ((\inst22|Add2~12_combout ) # (!\inst22|Add3~9 ))) # (!\inst22|p~72_combout  & (\inst22|Add2~12_combout  & !\inst22|Add3~9 )))

	.dataa(\inst22|p~72_combout ),
	.datab(\inst22|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add3~9 ),
	.combout(\inst22|Add3~10_combout ),
	.cout(\inst22|Add3~11 ));
// synopsys translate_off
defparam \inst22|Add3~10 .lut_mask = 16'h698E;
defparam \inst22|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~85 (
// Equation(s):
// \inst22|p~85_combout  = (\inst25|dffs [4] & \inst24|dffs [5])

	.dataa(\inst25|dffs [4]),
	.datab(\inst24|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~85 .lut_mask = 16'h8888;
defparam \inst22|p~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add4~6 (
// Equation(s):
// \inst22|Add4~6_combout  = ((\inst22|p~85_combout  $ (\inst22|Add3~8_combout  $ (!\inst22|Add4~5 )))) # (GND)
// \inst22|Add4~7  = CARRY((\inst22|p~85_combout  & ((\inst22|Add3~8_combout ) # (!\inst22|Add4~5 ))) # (!\inst22|p~85_combout  & (\inst22|Add3~8_combout  & !\inst22|Add4~5 )))

	.dataa(\inst22|p~85_combout ),
	.datab(\inst22|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add4~5 ),
	.combout(\inst22|Add4~6_combout ),
	.cout(\inst22|Add4~7 ));
// synopsys translate_off
defparam \inst22|Add4~6 .lut_mask = 16'h698E;
defparam \inst22|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add4~8 (
// Equation(s):
// \inst22|Add4~8_combout  = (\inst22|p~84_combout  & ((\inst22|Add3~10_combout  & (\inst22|Add4~7  & VCC)) # (!\inst22|Add3~10_combout  & (!\inst22|Add4~7 )))) # (!\inst22|p~84_combout  & ((\inst22|Add3~10_combout  & (!\inst22|Add4~7 )) # 
// (!\inst22|Add3~10_combout  & ((\inst22|Add4~7 ) # (GND)))))
// \inst22|Add4~9  = CARRY((\inst22|p~84_combout  & (!\inst22|Add3~10_combout  & !\inst22|Add4~7 )) # (!\inst22|p~84_combout  & ((!\inst22|Add4~7 ) # (!\inst22|Add3~10_combout ))))

	.dataa(\inst22|p~84_combout ),
	.datab(\inst22|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add4~7 ),
	.combout(\inst22|Add4~8_combout ),
	.cout(\inst22|Add4~9 ));
// synopsys translate_off
defparam \inst22|Add4~8 .lut_mask = 16'h9617;
defparam \inst22|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~96 (
// Equation(s):
// \inst22|p~96_combout  = (\inst25|dffs [3] & \inst24|dffs [6])

	.dataa(\inst25|dffs [3]),
	.datab(\inst24|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~96 .lut_mask = 16'h8888;
defparam \inst22|p~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add5~4 (
// Equation(s):
// \inst22|Add5~4_combout  = (\inst22|p~96_combout  & ((\inst22|Add4~6_combout  & (\inst22|Add5~3  & VCC)) # (!\inst22|Add4~6_combout  & (!\inst22|Add5~3 )))) # (!\inst22|p~96_combout  & ((\inst22|Add4~6_combout  & (!\inst22|Add5~3 )) # 
// (!\inst22|Add4~6_combout  & ((\inst22|Add5~3 ) # (GND)))))
// \inst22|Add5~5  = CARRY((\inst22|p~96_combout  & (!\inst22|Add4~6_combout  & !\inst22|Add5~3 )) # (!\inst22|p~96_combout  & ((!\inst22|Add5~3 ) # (!\inst22|Add4~6_combout ))))

	.dataa(\inst22|p~96_combout ),
	.datab(\inst22|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add5~3 ),
	.combout(\inst22|Add5~4_combout ),
	.cout(\inst22|Add5~5 ));
// synopsys translate_off
defparam \inst22|Add5~4 .lut_mask = 16'h9617;
defparam \inst22|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add5~6 (
// Equation(s):
// \inst22|Add5~6_combout  = ((\inst22|p~95_combout  $ (\inst22|Add4~8_combout  $ (!\inst22|Add5~5 )))) # (GND)
// \inst22|Add5~7  = CARRY((\inst22|p~95_combout  & ((\inst22|Add4~8_combout ) # (!\inst22|Add5~5 ))) # (!\inst22|p~95_combout  & (\inst22|Add4~8_combout  & !\inst22|Add5~5 )))

	.dataa(\inst22|p~95_combout ),
	.datab(\inst22|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add5~5 ),
	.combout(\inst22|Add5~6_combout ),
	.cout(\inst22|Add5~7 ));
// synopsys translate_off
defparam \inst22|Add5~6 .lut_mask = 16'h698E;
defparam \inst22|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~106 (
// Equation(s):
// \inst22|p~106_combout  = (\inst25|dffs [2] & \inst24|dffs [7])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~106 .lut_mask = 16'h8888;
defparam \inst22|p~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add6~2 (
// Equation(s):
// \inst22|Add6~2_combout  = ((\inst22|p~106_combout  $ (\inst22|Add5~4_combout  $ (!\inst22|Add6~1 )))) # (GND)
// \inst22|Add6~3  = CARRY((\inst22|p~106_combout  & ((\inst22|Add5~4_combout ) # (!\inst22|Add6~1 ))) # (!\inst22|p~106_combout  & (\inst22|Add5~4_combout  & !\inst22|Add6~1 )))

	.dataa(\inst22|p~106_combout ),
	.datab(\inst22|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add6~1 ),
	.combout(\inst22|Add6~2_combout ),
	.cout(\inst22|Add6~3 ));
// synopsys translate_off
defparam \inst22|Add6~2 .lut_mask = 16'h698E;
defparam \inst22|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add6~4 (
// Equation(s):
// \inst22|Add6~4_combout  = (\inst22|p~105_combout  & ((\inst22|Add5~6_combout  & (\inst22|Add6~3  & VCC)) # (!\inst22|Add5~6_combout  & (!\inst22|Add6~3 )))) # (!\inst22|p~105_combout  & ((\inst22|Add5~6_combout  & (!\inst22|Add6~3 )) # 
// (!\inst22|Add5~6_combout  & ((\inst22|Add6~3 ) # (GND)))))
// \inst22|Add6~5  = CARRY((\inst22|p~105_combout  & (!\inst22|Add5~6_combout  & !\inst22|Add6~3 )) # (!\inst22|p~105_combout  & ((!\inst22|Add6~3 ) # (!\inst22|Add5~6_combout ))))

	.dataa(\inst22|p~105_combout ),
	.datab(\inst22|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add6~3 ),
	.combout(\inst22|Add6~4_combout ),
	.cout(\inst22|Add6~5 ));
// synopsys translate_off
defparam \inst22|Add6~4 .lut_mask = 16'h9617;
defparam \inst22|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~115 (
// Equation(s):
// \inst22|p~115_combout  = (\inst25|dffs [1] & \inst24|dffs [8])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~115 .lut_mask = 16'h8888;
defparam \inst22|p~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add7~0 (
// Equation(s):
// \inst22|Add7~0_combout  = (\inst22|p~115_combout  & ((\inst22|Add6~2_combout  & (\inst22|p[8]~118  & VCC)) # (!\inst22|Add6~2_combout  & (!\inst22|p[8]~118 )))) # (!\inst22|p~115_combout  & ((\inst22|Add6~2_combout  & (!\inst22|p[8]~118 )) # 
// (!\inst22|Add6~2_combout  & ((\inst22|p[8]~118 ) # (GND)))))
// \inst22|Add7~1  = CARRY((\inst22|p~115_combout  & (!\inst22|Add6~2_combout  & !\inst22|p[8]~118 )) # (!\inst22|p~115_combout  & ((!\inst22|p[8]~118 ) # (!\inst22|Add6~2_combout ))))

	.dataa(\inst22|p~115_combout ),
	.datab(\inst22|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[8]~118 ),
	.combout(\inst22|Add7~0_combout ),
	.cout(\inst22|Add7~1 ));
// synopsys translate_off
defparam \inst22|Add7~0 .lut_mask = 16'h9617;
defparam \inst22|Add7~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add7~2 (
// Equation(s):
// \inst22|Add7~2_combout  = ((\inst22|p~114_combout  $ (\inst22|Add6~4_combout  $ (!\inst22|Add7~1 )))) # (GND)
// \inst22|Add7~3  = CARRY((\inst22|p~114_combout  & ((\inst22|Add6~4_combout ) # (!\inst22|Add7~1 ))) # (!\inst22|p~114_combout  & (\inst22|Add6~4_combout  & !\inst22|Add7~1 )))

	.dataa(\inst22|p~114_combout ),
	.datab(\inst22|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add7~1 ),
	.combout(\inst22|Add7~2_combout ),
	.cout(\inst22|Add7~3 ));
// synopsys translate_off
defparam \inst22|Add7~2 .lut_mask = 16'h698E;
defparam \inst22|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~123 (
// Equation(s):
// \inst22|p~123_combout  = (\inst25|dffs [0] & \inst24|dffs [9])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~123 .lut_mask = 16'h8888;
defparam \inst22|p~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[9]~124 (
// Equation(s):
// \inst22|p[9]~124_combout  = (\inst22|p~123_combout  & (\inst22|Add7~0_combout  $ (VCC))) # (!\inst22|p~123_combout  & (\inst22|Add7~0_combout  & VCC))
// \inst22|p[9]~125  = CARRY((\inst22|p~123_combout  & \inst22|Add7~0_combout ))

	.dataa(\inst22|p~123_combout ),
	.datab(\inst22|Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[9]~124_combout ),
	.cout(\inst22|p[9]~125 ));
// synopsys translate_off
defparam \inst22|p[9]~124 .lut_mask = 16'h6688;
defparam \inst22|p[9]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add8~0 (
// Equation(s):
// \inst22|Add8~0_combout  = (\inst22|p~122_combout  & ((\inst22|Add7~2_combout  & (\inst22|p[9]~125  & VCC)) # (!\inst22|Add7~2_combout  & (!\inst22|p[9]~125 )))) # (!\inst22|p~122_combout  & ((\inst22|Add7~2_combout  & (!\inst22|p[9]~125 )) # 
// (!\inst22|Add7~2_combout  & ((\inst22|p[9]~125 ) # (GND)))))
// \inst22|Add8~1  = CARRY((\inst22|p~122_combout  & (!\inst22|Add7~2_combout  & !\inst22|p[9]~125 )) # (!\inst22|p~122_combout  & ((!\inst22|p[9]~125 ) # (!\inst22|Add7~2_combout ))))

	.dataa(\inst22|p~122_combout ),
	.datab(\inst22|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[9]~125 ),
	.combout(\inst22|Add8~0_combout ),
	.cout(\inst22|Add8~1 ));
// synopsys translate_off
defparam \inst22|Add8~0 .lut_mask = 16'h9617;
defparam \inst22|Add8~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[10]~130 (
// Equation(s):
// \inst22|p[10]~130_combout  = (\inst22|p~129_combout  & (\inst22|Add8~0_combout  $ (VCC))) # (!\inst22|p~129_combout  & (\inst22|Add8~0_combout  & VCC))
// \inst22|p[10]~131  = CARRY((\inst22|p~129_combout  & \inst22|Add8~0_combout ))

	.dataa(\inst22|p~129_combout ),
	.datab(\inst22|Add8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[10]~130_combout ),
	.cout(\inst22|p[10]~131 ));
// synopsys translate_off
defparam \inst22|p[10]~130 .lut_mask = 16'h6688;
defparam \inst22|p[10]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~18 (
// Equation(s):
// \inst12|Add3~18_combout  = (\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add3~17 )) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((\inst12|Add3~17 ) # (GND)))
// \inst12|Add3~19  = CARRY((!\inst12|Add3~17 ) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~17 ),
	.combout(\inst12|Add3~18_combout ),
	.cout(\inst12|Add3~19 ));
// synopsys translate_off
defparam \inst12|Add3~18 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~20 (
// Equation(s):
// \inst12|Add3~20_combout  = (\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & (\inst12|Add3~19  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & (!\inst12|Add3~19  & VCC))
// \inst12|Add3~21  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & !\inst12|Add3~19 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~19 ),
	.combout(\inst12|Add3~20_combout ),
	.cout(\inst12|Add3~21 ));
// synopsys translate_off
defparam \inst12|Add3~20 .lut_mask = 16'hA50A;
defparam \inst12|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~18 (
// Equation(s):
// \inst12|Add1~18_combout  = (\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add1~17 )) # (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & ((\inst12|Add1~17 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (\inst12|Add1~17  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add1~17 ))))
// \inst12|Add1~19  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((!\inst12|Add1~17 ) # (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & !\inst12|Add1~17 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~17 ),
	.combout(\inst12|Add1~18_combout ),
	.cout(\inst12|Add1~19 ));
// synopsys translate_off
defparam \inst12|Add1~18 .lut_mask = 16'h692B;
defparam \inst12|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~20 (
// Equation(s):
// \inst12|Add1~20_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout  $ (\inst12|Add1~19 )))) # (GND)
// \inst12|Add1~21  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout  & !\inst12|Add1~19 )) # (!\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ) # (!\inst12|Add1~19 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~19 ),
	.combout(\inst12|Add1~20_combout ),
	.cout(\inst12|Add1~21 ));
// synopsys translate_off
defparam \inst12|Add1~20 .lut_mask = 16'h964D;
defparam \inst12|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~18 (
// Equation(s):
// \inst12|Add0~18_combout  = (\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (\inst12|Add0~17  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add0~17 
// )))) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add0~17 )) # (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & ((\inst12|Add0~17 ) # (GND)))))
// \inst12|Add0~19  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & !\inst12|Add0~17 )) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((!\inst12|Add0~17 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~17 ),
	.combout(\inst12|Add0~18_combout ),
	.cout(\inst12|Add0~19 ));
// synopsys translate_off
defparam \inst12|Add0~18 .lut_mask = 16'h9617;
defparam \inst12|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~20 (
// Equation(s):
// \inst12|Add0~20_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout  $ (!\inst12|Add0~19 )))) # (GND)
// \inst12|Add0~21  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ) # (!\inst12|Add0~19 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout  & !\inst12|Add0~19 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~19 ),
	.combout(\inst12|Add0~20_combout ),
	.cout(\inst12|Add0~21 ));
// synopsys translate_off
defparam \inst12|Add0~20 .lut_mask = 16'h698E;
defparam \inst12|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux5~0 (
// Equation(s):
// \inst12|Mux5~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst10|$00000|auto_generated|result_node[12]~0_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~0_combout  & (\inst12|Add1~20_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Add0~20_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst12|Add1~20_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\inst12|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux4~9 (
// Equation(s):
// \inst12|Mux4~9_combout  = ((\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [13])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [13])))) # (!\inst10|$00000|auto_generated|result_node[14]~3_combout )

	.dataa(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst4|dffs [13]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~9 .lut_mask = 16'hACFF;
defparam \inst12|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[11] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[0]~0 (
// Equation(s):
// \inst15|y[0]~0_combout  = \inst11|R0|dffs [0] $ (VCC)
// \inst15|y[0]~1  = CARRY(\inst11|R0|dffs [0])

	.dataa(\inst11|R0|dffs [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst15|y[0]~0_combout ),
	.cout(\inst15|y[0]~1 ));
// synopsys translate_off
defparam \inst15|y[0]~0 .lut_mask = 16'h55AA;
defparam \inst15|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[1]~2 (
// Equation(s):
// \inst15|y[1]~2_combout  = (\inst11|R0|dffs [1] & (!\inst15|y[0]~1 )) # (!\inst11|R0|dffs [1] & ((\inst15|y[0]~1 ) # (GND)))
// \inst15|y[1]~3  = CARRY((!\inst15|y[0]~1 ) # (!\inst11|R0|dffs [1]))

	.dataa(\inst11|R0|dffs [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[0]~1 ),
	.combout(\inst15|y[1]~2_combout ),
	.cout(\inst15|y[1]~3 ));
// synopsys translate_off
defparam \inst15|y[1]~2 .lut_mask = 16'h5A5F;
defparam \inst15|y[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[2]~4 (
// Equation(s):
// \inst15|y[2]~4_combout  = (\inst11|R0|dffs [2] & (\inst15|y[1]~3  $ (GND))) # (!\inst11|R0|dffs [2] & (!\inst15|y[1]~3  & VCC))
// \inst15|y[2]~5  = CARRY((\inst11|R0|dffs [2] & !\inst15|y[1]~3 ))

	.dataa(\inst11|R0|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[1]~3 ),
	.combout(\inst15|y[2]~4_combout ),
	.cout(\inst15|y[2]~5 ));
// synopsys translate_off
defparam \inst15|y[2]~4 .lut_mask = 16'hA50A;
defparam \inst15|y[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[3]~6 (
// Equation(s):
// \inst15|y[3]~6_combout  = (\inst11|R0|dffs [3] & (!\inst15|y[2]~5 )) # (!\inst11|R0|dffs [3] & ((\inst15|y[2]~5 ) # (GND)))
// \inst15|y[3]~7  = CARRY((!\inst15|y[2]~5 ) # (!\inst11|R0|dffs [3]))

	.dataa(\inst11|R0|dffs [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[2]~5 ),
	.combout(\inst15|y[3]~6_combout ),
	.cout(\inst15|y[3]~7 ));
// synopsys translate_off
defparam \inst15|y[3]~6 .lut_mask = 16'h5A5F;
defparam \inst15|y[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[4]~8 (
// Equation(s):
// \inst15|y[4]~8_combout  = (\inst11|R0|dffs [4] & (\inst15|y[3]~7  $ (GND))) # (!\inst11|R0|dffs [4] & (!\inst15|y[3]~7  & VCC))
// \inst15|y[4]~9  = CARRY((\inst11|R0|dffs [4] & !\inst15|y[3]~7 ))

	.dataa(\inst11|R0|dffs [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[3]~7 ),
	.combout(\inst15|y[4]~8_combout ),
	.cout(\inst15|y[4]~9 ));
// synopsys translate_off
defparam \inst15|y[4]~8 .lut_mask = 16'hA50A;
defparam \inst15|y[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[5]~10 (
// Equation(s):
// \inst15|y[5]~10_combout  = (\inst11|R0|dffs [5] & (!\inst15|y[4]~9 )) # (!\inst11|R0|dffs [5] & ((\inst15|y[4]~9 ) # (GND)))
// \inst15|y[5]~11  = CARRY((!\inst15|y[4]~9 ) # (!\inst11|R0|dffs [5]))

	.dataa(\inst11|R0|dffs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[4]~9 ),
	.combout(\inst15|y[5]~10_combout ),
	.cout(\inst15|y[5]~11 ));
// synopsys translate_off
defparam \inst15|y[5]~10 .lut_mask = 16'h5A5F;
defparam \inst15|y[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[6]~12 (
// Equation(s):
// \inst15|y[6]~12_combout  = (\inst11|R0|dffs [6] & (\inst15|y[5]~11  $ (GND))) # (!\inst11|R0|dffs [6] & (!\inst15|y[5]~11  & VCC))
// \inst15|y[6]~13  = CARRY((\inst11|R0|dffs [6] & !\inst15|y[5]~11 ))

	.dataa(\inst11|R0|dffs [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[5]~11 ),
	.combout(\inst15|y[6]~12_combout ),
	.cout(\inst15|y[6]~13 ));
// synopsys translate_off
defparam \inst15|y[6]~12 .lut_mask = 16'hA50A;
defparam \inst15|y[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[7]~14 (
// Equation(s):
// \inst15|y[7]~14_combout  = (\inst11|R0|dffs [7] & (!\inst15|y[6]~13 )) # (!\inst11|R0|dffs [7] & ((\inst15|y[6]~13 ) # (GND)))
// \inst15|y[7]~15  = CARRY((!\inst15|y[6]~13 ) # (!\inst11|R0|dffs [7]))

	.dataa(\inst11|R0|dffs [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[6]~13 ),
	.combout(\inst15|y[7]~14_combout ),
	.cout(\inst15|y[7]~15 ));
// synopsys translate_off
defparam \inst15|y[7]~14 .lut_mask = 16'h5A5F;
defparam \inst15|y[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[8]~16 (
// Equation(s):
// \inst15|y[8]~16_combout  = (\inst11|R0|dffs [8] & (\inst15|y[7]~15  $ (GND))) # (!\inst11|R0|dffs [8] & (!\inst15|y[7]~15  & VCC))
// \inst15|y[8]~17  = CARRY((\inst11|R0|dffs [8] & !\inst15|y[7]~15 ))

	.dataa(\inst11|R0|dffs [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[7]~15 ),
	.combout(\inst15|y[8]~16_combout ),
	.cout(\inst15|y[8]~17 ));
// synopsys translate_off
defparam \inst15|y[8]~16 .lut_mask = 16'hA50A;
defparam \inst15|y[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[9]~18 (
// Equation(s):
// \inst15|y[9]~18_combout  = (\inst11|R0|dffs [9] & (!\inst15|y[8]~17 )) # (!\inst11|R0|dffs [9] & ((\inst15|y[8]~17 ) # (GND)))
// \inst15|y[9]~19  = CARRY((!\inst15|y[8]~17 ) # (!\inst11|R0|dffs [9]))

	.dataa(\inst11|R0|dffs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[8]~17 ),
	.combout(\inst15|y[9]~18_combout ),
	.cout(\inst15|y[9]~19 ));
// synopsys translate_off
defparam \inst15|y[9]~18 .lut_mask = 16'h5A5F;
defparam \inst15|y[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[10]~20 (
// Equation(s):
// \inst15|y[10]~20_combout  = \inst11|R0|dffs [10] $ (!\inst15|y[9]~19 )

	.dataa(\inst11|R0|dffs [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst15|y[9]~19 ),
	.combout(\inst15|y[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|y[10]~20 .lut_mask = 16'hA5A5;
defparam \inst15|y[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [11]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst2|acc_load~0 (
// Equation(s):
// \inst2|acc_load~0_combout  = (\inst9|inst2|dffs [1] & ((\inst2|ldr~0_combout ) # ((\inst12|Mux0~9_combout  & \inst2|stack_mux~0_combout ))))

	.dataa(\inst9|inst2|dffs [1]),
	.datab(\inst2|ldr~0_combout ),
	.datac(\inst12|Mux0~9_combout ),
	.datad(\inst2|stack_mux~0_combout ),
	.cin(gnd),
	.combout(\inst2|acc_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|acc_load~0 .lut_mask = 16'hA888;
defparam \inst2|acc_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|DEMUX4|auto_generated|w_anode1w[3]~0 (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode1w[3]~0_combout  = (\inst12|wen~1_combout  & !\inst7|$00000|auto_generated|result_node[2]~2_combout )

	.dataa(\inst12|wen~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode1w[3]~0 .lut_mask = 16'h00AA;
defparam \inst11|DEMUX4|auto_generated|w_anode1w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|G1 (
// Equation(s):
// \inst11|G1~combout  = (\inst2|acc_load~0_combout ) # ((\inst11|DEMUX4|auto_generated|w_anode1w[3]~0_combout  & (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & !\inst7|$00000|auto_generated|result_node[0]~1_combout )))

	.dataa(\inst2|acc_load~0_combout ),
	.datab(\inst11|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.datac(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst11|G1~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|G1 .lut_mask = 16'hAAAE;
defparam \inst11|G1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R0|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[11]~4_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst7|$00000|auto_generated|result_node[0]~1_combout )))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & 
// ((\inst7|$00000|auto_generated|result_node[0]~1_combout  & (\inst11|R1|dffs [11])) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|R0|dffs [11])))))

	.dataa(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\inst11|R1|dffs [11]),
	.datac(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datad(\inst11|R0|dffs [11]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout  & ((\inst11|R3|dffs [11]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout  & (\inst11|R2|dffs [11])))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [11]),
	.datab(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout ),
	.datad(\inst11|R3|dffs [11]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result11w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [11])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [11]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result11w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result11w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[11] .is_wysiwyg = "true";
defparam \inst24|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~134 (
// Equation(s):
// \inst22|p~134_combout  = (\inst25|dffs [0] & \inst24|dffs [11])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~134 .lut_mask = 16'h8888;
defparam \inst22|p~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~128 (
// Equation(s):
// \inst22|p~128_combout  = (\inst25|dffs [1] & \inst24|dffs [10])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~128 .lut_mask = 16'h8888;
defparam \inst22|p~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~121 (
// Equation(s):
// \inst22|p~121_combout  = (\inst25|dffs [2] & \inst24|dffs [9])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~121 .lut_mask = 16'h8888;
defparam \inst22|p~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~113 (
// Equation(s):
// \inst22|p~113_combout  = (\inst25|dffs [3] & \inst24|dffs [8])

	.dataa(\inst25|dffs [3]),
	.datab(\inst24|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~113 .lut_mask = 16'h8888;
defparam \inst22|p~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~104 (
// Equation(s):
// \inst22|p~104_combout  = (\inst25|dffs [4] & \inst24|dffs [7])

	.dataa(\inst25|dffs [4]),
	.datab(\inst24|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~104 .lut_mask = 16'h8888;
defparam \inst22|p~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~94 (
// Equation(s):
// \inst22|p~94_combout  = (\inst25|dffs [5] & \inst24|dffs [6])

	.dataa(\inst25|dffs [5]),
	.datab(\inst24|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~94 .lut_mask = 16'h8888;
defparam \inst22|p~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~83 (
// Equation(s):
// \inst22|p~83_combout  = (\inst25|dffs [6] & \inst24|dffs [5])

	.dataa(\inst25|dffs [6]),
	.datab(\inst24|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~83 .lut_mask = 16'h8888;
defparam \inst22|p~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~71 (
// Equation(s):
// \inst22|p~71_combout  = (\inst25|dffs [7] & \inst24|dffs [4])

	.dataa(\inst25|dffs [7]),
	.datab(\inst24|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~71 .lut_mask = 16'h8888;
defparam \inst22|p~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~58 (
// Equation(s):
// \inst22|p~58_combout  = (\inst25|dffs [8] & \inst24|dffs [3])

	.dataa(\inst25|dffs [8]),
	.datab(\inst24|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~58 .lut_mask = 16'h8888;
defparam \inst22|p~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~44 (
// Equation(s):
// \inst22|p~44_combout  = (\inst25|dffs [9] & \inst24|dffs [2])

	.dataa(\inst25|dffs [9]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~44 .lut_mask = 16'h8888;
defparam \inst22|p~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~18 (
// Equation(s):
// \inst22|p~18_combout  = (\inst25|dffs [10] & \inst24|dffs [1])

	.dataa(\inst25|dffs [10]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~18 .lut_mask = 16'h8888;
defparam \inst22|p~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[11] .is_wysiwyg = "true";
defparam \inst25|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~19 (
// Equation(s):
// \inst22|p~19_combout  = (\inst25|dffs [11] & \inst24|dffs [0])

	.dataa(\inst25|dffs [11]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~19 .lut_mask = 16'h8888;
defparam \inst22|p~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~18 (
// Equation(s):
// \inst22|Add0~18_combout  = ((\inst22|p~18_combout  $ (\inst22|p~19_combout  $ (!\inst22|Add0~17 )))) # (GND)
// \inst22|Add0~19  = CARRY((\inst22|p~18_combout  & ((\inst22|p~19_combout ) # (!\inst22|Add0~17 ))) # (!\inst22|p~18_combout  & (\inst22|p~19_combout  & !\inst22|Add0~17 )))

	.dataa(\inst22|p~18_combout ),
	.datab(\inst22|p~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~17 ),
	.combout(\inst22|Add0~18_combout ),
	.cout(\inst22|Add0~19 ));
// synopsys translate_off
defparam \inst22|Add0~18 .lut_mask = 16'h698E;
defparam \inst22|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~16 (
// Equation(s):
// \inst22|Add1~16_combout  = (\inst22|p~44_combout  & ((\inst22|Add0~18_combout  & (\inst22|Add1~15  & VCC)) # (!\inst22|Add0~18_combout  & (!\inst22|Add1~15 )))) # (!\inst22|p~44_combout  & ((\inst22|Add0~18_combout  & (!\inst22|Add1~15 )) # 
// (!\inst22|Add0~18_combout  & ((\inst22|Add1~15 ) # (GND)))))
// \inst22|Add1~17  = CARRY((\inst22|p~44_combout  & (!\inst22|Add0~18_combout  & !\inst22|Add1~15 )) # (!\inst22|p~44_combout  & ((!\inst22|Add1~15 ) # (!\inst22|Add0~18_combout ))))

	.dataa(\inst22|p~44_combout ),
	.datab(\inst22|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add1~15 ),
	.combout(\inst22|Add1~16_combout ),
	.cout(\inst22|Add1~17 ));
// synopsys translate_off
defparam \inst22|Add1~16 .lut_mask = 16'h9617;
defparam \inst22|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~14 (
// Equation(s):
// \inst22|Add2~14_combout  = ((\inst22|p~58_combout  $ (\inst22|Add1~16_combout  $ (!\inst22|Add2~13 )))) # (GND)
// \inst22|Add2~15  = CARRY((\inst22|p~58_combout  & ((\inst22|Add1~16_combout ) # (!\inst22|Add2~13 ))) # (!\inst22|p~58_combout  & (\inst22|Add1~16_combout  & !\inst22|Add2~13 )))

	.dataa(\inst22|p~58_combout ),
	.datab(\inst22|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add2~13 ),
	.combout(\inst22|Add2~14_combout ),
	.cout(\inst22|Add2~15 ));
// synopsys translate_off
defparam \inst22|Add2~14 .lut_mask = 16'h698E;
defparam \inst22|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add3~12 (
// Equation(s):
// \inst22|Add3~12_combout  = (\inst22|p~71_combout  & ((\inst22|Add2~14_combout  & (\inst22|Add3~11  & VCC)) # (!\inst22|Add2~14_combout  & (!\inst22|Add3~11 )))) # (!\inst22|p~71_combout  & ((\inst22|Add2~14_combout  & (!\inst22|Add3~11 )) # 
// (!\inst22|Add2~14_combout  & ((\inst22|Add3~11 ) # (GND)))))
// \inst22|Add3~13  = CARRY((\inst22|p~71_combout  & (!\inst22|Add2~14_combout  & !\inst22|Add3~11 )) # (!\inst22|p~71_combout  & ((!\inst22|Add3~11 ) # (!\inst22|Add2~14_combout ))))

	.dataa(\inst22|p~71_combout ),
	.datab(\inst22|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add3~11 ),
	.combout(\inst22|Add3~12_combout ),
	.cout(\inst22|Add3~13 ));
// synopsys translate_off
defparam \inst22|Add3~12 .lut_mask = 16'h9617;
defparam \inst22|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add4~10 (
// Equation(s):
// \inst22|Add4~10_combout  = ((\inst22|p~83_combout  $ (\inst22|Add3~12_combout  $ (!\inst22|Add4~9 )))) # (GND)
// \inst22|Add4~11  = CARRY((\inst22|p~83_combout  & ((\inst22|Add3~12_combout ) # (!\inst22|Add4~9 ))) # (!\inst22|p~83_combout  & (\inst22|Add3~12_combout  & !\inst22|Add4~9 )))

	.dataa(\inst22|p~83_combout ),
	.datab(\inst22|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add4~9 ),
	.combout(\inst22|Add4~10_combout ),
	.cout(\inst22|Add4~11 ));
// synopsys translate_off
defparam \inst22|Add4~10 .lut_mask = 16'h698E;
defparam \inst22|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add5~8 (
// Equation(s):
// \inst22|Add5~8_combout  = (\inst22|p~94_combout  & ((\inst22|Add4~10_combout  & (\inst22|Add5~7  & VCC)) # (!\inst22|Add4~10_combout  & (!\inst22|Add5~7 )))) # (!\inst22|p~94_combout  & ((\inst22|Add4~10_combout  & (!\inst22|Add5~7 )) # 
// (!\inst22|Add4~10_combout  & ((\inst22|Add5~7 ) # (GND)))))
// \inst22|Add5~9  = CARRY((\inst22|p~94_combout  & (!\inst22|Add4~10_combout  & !\inst22|Add5~7 )) # (!\inst22|p~94_combout  & ((!\inst22|Add5~7 ) # (!\inst22|Add4~10_combout ))))

	.dataa(\inst22|p~94_combout ),
	.datab(\inst22|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add5~7 ),
	.combout(\inst22|Add5~8_combout ),
	.cout(\inst22|Add5~9 ));
// synopsys translate_off
defparam \inst22|Add5~8 .lut_mask = 16'h9617;
defparam \inst22|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add6~6 (
// Equation(s):
// \inst22|Add6~6_combout  = ((\inst22|p~104_combout  $ (\inst22|Add5~8_combout  $ (!\inst22|Add6~5 )))) # (GND)
// \inst22|Add6~7  = CARRY((\inst22|p~104_combout  & ((\inst22|Add5~8_combout ) # (!\inst22|Add6~5 ))) # (!\inst22|p~104_combout  & (\inst22|Add5~8_combout  & !\inst22|Add6~5 )))

	.dataa(\inst22|p~104_combout ),
	.datab(\inst22|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add6~5 ),
	.combout(\inst22|Add6~6_combout ),
	.cout(\inst22|Add6~7 ));
// synopsys translate_off
defparam \inst22|Add6~6 .lut_mask = 16'h698E;
defparam \inst22|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add7~4 (
// Equation(s):
// \inst22|Add7~4_combout  = (\inst22|p~113_combout  & ((\inst22|Add6~6_combout  & (\inst22|Add7~3  & VCC)) # (!\inst22|Add6~6_combout  & (!\inst22|Add7~3 )))) # (!\inst22|p~113_combout  & ((\inst22|Add6~6_combout  & (!\inst22|Add7~3 )) # 
// (!\inst22|Add6~6_combout  & ((\inst22|Add7~3 ) # (GND)))))
// \inst22|Add7~5  = CARRY((\inst22|p~113_combout  & (!\inst22|Add6~6_combout  & !\inst22|Add7~3 )) # (!\inst22|p~113_combout  & ((!\inst22|Add7~3 ) # (!\inst22|Add6~6_combout ))))

	.dataa(\inst22|p~113_combout ),
	.datab(\inst22|Add6~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add7~3 ),
	.combout(\inst22|Add7~4_combout ),
	.cout(\inst22|Add7~5 ));
// synopsys translate_off
defparam \inst22|Add7~4 .lut_mask = 16'h9617;
defparam \inst22|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add8~2 (
// Equation(s):
// \inst22|Add8~2_combout  = ((\inst22|p~121_combout  $ (\inst22|Add7~4_combout  $ (!\inst22|Add8~1 )))) # (GND)
// \inst22|Add8~3  = CARRY((\inst22|p~121_combout  & ((\inst22|Add7~4_combout ) # (!\inst22|Add8~1 ))) # (!\inst22|p~121_combout  & (\inst22|Add7~4_combout  & !\inst22|Add8~1 )))

	.dataa(\inst22|p~121_combout ),
	.datab(\inst22|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add8~1 ),
	.combout(\inst22|Add8~2_combout ),
	.cout(\inst22|Add8~3 ));
// synopsys translate_off
defparam \inst22|Add8~2 .lut_mask = 16'h698E;
defparam \inst22|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add9~0 (
// Equation(s):
// \inst22|Add9~0_combout  = (\inst22|p~128_combout  & ((\inst22|Add8~2_combout  & (\inst22|p[10]~131  & VCC)) # (!\inst22|Add8~2_combout  & (!\inst22|p[10]~131 )))) # (!\inst22|p~128_combout  & ((\inst22|Add8~2_combout  & (!\inst22|p[10]~131 )) # 
// (!\inst22|Add8~2_combout  & ((\inst22|p[10]~131 ) # (GND)))))
// \inst22|Add9~1  = CARRY((\inst22|p~128_combout  & (!\inst22|Add8~2_combout  & !\inst22|p[10]~131 )) # (!\inst22|p~128_combout  & ((!\inst22|p[10]~131 ) # (!\inst22|Add8~2_combout ))))

	.dataa(\inst22|p~128_combout ),
	.datab(\inst22|Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[10]~131 ),
	.combout(\inst22|Add9~0_combout ),
	.cout(\inst22|Add9~1 ));
// synopsys translate_off
defparam \inst22|Add9~0 .lut_mask = 16'h9617;
defparam \inst22|Add9~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[11]~135 (
// Equation(s):
// \inst22|p[11]~135_combout  = (\inst22|p~134_combout  & (\inst22|Add9~0_combout  $ (VCC))) # (!\inst22|p~134_combout  & (\inst22|Add9~0_combout  & VCC))
// \inst22|p[11]~136  = CARRY((\inst22|p~134_combout  & \inst22|Add9~0_combout ))

	.dataa(\inst22|p~134_combout ),
	.datab(\inst22|Add9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[11]~135_combout ),
	.cout(\inst22|p[11]~136 ));
// synopsys translate_off
defparam \inst22|p[11]~135 .lut_mask = 16'h6688;
defparam \inst22|p[11]~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~0 (
// Equation(s):
// \inst12|Add4~0_combout  = \inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  $ (VCC)
// \inst12|Add4~1  = CARRY(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout )

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add4~0_combout ),
	.cout(\inst12|Add4~1 ));
// synopsys translate_off
defparam \inst12|Add4~0 .lut_mask = 16'h55AA;
defparam \inst12|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~2 (
// Equation(s):
// \inst12|Add4~2_combout  = (\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & (\inst12|Add4~1  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add4~1 ))
// \inst12|Add4~3  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & !\inst12|Add4~1 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~1 ),
	.combout(\inst12|Add4~2_combout ),
	.cout(\inst12|Add4~3 ));
// synopsys translate_off
defparam \inst12|Add4~2 .lut_mask = 16'hA505;
defparam \inst12|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~4 (
// Equation(s):
// \inst12|Add4~4_combout  = (\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & ((GND) # (!\inst12|Add4~3 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & (\inst12|Add4~3  $ (GND)))
// \inst12|Add4~5  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ) # (!\inst12|Add4~3 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~3 ),
	.combout(\inst12|Add4~4_combout ),
	.cout(\inst12|Add4~5 ));
// synopsys translate_off
defparam \inst12|Add4~4 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~6 (
// Equation(s):
// \inst12|Add4~6_combout  = (\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & (\inst12|Add4~5  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add4~5 ))
// \inst12|Add4~7  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & !\inst12|Add4~5 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~5 ),
	.combout(\inst12|Add4~6_combout ),
	.cout(\inst12|Add4~7 ));
// synopsys translate_off
defparam \inst12|Add4~6 .lut_mask = 16'hA505;
defparam \inst12|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~8 (
// Equation(s):
// \inst12|Add4~8_combout  = (\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & ((GND) # (!\inst12|Add4~7 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & (\inst12|Add4~7  $ (GND)))
// \inst12|Add4~9  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ) # (!\inst12|Add4~7 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~7 ),
	.combout(\inst12|Add4~8_combout ),
	.cout(\inst12|Add4~9 ));
// synopsys translate_off
defparam \inst12|Add4~8 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~10 (
// Equation(s):
// \inst12|Add4~10_combout  = (\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & (\inst12|Add4~9  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add4~9 ))
// \inst12|Add4~11  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & !\inst12|Add4~9 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~9 ),
	.combout(\inst12|Add4~10_combout ),
	.cout(\inst12|Add4~11 ));
// synopsys translate_off
defparam \inst12|Add4~10 .lut_mask = 16'hA505;
defparam \inst12|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~12 (
// Equation(s):
// \inst12|Add4~12_combout  = (\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & ((GND) # (!\inst12|Add4~11 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & (\inst12|Add4~11  $ (GND)))
// \inst12|Add4~13  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ) # (!\inst12|Add4~11 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~11 ),
	.combout(\inst12|Add4~12_combout ),
	.cout(\inst12|Add4~13 ));
// synopsys translate_off
defparam \inst12|Add4~12 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~14 (
// Equation(s):
// \inst12|Add4~14_combout  = (\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & (\inst12|Add4~13  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add4~13 ))
// \inst12|Add4~15  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & !\inst12|Add4~13 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~13 ),
	.combout(\inst12|Add4~14_combout ),
	.cout(\inst12|Add4~15 ));
// synopsys translate_off
defparam \inst12|Add4~14 .lut_mask = 16'hA505;
defparam \inst12|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~16 (
// Equation(s):
// \inst12|Add4~16_combout  = (\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & ((GND) # (!\inst12|Add4~15 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & (\inst12|Add4~15  $ (GND)))
// \inst12|Add4~17  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ) # (!\inst12|Add4~15 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~15 ),
	.combout(\inst12|Add4~16_combout ),
	.cout(\inst12|Add4~17 ));
// synopsys translate_off
defparam \inst12|Add4~16 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~18 (
// Equation(s):
// \inst12|Add4~18_combout  = (\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & (\inst12|Add4~17  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add4~17 ))
// \inst12|Add4~19  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & !\inst12|Add4~17 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~17 ),
	.combout(\inst12|Add4~18_combout ),
	.cout(\inst12|Add4~19 ));
// synopsys translate_off
defparam \inst12|Add4~18 .lut_mask = 16'hA505;
defparam \inst12|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~20 (
// Equation(s):
// \inst12|Add4~20_combout  = (\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & ((GND) # (!\inst12|Add4~19 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & (\inst12|Add4~19  $ (GND)))
// \inst12|Add4~21  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ) # (!\inst12|Add4~19 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~19 ),
	.combout(\inst12|Add4~20_combout ),
	.cout(\inst12|Add4~21 ));
// synopsys translate_off
defparam \inst12|Add4~20 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~22 (
// Equation(s):
// \inst12|Add4~22_combout  = (\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & (\inst12|Add4~21  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add4~21 ))
// \inst12|Add4~23  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & !\inst12|Add4~21 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~21 ),
	.combout(\inst12|Add4~22_combout ),
	.cout(\inst12|Add4~23 ));
// synopsys translate_off
defparam \inst12|Add4~22 .lut_mask = 16'hA505;
defparam \inst12|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~22 (
// Equation(s):
// \inst12|Add1~22_combout  = (\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add1~21 )) # (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & ((\inst12|Add1~21 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (\inst12|Add1~21  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add1~21 ))))
// \inst12|Add1~23  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((!\inst12|Add1~21 ) # (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & !\inst12|Add1~21 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~21 ),
	.combout(\inst12|Add1~22_combout ),
	.cout(\inst12|Add1~23 ));
// synopsys translate_off
defparam \inst12|Add1~22 .lut_mask = 16'h692B;
defparam \inst12|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|R1|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[12] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [12]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst11|R0|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[12]~3_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst7|$00000|auto_generated|result_node[1]~0_combout )))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & 
// ((\inst7|$00000|auto_generated|result_node[1]~0_combout  & (\inst11|R2|dffs [12])) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|R0|dffs [12])))))

	.dataa(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst11|R2|dffs [12]),
	.datac(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\inst11|R0|dffs [12]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout  & ((\inst11|R3|dffs [12]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout  & (\inst11|R1|dffs [12])))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [12]),
	.datab(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout ),
	.datad(\inst11|R3|dffs [12]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result12w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result12w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [12])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [12]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result12w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result12w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[12] .is_wysiwyg = "true";
defparam \inst24|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~138 (
// Equation(s):
// \inst22|p~138_combout  = (\inst25|dffs [0] & \inst24|dffs [12])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~138 .lut_mask = 16'h8888;
defparam \inst22|p~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~133 (
// Equation(s):
// \inst22|p~133_combout  = (\inst25|dffs [1] & \inst24|dffs [11])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~133 .lut_mask = 16'h8888;
defparam \inst22|p~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~127 (
// Equation(s):
// \inst22|p~127_combout  = (\inst25|dffs [2] & \inst24|dffs [10])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~127 .lut_mask = 16'h8888;
defparam \inst22|p~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~120 (
// Equation(s):
// \inst22|p~120_combout  = (\inst25|dffs [3] & \inst24|dffs [9])

	.dataa(\inst25|dffs [3]),
	.datab(\inst24|dffs [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~120 .lut_mask = 16'h8888;
defparam \inst22|p~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~112 (
// Equation(s):
// \inst22|p~112_combout  = (\inst25|dffs [4] & \inst24|dffs [8])

	.dataa(\inst25|dffs [4]),
	.datab(\inst24|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~112 .lut_mask = 16'h8888;
defparam \inst22|p~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~103 (
// Equation(s):
// \inst22|p~103_combout  = (\inst25|dffs [5] & \inst24|dffs [7])

	.dataa(\inst25|dffs [5]),
	.datab(\inst24|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~103 .lut_mask = 16'h8888;
defparam \inst22|p~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~93 (
// Equation(s):
// \inst22|p~93_combout  = (\inst25|dffs [6] & \inst24|dffs [6])

	.dataa(\inst25|dffs [6]),
	.datab(\inst24|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~93 .lut_mask = 16'h8888;
defparam \inst22|p~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~82 (
// Equation(s):
// \inst22|p~82_combout  = (\inst25|dffs [7] & \inst24|dffs [5])

	.dataa(\inst25|dffs [7]),
	.datab(\inst24|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~82 .lut_mask = 16'h8888;
defparam \inst22|p~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~70 (
// Equation(s):
// \inst22|p~70_combout  = (\inst25|dffs [8] & \inst24|dffs [4])

	.dataa(\inst25|dffs [8]),
	.datab(\inst24|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~70 .lut_mask = 16'h8888;
defparam \inst22|p~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~57 (
// Equation(s):
// \inst22|p~57_combout  = (\inst25|dffs [9] & \inst24|dffs [3])

	.dataa(\inst25|dffs [9]),
	.datab(\inst24|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~57 .lut_mask = 16'h8888;
defparam \inst22|p~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~43 (
// Equation(s):
// \inst22|p~43_combout  = (\inst25|dffs [10] & \inst24|dffs [2])

	.dataa(\inst25|dffs [10]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~43 .lut_mask = 16'h8888;
defparam \inst22|p~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~16 (
// Equation(s):
// \inst22|p~16_combout  = (\inst25|dffs [11] & \inst24|dffs [1])

	.dataa(\inst25|dffs [11]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~16 .lut_mask = 16'h8888;
defparam \inst22|p~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[12] .is_wysiwyg = "true";
defparam \inst25|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~17 (
// Equation(s):
// \inst22|p~17_combout  = (\inst25|dffs [12] & \inst24|dffs [0])

	.dataa(\inst25|dffs [12]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~17 .lut_mask = 16'h8888;
defparam \inst22|p~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~20 (
// Equation(s):
// \inst22|Add0~20_combout  = (\inst22|p~16_combout  & ((\inst22|p~17_combout  & (\inst22|Add0~19  & VCC)) # (!\inst22|p~17_combout  & (!\inst22|Add0~19 )))) # (!\inst22|p~16_combout  & ((\inst22|p~17_combout  & (!\inst22|Add0~19 )) # (!\inst22|p~17_combout  
// & ((\inst22|Add0~19 ) # (GND)))))
// \inst22|Add0~21  = CARRY((\inst22|p~16_combout  & (!\inst22|p~17_combout  & !\inst22|Add0~19 )) # (!\inst22|p~16_combout  & ((!\inst22|Add0~19 ) # (!\inst22|p~17_combout ))))

	.dataa(\inst22|p~16_combout ),
	.datab(\inst22|p~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~19 ),
	.combout(\inst22|Add0~20_combout ),
	.cout(\inst22|Add0~21 ));
// synopsys translate_off
defparam \inst22|Add0~20 .lut_mask = 16'h9617;
defparam \inst22|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~18 (
// Equation(s):
// \inst22|Add1~18_combout  = ((\inst22|p~43_combout  $ (\inst22|Add0~20_combout  $ (!\inst22|Add1~17 )))) # (GND)
// \inst22|Add1~19  = CARRY((\inst22|p~43_combout  & ((\inst22|Add0~20_combout ) # (!\inst22|Add1~17 ))) # (!\inst22|p~43_combout  & (\inst22|Add0~20_combout  & !\inst22|Add1~17 )))

	.dataa(\inst22|p~43_combout ),
	.datab(\inst22|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add1~17 ),
	.combout(\inst22|Add1~18_combout ),
	.cout(\inst22|Add1~19 ));
// synopsys translate_off
defparam \inst22|Add1~18 .lut_mask = 16'h698E;
defparam \inst22|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~16 (
// Equation(s):
// \inst22|Add2~16_combout  = (\inst22|p~57_combout  & ((\inst22|Add1~18_combout  & (\inst22|Add2~15  & VCC)) # (!\inst22|Add1~18_combout  & (!\inst22|Add2~15 )))) # (!\inst22|p~57_combout  & ((\inst22|Add1~18_combout  & (!\inst22|Add2~15 )) # 
// (!\inst22|Add1~18_combout  & ((\inst22|Add2~15 ) # (GND)))))
// \inst22|Add2~17  = CARRY((\inst22|p~57_combout  & (!\inst22|Add1~18_combout  & !\inst22|Add2~15 )) # (!\inst22|p~57_combout  & ((!\inst22|Add2~15 ) # (!\inst22|Add1~18_combout ))))

	.dataa(\inst22|p~57_combout ),
	.datab(\inst22|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add2~15 ),
	.combout(\inst22|Add2~16_combout ),
	.cout(\inst22|Add2~17 ));
// synopsys translate_off
defparam \inst22|Add2~16 .lut_mask = 16'h9617;
defparam \inst22|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add3~14 (
// Equation(s):
// \inst22|Add3~14_combout  = ((\inst22|p~70_combout  $ (\inst22|Add2~16_combout  $ (!\inst22|Add3~13 )))) # (GND)
// \inst22|Add3~15  = CARRY((\inst22|p~70_combout  & ((\inst22|Add2~16_combout ) # (!\inst22|Add3~13 ))) # (!\inst22|p~70_combout  & (\inst22|Add2~16_combout  & !\inst22|Add3~13 )))

	.dataa(\inst22|p~70_combout ),
	.datab(\inst22|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add3~13 ),
	.combout(\inst22|Add3~14_combout ),
	.cout(\inst22|Add3~15 ));
// synopsys translate_off
defparam \inst22|Add3~14 .lut_mask = 16'h698E;
defparam \inst22|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add4~12 (
// Equation(s):
// \inst22|Add4~12_combout  = (\inst22|p~82_combout  & ((\inst22|Add3~14_combout  & (\inst22|Add4~11  & VCC)) # (!\inst22|Add3~14_combout  & (!\inst22|Add4~11 )))) # (!\inst22|p~82_combout  & ((\inst22|Add3~14_combout  & (!\inst22|Add4~11 )) # 
// (!\inst22|Add3~14_combout  & ((\inst22|Add4~11 ) # (GND)))))
// \inst22|Add4~13  = CARRY((\inst22|p~82_combout  & (!\inst22|Add3~14_combout  & !\inst22|Add4~11 )) # (!\inst22|p~82_combout  & ((!\inst22|Add4~11 ) # (!\inst22|Add3~14_combout ))))

	.dataa(\inst22|p~82_combout ),
	.datab(\inst22|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add4~11 ),
	.combout(\inst22|Add4~12_combout ),
	.cout(\inst22|Add4~13 ));
// synopsys translate_off
defparam \inst22|Add4~12 .lut_mask = 16'h9617;
defparam \inst22|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add5~10 (
// Equation(s):
// \inst22|Add5~10_combout  = ((\inst22|p~93_combout  $ (\inst22|Add4~12_combout  $ (!\inst22|Add5~9 )))) # (GND)
// \inst22|Add5~11  = CARRY((\inst22|p~93_combout  & ((\inst22|Add4~12_combout ) # (!\inst22|Add5~9 ))) # (!\inst22|p~93_combout  & (\inst22|Add4~12_combout  & !\inst22|Add5~9 )))

	.dataa(\inst22|p~93_combout ),
	.datab(\inst22|Add4~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add5~9 ),
	.combout(\inst22|Add5~10_combout ),
	.cout(\inst22|Add5~11 ));
// synopsys translate_off
defparam \inst22|Add5~10 .lut_mask = 16'h698E;
defparam \inst22|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add6~8 (
// Equation(s):
// \inst22|Add6~8_combout  = (\inst22|p~103_combout  & ((\inst22|Add5~10_combout  & (\inst22|Add6~7  & VCC)) # (!\inst22|Add5~10_combout  & (!\inst22|Add6~7 )))) # (!\inst22|p~103_combout  & ((\inst22|Add5~10_combout  & (!\inst22|Add6~7 )) # 
// (!\inst22|Add5~10_combout  & ((\inst22|Add6~7 ) # (GND)))))
// \inst22|Add6~9  = CARRY((\inst22|p~103_combout  & (!\inst22|Add5~10_combout  & !\inst22|Add6~7 )) # (!\inst22|p~103_combout  & ((!\inst22|Add6~7 ) # (!\inst22|Add5~10_combout ))))

	.dataa(\inst22|p~103_combout ),
	.datab(\inst22|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add6~7 ),
	.combout(\inst22|Add6~8_combout ),
	.cout(\inst22|Add6~9 ));
// synopsys translate_off
defparam \inst22|Add6~8 .lut_mask = 16'h9617;
defparam \inst22|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add7~6 (
// Equation(s):
// \inst22|Add7~6_combout  = ((\inst22|p~112_combout  $ (\inst22|Add6~8_combout  $ (!\inst22|Add7~5 )))) # (GND)
// \inst22|Add7~7  = CARRY((\inst22|p~112_combout  & ((\inst22|Add6~8_combout ) # (!\inst22|Add7~5 ))) # (!\inst22|p~112_combout  & (\inst22|Add6~8_combout  & !\inst22|Add7~5 )))

	.dataa(\inst22|p~112_combout ),
	.datab(\inst22|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add7~5 ),
	.combout(\inst22|Add7~6_combout ),
	.cout(\inst22|Add7~7 ));
// synopsys translate_off
defparam \inst22|Add7~6 .lut_mask = 16'h698E;
defparam \inst22|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add8~4 (
// Equation(s):
// \inst22|Add8~4_combout  = (\inst22|p~120_combout  & ((\inst22|Add7~6_combout  & (\inst22|Add8~3  & VCC)) # (!\inst22|Add7~6_combout  & (!\inst22|Add8~3 )))) # (!\inst22|p~120_combout  & ((\inst22|Add7~6_combout  & (!\inst22|Add8~3 )) # 
// (!\inst22|Add7~6_combout  & ((\inst22|Add8~3 ) # (GND)))))
// \inst22|Add8~5  = CARRY((\inst22|p~120_combout  & (!\inst22|Add7~6_combout  & !\inst22|Add8~3 )) # (!\inst22|p~120_combout  & ((!\inst22|Add8~3 ) # (!\inst22|Add7~6_combout ))))

	.dataa(\inst22|p~120_combout ),
	.datab(\inst22|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add8~3 ),
	.combout(\inst22|Add8~4_combout ),
	.cout(\inst22|Add8~5 ));
// synopsys translate_off
defparam \inst22|Add8~4 .lut_mask = 16'h9617;
defparam \inst22|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add9~2 (
// Equation(s):
// \inst22|Add9~2_combout  = ((\inst22|p~127_combout  $ (\inst22|Add8~4_combout  $ (!\inst22|Add9~1 )))) # (GND)
// \inst22|Add9~3  = CARRY((\inst22|p~127_combout  & ((\inst22|Add8~4_combout ) # (!\inst22|Add9~1 ))) # (!\inst22|p~127_combout  & (\inst22|Add8~4_combout  & !\inst22|Add9~1 )))

	.dataa(\inst22|p~127_combout ),
	.datab(\inst22|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add9~1 ),
	.combout(\inst22|Add9~2_combout ),
	.cout(\inst22|Add9~3 ));
// synopsys translate_off
defparam \inst22|Add9~2 .lut_mask = 16'h698E;
defparam \inst22|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add10~0 (
// Equation(s):
// \inst22|Add10~0_combout  = (\inst22|p~133_combout  & ((\inst22|Add9~2_combout  & (\inst22|p[11]~136  & VCC)) # (!\inst22|Add9~2_combout  & (!\inst22|p[11]~136 )))) # (!\inst22|p~133_combout  & ((\inst22|Add9~2_combout  & (!\inst22|p[11]~136 )) # 
// (!\inst22|Add9~2_combout  & ((\inst22|p[11]~136 ) # (GND)))))
// \inst22|Add10~1  = CARRY((\inst22|p~133_combout  & (!\inst22|Add9~2_combout  & !\inst22|p[11]~136 )) # (!\inst22|p~133_combout  & ((!\inst22|p[11]~136 ) # (!\inst22|Add9~2_combout ))))

	.dataa(\inst22|p~133_combout ),
	.datab(\inst22|Add9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[11]~136 ),
	.combout(\inst22|Add10~0_combout ),
	.cout(\inst22|Add10~1 ));
// synopsys translate_off
defparam \inst22|Add10~0 .lut_mask = 16'h9617;
defparam \inst22|Add10~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[12]~139 (
// Equation(s):
// \inst22|p[12]~139_combout  = (\inst22|p~138_combout  & (\inst22|Add10~0_combout  $ (VCC))) # (!\inst22|p~138_combout  & (\inst22|Add10~0_combout  & VCC))
// \inst22|p[12]~140  = CARRY((\inst22|p~138_combout  & \inst22|Add10~0_combout ))

	.dataa(\inst22|p~138_combout ),
	.datab(\inst22|Add10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[12]~139_combout ),
	.cout(\inst22|p[12]~140 ));
// synopsys translate_off
defparam \inst22|p[12]~139 .lut_mask = 16'h6688;
defparam \inst22|p[12]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~22 (
// Equation(s):
// \inst12|Add3~22_combout  = (\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add3~21 )) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((\inst12|Add3~21 ) # (GND)))
// \inst12|Add3~23  = CARRY((!\inst12|Add3~21 ) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~21 ),
	.combout(\inst12|Add3~22_combout ),
	.cout(\inst12|Add3~23 ));
// synopsys translate_off
defparam \inst12|Add3~22 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~24 (
// Equation(s):
// \inst12|Add3~24_combout  = (\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & (\inst12|Add3~23  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & (!\inst12|Add3~23  & VCC))
// \inst12|Add3~25  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & !\inst12|Add3~23 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~23 ),
	.combout(\inst12|Add3~24_combout ),
	.cout(\inst12|Add3~25 ));
// synopsys translate_off
defparam \inst12|Add3~24 .lut_mask = 16'hA50A;
defparam \inst12|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~24 (
// Equation(s):
// \inst12|Add1~24_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout  $ (\inst12|Add1~23 )))) # (GND)
// \inst12|Add1~25  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout  & !\inst12|Add1~23 )) # (!\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ) # (!\inst12|Add1~23 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~23 ),
	.combout(\inst12|Add1~24_combout ),
	.cout(\inst12|Add1~25 ));
// synopsys translate_off
defparam \inst12|Add1~24 .lut_mask = 16'h964D;
defparam \inst12|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~22 (
// Equation(s):
// \inst12|Add0~22_combout  = (\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (\inst12|Add0~21  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add0~21 
// )))) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add0~21 )) # (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & ((\inst12|Add0~21 ) # (GND)))))
// \inst12|Add0~23  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & !\inst12|Add0~21 )) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((!\inst12|Add0~21 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~21 ),
	.combout(\inst12|Add0~22_combout ),
	.cout(\inst12|Add0~23 ));
// synopsys translate_off
defparam \inst12|Add0~22 .lut_mask = 16'h9617;
defparam \inst12|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~24 (
// Equation(s):
// \inst12|Add0~24_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout  $ (!\inst12|Add0~23 )))) # (GND)
// \inst12|Add0~25  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ) # (!\inst12|Add0~23 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout  & !\inst12|Add0~23 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~23 ),
	.combout(\inst12|Add0~24_combout ),
	.cout(\inst12|Add0~25 ));
// synopsys translate_off
defparam \inst12|Add0~24 .lut_mask = 16'h698E;
defparam \inst12|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux3~0 (
// Equation(s):
// \inst12|Mux3~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst10|$00000|auto_generated|result_node[12]~0_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~0_combout  & (\inst12|Add1~24_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Add0~24_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst12|Add1~24_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\inst12|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[13]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[13]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [13]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst11|R0|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[13]~2_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst7|$00000|auto_generated|result_node[0]~1_combout )))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & 
// ((\inst7|$00000|auto_generated|result_node[0]~1_combout  & (\inst11|R1|dffs [13])) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|R0|dffs [13])))))

	.dataa(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\inst11|R1|dffs [13]),
	.datac(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datad(\inst11|R0|dffs [13]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[13]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout  & ((\inst11|R3|dffs [13]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout  & (\inst11|R2|dffs [13])))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [13]),
	.datab(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout ),
	.datad(\inst11|R3|dffs [13]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result13w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [13])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [13]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result13w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result13w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[13] .is_wysiwyg = "true";
defparam \inst24|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~141 (
// Equation(s):
// \inst22|p~141_combout  = (\inst25|dffs [0] & \inst24|dffs [13])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~141 .lut_mask = 16'h8888;
defparam \inst22|p~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~137 (
// Equation(s):
// \inst22|p~137_combout  = (\inst25|dffs [1] & \inst24|dffs [12])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~137 .lut_mask = 16'h8888;
defparam \inst22|p~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~132 (
// Equation(s):
// \inst22|p~132_combout  = (\inst25|dffs [2] & \inst24|dffs [11])

	.dataa(\inst25|dffs [2]),
	.datab(\inst24|dffs [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~132 .lut_mask = 16'h8888;
defparam \inst22|p~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~126 (
// Equation(s):
// \inst22|p~126_combout  = (\inst25|dffs [3] & \inst24|dffs [10])

	.dataa(\inst25|dffs [3]),
	.datab(\inst24|dffs [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~126 .lut_mask = 16'h8888;
defparam \inst22|p~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~119 (
// Equation(s):
// \inst22|p~119_combout  = (\inst25|dffs [4] & \inst24|dffs [9])

	.dataa(\inst25|dffs [4]),
	.datab(\inst24|dffs [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~119 .lut_mask = 16'h8888;
defparam \inst22|p~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~111 (
// Equation(s):
// \inst22|p~111_combout  = (\inst25|dffs [5] & \inst24|dffs [8])

	.dataa(\inst25|dffs [5]),
	.datab(\inst24|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~111 .lut_mask = 16'h8888;
defparam \inst22|p~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~102 (
// Equation(s):
// \inst22|p~102_combout  = (\inst25|dffs [6] & \inst24|dffs [7])

	.dataa(\inst25|dffs [6]),
	.datab(\inst24|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~102 .lut_mask = 16'h8888;
defparam \inst22|p~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~92 (
// Equation(s):
// \inst22|p~92_combout  = (\inst25|dffs [7] & \inst24|dffs [6])

	.dataa(\inst25|dffs [7]),
	.datab(\inst24|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~92 .lut_mask = 16'h8888;
defparam \inst22|p~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~81 (
// Equation(s):
// \inst22|p~81_combout  = (\inst25|dffs [8] & \inst24|dffs [5])

	.dataa(\inst25|dffs [8]),
	.datab(\inst24|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~81 .lut_mask = 16'h8888;
defparam \inst22|p~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~69 (
// Equation(s):
// \inst22|p~69_combout  = (\inst25|dffs [9] & \inst24|dffs [4])

	.dataa(\inst25|dffs [9]),
	.datab(\inst24|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~69 .lut_mask = 16'h8888;
defparam \inst22|p~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~56 (
// Equation(s):
// \inst22|p~56_combout  = (\inst25|dffs [10] & \inst24|dffs [3])

	.dataa(\inst25|dffs [10]),
	.datab(\inst24|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~56 .lut_mask = 16'h8888;
defparam \inst22|p~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~42 (
// Equation(s):
// \inst22|p~42_combout  = (\inst25|dffs [11] & \inst24|dffs [2])

	.dataa(\inst25|dffs [11]),
	.datab(\inst24|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~42 .lut_mask = 16'h8888;
defparam \inst22|p~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~14 (
// Equation(s):
// \inst22|p~14_combout  = (\inst25|dffs [12] & \inst24|dffs [1])

	.dataa(\inst25|dffs [12]),
	.datab(\inst24|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~14 .lut_mask = 16'h8888;
defparam \inst22|p~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[13] .is_wysiwyg = "true";
defparam \inst25|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~15 (
// Equation(s):
// \inst22|p~15_combout  = (\inst25|dffs [13] & \inst24|dffs [0])

	.dataa(\inst25|dffs [13]),
	.datab(\inst24|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~15 .lut_mask = 16'h8888;
defparam \inst22|p~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~22 (
// Equation(s):
// \inst22|Add0~22_combout  = ((\inst22|p~14_combout  $ (\inst22|p~15_combout  $ (!\inst22|Add0~21 )))) # (GND)
// \inst22|Add0~23  = CARRY((\inst22|p~14_combout  & ((\inst22|p~15_combout ) # (!\inst22|Add0~21 ))) # (!\inst22|p~14_combout  & (\inst22|p~15_combout  & !\inst22|Add0~21 )))

	.dataa(\inst22|p~14_combout ),
	.datab(\inst22|p~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~21 ),
	.combout(\inst22|Add0~22_combout ),
	.cout(\inst22|Add0~23 ));
// synopsys translate_off
defparam \inst22|Add0~22 .lut_mask = 16'h698E;
defparam \inst22|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~20 (
// Equation(s):
// \inst22|Add1~20_combout  = (\inst22|p~42_combout  & ((\inst22|Add0~22_combout  & (\inst22|Add1~19  & VCC)) # (!\inst22|Add0~22_combout  & (!\inst22|Add1~19 )))) # (!\inst22|p~42_combout  & ((\inst22|Add0~22_combout  & (!\inst22|Add1~19 )) # 
// (!\inst22|Add0~22_combout  & ((\inst22|Add1~19 ) # (GND)))))
// \inst22|Add1~21  = CARRY((\inst22|p~42_combout  & (!\inst22|Add0~22_combout  & !\inst22|Add1~19 )) # (!\inst22|p~42_combout  & ((!\inst22|Add1~19 ) # (!\inst22|Add0~22_combout ))))

	.dataa(\inst22|p~42_combout ),
	.datab(\inst22|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add1~19 ),
	.combout(\inst22|Add1~20_combout ),
	.cout(\inst22|Add1~21 ));
// synopsys translate_off
defparam \inst22|Add1~20 .lut_mask = 16'h9617;
defparam \inst22|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~18 (
// Equation(s):
// \inst22|Add2~18_combout  = ((\inst22|p~56_combout  $ (\inst22|Add1~20_combout  $ (!\inst22|Add2~17 )))) # (GND)
// \inst22|Add2~19  = CARRY((\inst22|p~56_combout  & ((\inst22|Add1~20_combout ) # (!\inst22|Add2~17 ))) # (!\inst22|p~56_combout  & (\inst22|Add1~20_combout  & !\inst22|Add2~17 )))

	.dataa(\inst22|p~56_combout ),
	.datab(\inst22|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add2~17 ),
	.combout(\inst22|Add2~18_combout ),
	.cout(\inst22|Add2~19 ));
// synopsys translate_off
defparam \inst22|Add2~18 .lut_mask = 16'h698E;
defparam \inst22|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add3~16 (
// Equation(s):
// \inst22|Add3~16_combout  = (\inst22|p~69_combout  & ((\inst22|Add2~18_combout  & (\inst22|Add3~15  & VCC)) # (!\inst22|Add2~18_combout  & (!\inst22|Add3~15 )))) # (!\inst22|p~69_combout  & ((\inst22|Add2~18_combout  & (!\inst22|Add3~15 )) # 
// (!\inst22|Add2~18_combout  & ((\inst22|Add3~15 ) # (GND)))))
// \inst22|Add3~17  = CARRY((\inst22|p~69_combout  & (!\inst22|Add2~18_combout  & !\inst22|Add3~15 )) # (!\inst22|p~69_combout  & ((!\inst22|Add3~15 ) # (!\inst22|Add2~18_combout ))))

	.dataa(\inst22|p~69_combout ),
	.datab(\inst22|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add3~15 ),
	.combout(\inst22|Add3~16_combout ),
	.cout(\inst22|Add3~17 ));
// synopsys translate_off
defparam \inst22|Add3~16 .lut_mask = 16'h9617;
defparam \inst22|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add4~14 (
// Equation(s):
// \inst22|Add4~14_combout  = ((\inst22|p~81_combout  $ (\inst22|Add3~16_combout  $ (!\inst22|Add4~13 )))) # (GND)
// \inst22|Add4~15  = CARRY((\inst22|p~81_combout  & ((\inst22|Add3~16_combout ) # (!\inst22|Add4~13 ))) # (!\inst22|p~81_combout  & (\inst22|Add3~16_combout  & !\inst22|Add4~13 )))

	.dataa(\inst22|p~81_combout ),
	.datab(\inst22|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add4~13 ),
	.combout(\inst22|Add4~14_combout ),
	.cout(\inst22|Add4~15 ));
// synopsys translate_off
defparam \inst22|Add4~14 .lut_mask = 16'h698E;
defparam \inst22|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add5~12 (
// Equation(s):
// \inst22|Add5~12_combout  = (\inst22|p~92_combout  & ((\inst22|Add4~14_combout  & (\inst22|Add5~11  & VCC)) # (!\inst22|Add4~14_combout  & (!\inst22|Add5~11 )))) # (!\inst22|p~92_combout  & ((\inst22|Add4~14_combout  & (!\inst22|Add5~11 )) # 
// (!\inst22|Add4~14_combout  & ((\inst22|Add5~11 ) # (GND)))))
// \inst22|Add5~13  = CARRY((\inst22|p~92_combout  & (!\inst22|Add4~14_combout  & !\inst22|Add5~11 )) # (!\inst22|p~92_combout  & ((!\inst22|Add5~11 ) # (!\inst22|Add4~14_combout ))))

	.dataa(\inst22|p~92_combout ),
	.datab(\inst22|Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add5~11 ),
	.combout(\inst22|Add5~12_combout ),
	.cout(\inst22|Add5~13 ));
// synopsys translate_off
defparam \inst22|Add5~12 .lut_mask = 16'h9617;
defparam \inst22|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add6~10 (
// Equation(s):
// \inst22|Add6~10_combout  = ((\inst22|p~102_combout  $ (\inst22|Add5~12_combout  $ (!\inst22|Add6~9 )))) # (GND)
// \inst22|Add6~11  = CARRY((\inst22|p~102_combout  & ((\inst22|Add5~12_combout ) # (!\inst22|Add6~9 ))) # (!\inst22|p~102_combout  & (\inst22|Add5~12_combout  & !\inst22|Add6~9 )))

	.dataa(\inst22|p~102_combout ),
	.datab(\inst22|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add6~9 ),
	.combout(\inst22|Add6~10_combout ),
	.cout(\inst22|Add6~11 ));
// synopsys translate_off
defparam \inst22|Add6~10 .lut_mask = 16'h698E;
defparam \inst22|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add7~8 (
// Equation(s):
// \inst22|Add7~8_combout  = (\inst22|p~111_combout  & ((\inst22|Add6~10_combout  & (\inst22|Add7~7  & VCC)) # (!\inst22|Add6~10_combout  & (!\inst22|Add7~7 )))) # (!\inst22|p~111_combout  & ((\inst22|Add6~10_combout  & (!\inst22|Add7~7 )) # 
// (!\inst22|Add6~10_combout  & ((\inst22|Add7~7 ) # (GND)))))
// \inst22|Add7~9  = CARRY((\inst22|p~111_combout  & (!\inst22|Add6~10_combout  & !\inst22|Add7~7 )) # (!\inst22|p~111_combout  & ((!\inst22|Add7~7 ) # (!\inst22|Add6~10_combout ))))

	.dataa(\inst22|p~111_combout ),
	.datab(\inst22|Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add7~7 ),
	.combout(\inst22|Add7~8_combout ),
	.cout(\inst22|Add7~9 ));
// synopsys translate_off
defparam \inst22|Add7~8 .lut_mask = 16'h9617;
defparam \inst22|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add8~6 (
// Equation(s):
// \inst22|Add8~6_combout  = ((\inst22|p~119_combout  $ (\inst22|Add7~8_combout  $ (!\inst22|Add8~5 )))) # (GND)
// \inst22|Add8~7  = CARRY((\inst22|p~119_combout  & ((\inst22|Add7~8_combout ) # (!\inst22|Add8~5 ))) # (!\inst22|p~119_combout  & (\inst22|Add7~8_combout  & !\inst22|Add8~5 )))

	.dataa(\inst22|p~119_combout ),
	.datab(\inst22|Add7~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add8~5 ),
	.combout(\inst22|Add8~6_combout ),
	.cout(\inst22|Add8~7 ));
// synopsys translate_off
defparam \inst22|Add8~6 .lut_mask = 16'h698E;
defparam \inst22|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add9~4 (
// Equation(s):
// \inst22|Add9~4_combout  = (\inst22|p~126_combout  & ((\inst22|Add8~6_combout  & (\inst22|Add9~3  & VCC)) # (!\inst22|Add8~6_combout  & (!\inst22|Add9~3 )))) # (!\inst22|p~126_combout  & ((\inst22|Add8~6_combout  & (!\inst22|Add9~3 )) # 
// (!\inst22|Add8~6_combout  & ((\inst22|Add9~3 ) # (GND)))))
// \inst22|Add9~5  = CARRY((\inst22|p~126_combout  & (!\inst22|Add8~6_combout  & !\inst22|Add9~3 )) # (!\inst22|p~126_combout  & ((!\inst22|Add9~3 ) # (!\inst22|Add8~6_combout ))))

	.dataa(\inst22|p~126_combout ),
	.datab(\inst22|Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add9~3 ),
	.combout(\inst22|Add9~4_combout ),
	.cout(\inst22|Add9~5 ));
// synopsys translate_off
defparam \inst22|Add9~4 .lut_mask = 16'h9617;
defparam \inst22|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add10~2 (
// Equation(s):
// \inst22|Add10~2_combout  = ((\inst22|p~132_combout  $ (\inst22|Add9~4_combout  $ (!\inst22|Add10~1 )))) # (GND)
// \inst22|Add10~3  = CARRY((\inst22|p~132_combout  & ((\inst22|Add9~4_combout ) # (!\inst22|Add10~1 ))) # (!\inst22|p~132_combout  & (\inst22|Add9~4_combout  & !\inst22|Add10~1 )))

	.dataa(\inst22|p~132_combout ),
	.datab(\inst22|Add9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add10~1 ),
	.combout(\inst22|Add10~2_combout ),
	.cout(\inst22|Add10~3 ));
// synopsys translate_off
defparam \inst22|Add10~2 .lut_mask = 16'h698E;
defparam \inst22|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add11~0 (
// Equation(s):
// \inst22|Add11~0_combout  = (\inst22|p~137_combout  & ((\inst22|Add10~2_combout  & (\inst22|p[12]~140  & VCC)) # (!\inst22|Add10~2_combout  & (!\inst22|p[12]~140 )))) # (!\inst22|p~137_combout  & ((\inst22|Add10~2_combout  & (!\inst22|p[12]~140 )) # 
// (!\inst22|Add10~2_combout  & ((\inst22|p[12]~140 ) # (GND)))))
// \inst22|Add11~1  = CARRY((\inst22|p~137_combout  & (!\inst22|Add10~2_combout  & !\inst22|p[12]~140 )) # (!\inst22|p~137_combout  & ((!\inst22|p[12]~140 ) # (!\inst22|Add10~2_combout ))))

	.dataa(\inst22|p~137_combout ),
	.datab(\inst22|Add10~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[12]~140 ),
	.combout(\inst22|Add11~0_combout ),
	.cout(\inst22|Add11~1 ));
// synopsys translate_off
defparam \inst22|Add11~0 .lut_mask = 16'h9617;
defparam \inst22|Add11~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p[13]~142 (
// Equation(s):
// \inst22|p[13]~142_combout  = (\inst22|p~141_combout  & (\inst22|Add11~0_combout  $ (VCC))) # (!\inst22|p~141_combout  & (\inst22|Add11~0_combout  & VCC))
// \inst22|p[13]~143  = CARRY((\inst22|p~141_combout  & \inst22|Add11~0_combout ))

	.dataa(\inst22|p~141_combout ),
	.datab(\inst22|Add11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|p[13]~142_combout ),
	.cout(\inst22|p[13]~143 ));
// synopsys translate_off
defparam \inst22|p[13]~142 .lut_mask = 16'h6688;
defparam \inst22|p[13]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~24 (
// Equation(s):
// \inst12|Add4~24_combout  = (\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & ((GND) # (!\inst12|Add4~23 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & (\inst12|Add4~23  $ (GND)))
// \inst12|Add4~25  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ) # (!\inst12|Add4~23 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~23 ),
	.combout(\inst12|Add4~24_combout ),
	.cout(\inst12|Add4~25 ));
// synopsys translate_off
defparam \inst12|Add4~24 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~26 (
// Equation(s):
// \inst12|Add4~26_combout  = (\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & (\inst12|Add4~25  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add4~25 ))
// \inst12|Add4~27  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & !\inst12|Add4~25 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~25 ),
	.combout(\inst12|Add4~26_combout ),
	.cout(\inst12|Add4~27 ));
// synopsys translate_off
defparam \inst12|Add4~26 .lut_mask = 16'hA505;
defparam \inst12|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~26 (
// Equation(s):
// \inst12|Add3~26_combout  = (\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add3~25 )) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((\inst12|Add3~25 ) # (GND)))
// \inst12|Add3~27  = CARRY((!\inst12|Add3~25 ) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~25 ),
	.combout(\inst12|Add3~26_combout ),
	.cout(\inst12|Add3~27 ));
// synopsys translate_off
defparam \inst12|Add3~26 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~0 (
// Equation(s):
// \inst22|p~0_combout  = (\inst25|dffs [1] & \inst24|dffs [13])

	.dataa(\inst25|dffs [1]),
	.datab(\inst24|dffs [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~0 .lut_mask = 16'h8888;
defparam \inst22|p~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~1 (
// Equation(s):
// \inst22|p~1_combout  = (\inst24|dffs [12] & \inst25|dffs [2])

	.dataa(\inst24|dffs [12]),
	.datab(\inst25|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~1 .lut_mask = 16'h8888;
defparam \inst22|p~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~2 (
// Equation(s):
// \inst22|p~2_combout  = (\inst24|dffs [11] & \inst25|dffs [3])

	.dataa(\inst24|dffs [11]),
	.datab(\inst25|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~2 .lut_mask = 16'h8888;
defparam \inst22|p~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~3 (
// Equation(s):
// \inst22|p~3_combout  = (\inst24|dffs [10] & \inst25|dffs [4])

	.dataa(\inst24|dffs [10]),
	.datab(\inst25|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~3 .lut_mask = 16'h8888;
defparam \inst22|p~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~4 (
// Equation(s):
// \inst22|p~4_combout  = (\inst24|dffs [9] & \inst25|dffs [5])

	.dataa(\inst24|dffs [9]),
	.datab(\inst25|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~4 .lut_mask = 16'h8888;
defparam \inst22|p~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~5 (
// Equation(s):
// \inst22|p~5_combout  = (\inst24|dffs [8] & \inst25|dffs [6])

	.dataa(\inst24|dffs [8]),
	.datab(\inst25|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~5 .lut_mask = 16'h8888;
defparam \inst22|p~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~6 (
// Equation(s):
// \inst22|p~6_combout  = (\inst24|dffs [7] & \inst25|dffs [7])

	.dataa(\inst24|dffs [7]),
	.datab(\inst25|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~6 .lut_mask = 16'h8888;
defparam \inst22|p~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~7 (
// Equation(s):
// \inst22|p~7_combout  = (\inst24|dffs [6] & \inst25|dffs [8])

	.dataa(\inst24|dffs [6]),
	.datab(\inst25|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~7 .lut_mask = 16'h8888;
defparam \inst22|p~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~8 (
// Equation(s):
// \inst22|p~8_combout  = (\inst24|dffs [5] & \inst25|dffs [9])

	.dataa(\inst24|dffs [5]),
	.datab(\inst25|dffs [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~8 .lut_mask = 16'h8888;
defparam \inst22|p~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~9 (
// Equation(s):
// \inst22|p~9_combout  = (\inst24|dffs [4] & \inst25|dffs [10])

	.dataa(\inst24|dffs [4]),
	.datab(\inst25|dffs [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~9 .lut_mask = 16'h8888;
defparam \inst22|p~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~10 (
// Equation(s):
// \inst22|p~10_combout  = (\inst24|dffs [3] & \inst25|dffs [11])

	.dataa(\inst24|dffs [3]),
	.datab(\inst25|dffs [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~10 .lut_mask = 16'h8888;
defparam \inst22|p~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~11 (
// Equation(s):
// \inst22|p~11_combout  = (\inst24|dffs [2] & \inst25|dffs [12])

	.dataa(\inst24|dffs [2]),
	.datab(\inst25|dffs [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~11 .lut_mask = 16'h8888;
defparam \inst22|p~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~12 (
// Equation(s):
// \inst22|p~12_combout  = (\inst24|dffs [1] & \inst25|dffs [13])

	.dataa(\inst24|dffs [1]),
	.datab(\inst25|dffs [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~12 .lut_mask = 16'h8888;
defparam \inst22|p~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[14] .is_wysiwyg = "true";
defparam \inst25|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~13 (
// Equation(s):
// \inst22|p~13_combout  = (\inst24|dffs [0] & \inst25|dffs [14])

	.dataa(\inst24|dffs [0]),
	.datab(\inst25|dffs [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~13 .lut_mask = 16'h8888;
defparam \inst22|p~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~24 (
// Equation(s):
// \inst22|Add0~24_combout  = (\inst22|p~12_combout  & ((\inst22|p~13_combout  & (\inst22|Add0~23  & VCC)) # (!\inst22|p~13_combout  & (!\inst22|Add0~23 )))) # (!\inst22|p~12_combout  & ((\inst22|p~13_combout  & (!\inst22|Add0~23 )) # (!\inst22|p~13_combout  
// & ((\inst22|Add0~23 ) # (GND)))))
// \inst22|Add0~25  = CARRY((\inst22|p~12_combout  & (!\inst22|p~13_combout  & !\inst22|Add0~23 )) # (!\inst22|p~12_combout  & ((!\inst22|Add0~23 ) # (!\inst22|p~13_combout ))))

	.dataa(\inst22|p~12_combout ),
	.datab(\inst22|p~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add0~23 ),
	.combout(\inst22|Add0~24_combout ),
	.cout(\inst22|Add0~25 ));
// synopsys translate_off
defparam \inst22|Add0~24 .lut_mask = 16'h9617;
defparam \inst22|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~22 (
// Equation(s):
// \inst22|Add1~22_combout  = ((\inst22|p~11_combout  $ (\inst22|Add0~24_combout  $ (!\inst22|Add1~21 )))) # (GND)
// \inst22|Add1~23  = CARRY((\inst22|p~11_combout  & ((\inst22|Add0~24_combout ) # (!\inst22|Add1~21 ))) # (!\inst22|p~11_combout  & (\inst22|Add0~24_combout  & !\inst22|Add1~21 )))

	.dataa(\inst22|p~11_combout ),
	.datab(\inst22|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add1~21 ),
	.combout(\inst22|Add1~22_combout ),
	.cout(\inst22|Add1~23 ));
// synopsys translate_off
defparam \inst22|Add1~22 .lut_mask = 16'h698E;
defparam \inst22|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~20 (
// Equation(s):
// \inst22|Add2~20_combout  = (\inst22|p~10_combout  & ((\inst22|Add1~22_combout  & (\inst22|Add2~19  & VCC)) # (!\inst22|Add1~22_combout  & (!\inst22|Add2~19 )))) # (!\inst22|p~10_combout  & ((\inst22|Add1~22_combout  & (!\inst22|Add2~19 )) # 
// (!\inst22|Add1~22_combout  & ((\inst22|Add2~19 ) # (GND)))))
// \inst22|Add2~21  = CARRY((\inst22|p~10_combout  & (!\inst22|Add1~22_combout  & !\inst22|Add2~19 )) # (!\inst22|p~10_combout  & ((!\inst22|Add2~19 ) # (!\inst22|Add1~22_combout ))))

	.dataa(\inst22|p~10_combout ),
	.datab(\inst22|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add2~19 ),
	.combout(\inst22|Add2~20_combout ),
	.cout(\inst22|Add2~21 ));
// synopsys translate_off
defparam \inst22|Add2~20 .lut_mask = 16'h9617;
defparam \inst22|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add3~18 (
// Equation(s):
// \inst22|Add3~18_combout  = ((\inst22|p~9_combout  $ (\inst22|Add2~20_combout  $ (!\inst22|Add3~17 )))) # (GND)
// \inst22|Add3~19  = CARRY((\inst22|p~9_combout  & ((\inst22|Add2~20_combout ) # (!\inst22|Add3~17 ))) # (!\inst22|p~9_combout  & (\inst22|Add2~20_combout  & !\inst22|Add3~17 )))

	.dataa(\inst22|p~9_combout ),
	.datab(\inst22|Add2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add3~17 ),
	.combout(\inst22|Add3~18_combout ),
	.cout(\inst22|Add3~19 ));
// synopsys translate_off
defparam \inst22|Add3~18 .lut_mask = 16'h698E;
defparam \inst22|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add4~16 (
// Equation(s):
// \inst22|Add4~16_combout  = (\inst22|p~8_combout  & ((\inst22|Add3~18_combout  & (\inst22|Add4~15  & VCC)) # (!\inst22|Add3~18_combout  & (!\inst22|Add4~15 )))) # (!\inst22|p~8_combout  & ((\inst22|Add3~18_combout  & (!\inst22|Add4~15 )) # 
// (!\inst22|Add3~18_combout  & ((\inst22|Add4~15 ) # (GND)))))
// \inst22|Add4~17  = CARRY((\inst22|p~8_combout  & (!\inst22|Add3~18_combout  & !\inst22|Add4~15 )) # (!\inst22|p~8_combout  & ((!\inst22|Add4~15 ) # (!\inst22|Add3~18_combout ))))

	.dataa(\inst22|p~8_combout ),
	.datab(\inst22|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add4~15 ),
	.combout(\inst22|Add4~16_combout ),
	.cout(\inst22|Add4~17 ));
// synopsys translate_off
defparam \inst22|Add4~16 .lut_mask = 16'h9617;
defparam \inst22|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add5~14 (
// Equation(s):
// \inst22|Add5~14_combout  = ((\inst22|p~7_combout  $ (\inst22|Add4~16_combout  $ (!\inst22|Add5~13 )))) # (GND)
// \inst22|Add5~15  = CARRY((\inst22|p~7_combout  & ((\inst22|Add4~16_combout ) # (!\inst22|Add5~13 ))) # (!\inst22|p~7_combout  & (\inst22|Add4~16_combout  & !\inst22|Add5~13 )))

	.dataa(\inst22|p~7_combout ),
	.datab(\inst22|Add4~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add5~13 ),
	.combout(\inst22|Add5~14_combout ),
	.cout(\inst22|Add5~15 ));
// synopsys translate_off
defparam \inst22|Add5~14 .lut_mask = 16'h698E;
defparam \inst22|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add6~12 (
// Equation(s):
// \inst22|Add6~12_combout  = (\inst22|p~6_combout  & ((\inst22|Add5~14_combout  & (\inst22|Add6~11  & VCC)) # (!\inst22|Add5~14_combout  & (!\inst22|Add6~11 )))) # (!\inst22|p~6_combout  & ((\inst22|Add5~14_combout  & (!\inst22|Add6~11 )) # 
// (!\inst22|Add5~14_combout  & ((\inst22|Add6~11 ) # (GND)))))
// \inst22|Add6~13  = CARRY((\inst22|p~6_combout  & (!\inst22|Add5~14_combout  & !\inst22|Add6~11 )) # (!\inst22|p~6_combout  & ((!\inst22|Add6~11 ) # (!\inst22|Add5~14_combout ))))

	.dataa(\inst22|p~6_combout ),
	.datab(\inst22|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add6~11 ),
	.combout(\inst22|Add6~12_combout ),
	.cout(\inst22|Add6~13 ));
// synopsys translate_off
defparam \inst22|Add6~12 .lut_mask = 16'h9617;
defparam \inst22|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add7~10 (
// Equation(s):
// \inst22|Add7~10_combout  = ((\inst22|p~5_combout  $ (\inst22|Add6~12_combout  $ (!\inst22|Add7~9 )))) # (GND)
// \inst22|Add7~11  = CARRY((\inst22|p~5_combout  & ((\inst22|Add6~12_combout ) # (!\inst22|Add7~9 ))) # (!\inst22|p~5_combout  & (\inst22|Add6~12_combout  & !\inst22|Add7~9 )))

	.dataa(\inst22|p~5_combout ),
	.datab(\inst22|Add6~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add7~9 ),
	.combout(\inst22|Add7~10_combout ),
	.cout(\inst22|Add7~11 ));
// synopsys translate_off
defparam \inst22|Add7~10 .lut_mask = 16'h698E;
defparam \inst22|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add8~8 (
// Equation(s):
// \inst22|Add8~8_combout  = (\inst22|p~4_combout  & ((\inst22|Add7~10_combout  & (\inst22|Add8~7  & VCC)) # (!\inst22|Add7~10_combout  & (!\inst22|Add8~7 )))) # (!\inst22|p~4_combout  & ((\inst22|Add7~10_combout  & (!\inst22|Add8~7 )) # 
// (!\inst22|Add7~10_combout  & ((\inst22|Add8~7 ) # (GND)))))
// \inst22|Add8~9  = CARRY((\inst22|p~4_combout  & (!\inst22|Add7~10_combout  & !\inst22|Add8~7 )) # (!\inst22|p~4_combout  & ((!\inst22|Add8~7 ) # (!\inst22|Add7~10_combout ))))

	.dataa(\inst22|p~4_combout ),
	.datab(\inst22|Add7~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add8~7 ),
	.combout(\inst22|Add8~8_combout ),
	.cout(\inst22|Add8~9 ));
// synopsys translate_off
defparam \inst22|Add8~8 .lut_mask = 16'h9617;
defparam \inst22|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add9~6 (
// Equation(s):
// \inst22|Add9~6_combout  = ((\inst22|p~3_combout  $ (\inst22|Add8~8_combout  $ (!\inst22|Add9~5 )))) # (GND)
// \inst22|Add9~7  = CARRY((\inst22|p~3_combout  & ((\inst22|Add8~8_combout ) # (!\inst22|Add9~5 ))) # (!\inst22|p~3_combout  & (\inst22|Add8~8_combout  & !\inst22|Add9~5 )))

	.dataa(\inst22|p~3_combout ),
	.datab(\inst22|Add8~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add9~5 ),
	.combout(\inst22|Add9~6_combout ),
	.cout(\inst22|Add9~7 ));
// synopsys translate_off
defparam \inst22|Add9~6 .lut_mask = 16'h698E;
defparam \inst22|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add10~4 (
// Equation(s):
// \inst22|Add10~4_combout  = (\inst22|p~2_combout  & ((\inst22|Add9~6_combout  & (\inst22|Add10~3  & VCC)) # (!\inst22|Add9~6_combout  & (!\inst22|Add10~3 )))) # (!\inst22|p~2_combout  & ((\inst22|Add9~6_combout  & (!\inst22|Add10~3 )) # 
// (!\inst22|Add9~6_combout  & ((\inst22|Add10~3 ) # (GND)))))
// \inst22|Add10~5  = CARRY((\inst22|p~2_combout  & (!\inst22|Add9~6_combout  & !\inst22|Add10~3 )) # (!\inst22|p~2_combout  & ((!\inst22|Add10~3 ) # (!\inst22|Add9~6_combout ))))

	.dataa(\inst22|p~2_combout ),
	.datab(\inst22|Add9~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add10~3 ),
	.combout(\inst22|Add10~4_combout ),
	.cout(\inst22|Add10~5 ));
// synopsys translate_off
defparam \inst22|Add10~4 .lut_mask = 16'h9617;
defparam \inst22|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add11~2 (
// Equation(s):
// \inst22|Add11~2_combout  = ((\inst22|p~1_combout  $ (\inst22|Add10~4_combout  $ (!\inst22|Add11~1 )))) # (GND)
// \inst22|Add11~3  = CARRY((\inst22|p~1_combout  & ((\inst22|Add10~4_combout ) # (!\inst22|Add11~1 ))) # (!\inst22|p~1_combout  & (\inst22|Add10~4_combout  & !\inst22|Add11~1 )))

	.dataa(\inst22|p~1_combout ),
	.datab(\inst22|Add10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|Add11~1 ),
	.combout(\inst22|Add11~2_combout ),
	.cout(\inst22|Add11~3 ));
// synopsys translate_off
defparam \inst22|Add11~2 .lut_mask = 16'h698E;
defparam \inst22|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add12~0 (
// Equation(s):
// \inst22|Add12~0_combout  = (\inst22|p~0_combout  & ((\inst22|Add11~2_combout  & (\inst22|p[13]~143  & VCC)) # (!\inst22|Add11~2_combout  & (!\inst22|p[13]~143 )))) # (!\inst22|p~0_combout  & ((\inst22|Add11~2_combout  & (!\inst22|p[13]~143 )) # 
// (!\inst22|Add11~2_combout  & ((\inst22|p[13]~143 ) # (GND)))))
// \inst22|Add12~1  = CARRY((\inst22|p~0_combout  & (!\inst22|Add11~2_combout  & !\inst22|p[13]~143 )) # (!\inst22|p~0_combout  & ((!\inst22|p[13]~143 ) # (!\inst22|Add11~2_combout ))))

	.dataa(\inst22|p~0_combout ),
	.datab(\inst22|Add11~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|p[13]~143 ),
	.combout(\inst22|Add12~0_combout ),
	.cout(\inst22|Add12~1 ));
// synopsys translate_off
defparam \inst22|Add12~0 .lut_mask = 16'h9617;
defparam \inst22|Add12~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~28 (
// Equation(s):
// \inst12|Add4~28_combout  = (\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & ((GND) # (!\inst12|Add4~27 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & (\inst12|Add4~27  $ (GND)))
// \inst12|Add4~29  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ) # (!\inst12|Add4~27 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~27 ),
	.combout(\inst12|Add4~28_combout ),
	.cout(\inst12|Add4~29 ));
// synopsys translate_off
defparam \inst12|Add4~28 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~28 (
// Equation(s):
// \inst12|Add3~28_combout  = (\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & (\inst12|Add3~27  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & (!\inst12|Add3~27  & VCC))
// \inst12|Add3~29  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & !\inst12|Add3~27 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~27 ),
	.combout(\inst12|Add3~28_combout ),
	.cout(\inst12|Add3~29 ));
// synopsys translate_off
defparam \inst12|Add3~28 .lut_mask = 16'hA50A;
defparam \inst12|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|R2|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[15] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst10|$00000|auto_generated|result_node[0]~9_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~9_combout  & (\inst11|R1|dffs [15])) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|R0|dffs [15])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datab(\inst11|R1|dffs [15]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datad(\inst11|R0|dffs [15]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout  & ((\inst11|R3|dffs [15]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout  & (\inst11|R2|dffs [15])))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [15]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout ),
	.datad(\inst11|R3|dffs [15]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result15w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [15])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [15]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result15w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result15w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R1|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[14] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [14]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst11|R0|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[14]~1_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst7|$00000|auto_generated|result_node[1]~0_combout )))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & 
// ((\inst7|$00000|auto_generated|result_node[1]~0_combout  & (\inst11|R2|dffs [14])) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|R0|dffs [14])))))

	.dataa(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst11|R2|dffs [14]),
	.datac(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\inst11|R0|dffs [14]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout  & ((\inst11|R3|dffs [14]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout  & (\inst11|R1|dffs [14])))) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [14]),
	.datab(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout ),
	.datad(\inst11|R3|dffs [14]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result14w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result14w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [14])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [14]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result14w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result14w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~26 (
// Equation(s):
// \inst12|Add1~26_combout  = (\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add1~25 )) # (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & ((\inst12|Add1~25 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (\inst12|Add1~25  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add1~25 ))))
// \inst12|Add1~27  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((!\inst12|Add1~25 ) # (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & !\inst12|Add1~25 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~25 ),
	.combout(\inst12|Add1~26_combout ),
	.cout(\inst12|Add1~27 ));
// synopsys translate_off
defparam \inst12|Add1~26 .lut_mask = 16'h692B;
defparam \inst12|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~28 (
// Equation(s):
// \inst12|Add1~28_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout  $ (\inst12|Add1~27 )))) # (GND)
// \inst12|Add1~29  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout  & !\inst12|Add1~27 )) # (!\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ) # (!\inst12|Add1~27 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~27 ),
	.combout(\inst12|Add1~28_combout ),
	.cout(\inst12|Add1~29 ));
// synopsys translate_off
defparam \inst12|Add1~28 .lut_mask = 16'h964D;
defparam \inst12|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~26 (
// Equation(s):
// \inst12|Add0~26_combout  = (\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (\inst12|Add0~25  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add0~25 
// )))) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add0~25 )) # (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & ((\inst12|Add0~25 ) # (GND)))))
// \inst12|Add0~27  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & !\inst12|Add0~25 )) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((!\inst12|Add0~25 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~25 ),
	.combout(\inst12|Add0~26_combout ),
	.cout(\inst12|Add0~27 ));
// synopsys translate_off
defparam \inst12|Add0~26 .lut_mask = 16'h9617;
defparam \inst12|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~28 (
// Equation(s):
// \inst12|Add0~28_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout  $ (!\inst12|Add0~27 )))) # (GND)
// \inst12|Add0~29  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ) # (!\inst12|Add0~27 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout  & !\inst12|Add0~27 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~27 ),
	.combout(\inst12|Add0~28_combout ),
	.cout(\inst12|Add0~29 ));
// synopsys translate_off
defparam \inst12|Add0~28 .lut_mask = 16'h698E;
defparam \inst12|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux1~0 (
// Equation(s):
// \inst12|Mux1~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((!\inst10|$00000|auto_generated|result_node[12]~0_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~0_combout  & (\inst12|Add1~28_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Add0~28_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst12|Add1~28_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\inst12|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~0 .lut_mask = 16'h4F4A;
defparam \inst12|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux1~1 (
// Equation(s):
// \inst12|Mux1~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Mux1~0_combout  & (\inst12|Add3~28_combout )) # (!\inst12|Mux1~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ))))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst12|Mux1~0_combout ))))

	.dataa(\inst12|Add3~28_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.datad(\inst12|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~1 .lut_mask = 16'hBBC0;
defparam \inst12|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux1~2 (
// Equation(s):
// \inst12|Mux1~2_combout  = (\inst12|Mux4~4_combout  & (\inst12|Mux4~9_combout )) # (!\inst12|Mux4~4_combout  & ((\inst12|Mux4~9_combout  & ((\inst12|Mux1~1_combout ))) # (!\inst12|Mux4~9_combout  & (\inst12|Add4~28_combout ))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst12|Mux4~9_combout ),
	.datac(\inst12|Add4~28_combout ),
	.datad(\inst12|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~2 .lut_mask = 16'hDC98;
defparam \inst12|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[14] .is_wysiwyg = "true";
defparam \inst24|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux1~3 (
// Equation(s):
// \inst12|Mux1~3_combout  = (\inst12|Mux4~9_combout  & (\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout )) # (!\inst12|Mux4~9_combout  & (((!\inst25|dffs [0]) # (!\inst24|dffs [14]))))

	.dataa(\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ),
	.datab(\inst12|Mux4~9_combout ),
	.datac(\inst24|dffs [14]),
	.datad(\inst25|dffs [0]),
	.cin(gnd),
	.combout(\inst12|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~3 .lut_mask = 16'h8BBB;
defparam \inst12|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux1~4 (
// Equation(s):
// \inst12|Mux1~4_combout  = (\inst12|Mux4~4_combout  & (\inst12|Mux1~3_combout  $ (((!\inst22|Add12~0_combout  & !\inst12|Mux1~2_combout ))))) # (!\inst12|Mux4~4_combout  & (((\inst12|Mux1~2_combout ))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst22|Add12~0_combout ),
	.datac(\inst12|Mux1~2_combout ),
	.datad(\inst12|Mux1~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~4 .lut_mask = 16'hF852;
defparam \inst12|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[14]~1 (
// Equation(s):
// \inst11|R0|dffs[14]~1_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [14]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux1~4_combout ))

	.dataa(\inst12|Mux1~4_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[14]~1 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst10|$00000|auto_generated|result_node[1]~8_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~8_combout  & (\inst11|R2|dffs [14])) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|R0|dffs [14])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datab(\inst11|R2|dffs [14]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datad(\inst11|R0|dffs [14]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout  & ((\inst11|R3|dffs [14]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout  & (\inst11|R1|dffs [14])))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [14]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout ),
	.datad(\inst11|R3|dffs [14]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result14w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [14])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [14]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result14w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result14w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux2~0 (
// Equation(s):
// \inst12|Mux2~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((!\inst10|$00000|auto_generated|result_node[12]~0_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~0_combout  & (\inst12|Add1~26_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Add0~26_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst12|Add1~26_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\inst12|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~0 .lut_mask = 16'h4F4A;
defparam \inst12|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux2~1 (
// Equation(s):
// \inst12|Mux2~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Mux2~0_combout  & (\inst12|Add3~26_combout )) # (!\inst12|Mux2~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ))))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst12|Mux2~0_combout ))))

	.dataa(\inst12|Add3~26_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.datad(\inst12|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~1 .lut_mask = 16'hBBC0;
defparam \inst12|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux2~2 (
// Equation(s):
// \inst12|Mux2~2_combout  = (\inst12|Mux4~4_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ) # ((!\inst12|Mux4~9_combout )))) # (!\inst12|Mux4~4_combout  & (((\inst12|Mux2~1_combout  & \inst12|Mux4~9_combout ))))

	.dataa(\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux2~1_combout ),
	.datad(\inst12|Mux4~9_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~2 .lut_mask = 16'hB8CC;
defparam \inst12|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux2~3 (
// Equation(s):
// \inst12|Mux2~3_combout  = (\inst12|Mux4~9_combout  & (((\inst12|Mux2~2_combout )))) # (!\inst12|Mux4~9_combout  & ((\inst12|Mux2~2_combout  & (\inst22|p[13]~142_combout )) # (!\inst12|Mux2~2_combout  & ((\inst12|Add4~26_combout )))))

	.dataa(\inst12|Mux4~9_combout ),
	.datab(\inst22|p[13]~142_combout ),
	.datac(\inst12|Add4~26_combout ),
	.datad(\inst12|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~3 .lut_mask = 16'hEE50;
defparam \inst12|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[13]~2 (
// Equation(s):
// \inst11|R0|dffs[13]~2_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [13]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux2~3_combout ))

	.dataa(\inst12|Mux2~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[13]~2 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[13]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst10|$00000|auto_generated|result_node[0]~9_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~9_combout  & (\inst11|R1|dffs [13])) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|R0|dffs [13])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datab(\inst11|R1|dffs [13]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datad(\inst11|R0|dffs [13]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout  & ((\inst11|R3|dffs [13]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout  & (\inst11|R2|dffs [13])))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [13]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout ),
	.datad(\inst11|R3|dffs [13]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result13w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [13])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [13]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result13w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result13w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux3~1 (
// Equation(s):
// \inst12|Mux3~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Mux3~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ))) # (!\inst12|Mux3~0_combout  & (\inst12|Add3~24_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst12|Mux3~0_combout ))))

	.dataa(\inst12|Add3~24_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst12|Mux3~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~1 .lut_mask = 16'hF838;
defparam \inst12|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux3~2 (
// Equation(s):
// \inst12|Mux3~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux4~9_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst12|Mux4~9_combout  & (\inst12|Mux3~1_combout )) # (!\inst12|Mux4~9_combout  & ((\inst12|Add4~24_combout )))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst12|Mux3~1_combout ),
	.datac(\inst12|Mux4~9_combout ),
	.datad(\inst12|Add4~24_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[12]~16 (
// Equation(s):
// \inst11|R0|dffs[12]~16_combout  = (!\inst2|ldr~0_combout  & ((\inst12|Mux4~4_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ) # (!\inst12|Mux3~2_combout ))) # (!\inst12|Mux4~4_combout  & (\inst12|Mux3~2_combout ))))

	.dataa(\inst2|ldr~0_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux3~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[12]~16 .lut_mask = 16'h5414;
defparam \inst11|R0|dffs[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[12]~17 (
// Equation(s):
// \inst11|R0|dffs[12]~17_combout  = (\inst1|altsyncram_component|auto_generated|q_b [12] & \inst2|ldr~0_combout )

	.dataa(\inst1|altsyncram_component|auto_generated|q_b [12]),
	.datab(\inst2|ldr~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|R0|dffs[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[12]~17 .lut_mask = 16'h8888;
defparam \inst11|R0|dffs[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[12]~3 (
// Equation(s):
// \inst11|R0|dffs[12]~3_combout  = (\inst11|R0|dffs[12]~17_combout ) # ((\inst11|R0|dffs[12]~16_combout  & ((\inst22|p[12]~139_combout ) # (\inst12|Mux3~2_combout ))))

	.dataa(\inst22|p[12]~139_combout ),
	.datab(\inst12|Mux3~2_combout ),
	.datac(\inst11|R0|dffs[12]~16_combout ),
	.datad(\inst11|R0|dffs[12]~17_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[12]~3 .lut_mask = 16'hFFE0;
defparam \inst11|R0|dffs[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst10|$00000|auto_generated|result_node[1]~8_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~8_combout  & (\inst11|R2|dffs [12])) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|R0|dffs [12])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datab(\inst11|R2|dffs [12]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datad(\inst11|R0|dffs [12]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout  & ((\inst11|R3|dffs [12]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout  & (\inst11|R1|dffs [12])))) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [12]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout ),
	.datad(\inst11|R3|dffs [12]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result12w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [12])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [12]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result12w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result12w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux4~5 (
// Equation(s):
// \inst12|Mux4~5_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((!\inst10|$00000|auto_generated|result_node[13]~1_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~1_combout  & (\inst12|Add3~22_combout )) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Add0~22_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datab(\inst12|Add3~22_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst12|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~5 .lut_mask = 16'h4F4A;
defparam \inst12|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux4~6 (
// Equation(s):
// \inst12|Mux4~6_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Mux4~5_combout  & (\inst12|Add1~22_combout )) # (!\inst12|Mux4~5_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ))))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst12|Mux4~5_combout ))))

	.dataa(\inst12|Add1~22_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.datad(\inst12|Mux4~5_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~6 .lut_mask = 16'hBBC0;
defparam \inst12|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux4~7 (
// Equation(s):
// \inst12|Mux4~7_combout  = (\inst12|Mux4~4_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ) # ((!\inst12|Mux4~9_combout )))) # (!\inst12|Mux4~4_combout  & (((\inst12|Mux4~6_combout  & \inst12|Mux4~9_combout ))))

	.dataa(\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux4~6_combout ),
	.datad(\inst12|Mux4~9_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~7 .lut_mask = 16'hB8CC;
defparam \inst12|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux4~8 (
// Equation(s):
// \inst12|Mux4~8_combout  = (\inst12|Mux4~9_combout  & (((\inst12|Mux4~7_combout )))) # (!\inst12|Mux4~9_combout  & ((\inst12|Mux4~7_combout  & (\inst22|p[11]~135_combout )) # (!\inst12|Mux4~7_combout  & ((\inst12|Add4~22_combout )))))

	.dataa(\inst12|Mux4~9_combout ),
	.datab(\inst22|p[11]~135_combout ),
	.datac(\inst12|Add4~22_combout ),
	.datad(\inst12|Mux4~7_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~8 .lut_mask = 16'hEE50;
defparam \inst12|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[11]~4 (
// Equation(s):
// \inst11|R0|dffs[11]~4_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [11]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux4~8_combout ))

	.dataa(\inst12|Mux4~8_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[11]~4 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst10|$00000|auto_generated|result_node[0]~9_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~9_combout  & (\inst11|R1|dffs [11])) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|R0|dffs [11])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datab(\inst11|R1|dffs [11]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datad(\inst11|R0|dffs [11]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout  & ((\inst11|R3|dffs [11]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout  & (\inst11|R2|dffs [11])))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [11]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout ),
	.datad(\inst11|R3|dffs [11]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result11w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [11])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [11]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result11w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result11w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux5~1 (
// Equation(s):
// \inst12|Mux5~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Mux5~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ))) # (!\inst12|Mux5~0_combout  & (\inst12|Add3~20_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst12|Mux5~0_combout ))))

	.dataa(\inst12|Add3~20_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst12|Mux5~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~1 .lut_mask = 16'hF838;
defparam \inst12|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux5~2 (
// Equation(s):
// \inst12|Mux5~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux4~9_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst12|Mux4~9_combout  & (\inst12|Mux5~1_combout )) # (!\inst12|Mux4~9_combout  & ((\inst12|Add4~20_combout )))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst12|Mux5~1_combout ),
	.datac(\inst12|Mux4~9_combout ),
	.datad(\inst12|Add4~20_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux5~3 (
// Equation(s):
// \inst12|Mux5~3_combout  = (\inst12|Mux4~4_combout  & ((\inst12|Mux5~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ))) # (!\inst12|Mux5~2_combout  & (\inst22|p[10]~130_combout )))) # (!\inst12|Mux4~4_combout  & 
// (((\inst12|Mux5~2_combout ))))

	.dataa(\inst22|p[10]~130_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux5~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~3 .lut_mask = 16'hF838;
defparam \inst12|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [10]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[10]~5 (
// Equation(s):
// \inst11|R0|dffs[10]~5_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [10]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux5~3_combout ))

	.dataa(\inst12|Mux5~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[10]~5 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R0|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[10]~5_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[10]~10 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[10]~10_combout  = (\inst2|ldr~0_combout  & (\inst11|R0|dffs [10])) # (!\inst2|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[10]~11_combout )))

	.dataa(\inst11|R0|dffs [10]),
	.datab(\inst10|$00000|auto_generated|result_node[10]~11_combout ),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[10]~10 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [9]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst11|R0|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[9]~6_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst7|$00000|auto_generated|result_node[0]~1_combout )))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & 
// ((\inst7|$00000|auto_generated|result_node[0]~1_combout  & (\inst11|R1|dffs [9])) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|R0|dffs [9])))))

	.dataa(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\inst11|R1|dffs [9]),
	.datac(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datad(\inst11|R0|dffs [9]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout  & ((\inst11|R3|dffs [9]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout  & (\inst11|R2|dffs [9])))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [9]),
	.datab(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout ),
	.datad(\inst11|R3|dffs [9]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result9w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [9])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [9]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result9w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result9w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux6~0 (
// Equation(s):
// \inst12|Mux6~0_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst10|$00000|auto_generated|result_node[13]~1_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~1_combout  & (\inst12|Add3~18_combout )) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Add0~18_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datab(\inst12|Add3~18_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst12|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux6~1 (
// Equation(s):
// \inst12|Mux6~1_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Mux6~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ))) # (!\inst12|Mux6~0_combout  & (\inst12|Add1~18_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst12|Mux6~0_combout ))))

	.dataa(\inst12|Add1~18_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\inst12|Mux6~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~1 .lut_mask = 16'hF838;
defparam \inst12|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux6~2 (
// Equation(s):
// \inst12|Mux6~2_combout  = (\inst12|Mux4~9_combout  & (((\inst12|Mux4~4_combout )))) # (!\inst12|Mux4~9_combout  & ((\inst12|Mux4~4_combout  & (\inst22|p[9]~124_combout )) # (!\inst12|Mux4~4_combout  & ((\inst12|Add4~18_combout )))))

	.dataa(\inst12|Mux4~9_combout ),
	.datab(\inst22|p[9]~124_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Add4~18_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux6~3 (
// Equation(s):
// \inst12|Mux6~3_combout  = (\inst12|Mux4~9_combout  & ((\inst12|Mux6~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ))) # (!\inst12|Mux6~2_combout  & (\inst12|Mux6~1_combout )))) # (!\inst12|Mux4~9_combout  & 
// (((\inst12|Mux6~2_combout ))))

	.dataa(\inst12|Mux6~1_combout ),
	.datab(\inst12|Mux4~9_combout ),
	.datac(\inst12|Mux6~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~3 .lut_mask = 16'hF838;
defparam \inst12|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[9]~6 (
// Equation(s):
// \inst11|R0|dffs[9]~6_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [9]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux6~3_combout ))

	.dataa(\inst12|Mux6~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[9]~6 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst10|$00000|auto_generated|result_node[0]~9_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~9_combout  & (\inst11|R1|dffs [9])) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|R0|dffs [9])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datab(\inst11|R1|dffs [9]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datad(\inst11|R0|dffs [9]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout  & ((\inst11|R3|dffs [9]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout  & (\inst11|R2|dffs [9])))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [9]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout ),
	.datad(\inst11|R3|dffs [9]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result9w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [9])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [9]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result9w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result9w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux7~1 (
// Equation(s):
// \inst12|Mux7~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Mux7~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ))) # (!\inst12|Mux7~0_combout  & (\inst12|Add3~16_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst12|Mux7~0_combout ))))

	.dataa(\inst12|Add3~16_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst12|Mux7~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~1 .lut_mask = 16'hF838;
defparam \inst12|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux7~2 (
// Equation(s):
// \inst12|Mux7~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux4~9_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst12|Mux4~9_combout  & (\inst12|Mux7~1_combout )) # (!\inst12|Mux4~9_combout  & ((\inst12|Add4~16_combout )))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst12|Mux7~1_combout ),
	.datac(\inst12|Mux4~9_combout ),
	.datad(\inst12|Add4~16_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux7~3 (
// Equation(s):
// \inst12|Mux7~3_combout  = (\inst12|Mux4~4_combout  & ((\inst12|Mux7~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ))) # (!\inst12|Mux7~2_combout  & (\inst22|p[8]~117_combout )))) # (!\inst12|Mux4~4_combout  & 
// (((\inst12|Mux7~2_combout ))))

	.dataa(\inst22|p[8]~117_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux7~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~3 .lut_mask = 16'hF838;
defparam \inst12|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [8]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[8]~7 (
// Equation(s):
// \inst11|R0|dffs[8]~7_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [8]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux7~3_combout ))

	.dataa(\inst12|Mux7~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[8]~7 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R0|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[8]~7_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[8]~8_combout  = (\inst2|ldr~0_combout  & (\inst11|R0|dffs [8])) # (!\inst2|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[8]~13_combout )))

	.dataa(\inst11|R0|dffs [8]),
	.datab(\inst10|$00000|auto_generated|result_node[8]~13_combout ),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [7]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst11|R0|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[7]~8_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst7|$00000|auto_generated|result_node[0]~1_combout )))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & 
// ((\inst7|$00000|auto_generated|result_node[0]~1_combout  & (\inst11|R1|dffs [7])) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|R0|dffs [7])))))

	.dataa(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\inst11|R1|dffs [7]),
	.datac(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datad(\inst11|R0|dffs [7]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout  & ((\inst11|R3|dffs [7]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout  & (\inst11|R2|dffs [7])))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [7]),
	.datab(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout ),
	.datad(\inst11|R3|dffs [7]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result7w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [7])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [7]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result7w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result7w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux8~0 (
// Equation(s):
// \inst12|Mux8~0_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst10|$00000|auto_generated|result_node[13]~1_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~1_combout  & (\inst12|Add3~14_combout )) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Add0~14_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datab(\inst12|Add3~14_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst12|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux8~1 (
// Equation(s):
// \inst12|Mux8~1_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Mux8~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ))) # (!\inst12|Mux8~0_combout  & (\inst12|Add1~14_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst12|Mux8~0_combout ))))

	.dataa(\inst12|Add1~14_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\inst12|Mux8~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~1 .lut_mask = 16'hF838;
defparam \inst12|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux8~2 (
// Equation(s):
// \inst12|Mux8~2_combout  = (\inst12|Mux4~9_combout  & (((\inst12|Mux4~4_combout )))) # (!\inst12|Mux4~9_combout  & ((\inst12|Mux4~4_combout  & (\inst22|p[7]~109_combout )) # (!\inst12|Mux4~4_combout  & ((\inst12|Add4~14_combout )))))

	.dataa(\inst12|Mux4~9_combout ),
	.datab(\inst22|p[7]~109_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Add4~14_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux8~3 (
// Equation(s):
// \inst12|Mux8~3_combout  = (\inst12|Mux4~9_combout  & ((\inst12|Mux8~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ))) # (!\inst12|Mux8~2_combout  & (\inst12|Mux8~1_combout )))) # (!\inst12|Mux4~9_combout  & 
// (((\inst12|Mux8~2_combout ))))

	.dataa(\inst12|Mux8~1_combout ),
	.datab(\inst12|Mux4~9_combout ),
	.datac(\inst12|Mux8~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~3 .lut_mask = 16'hF838;
defparam \inst12|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[7]~8 (
// Equation(s):
// \inst11|R0|dffs[7]~8_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [7]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux8~3_combout ))

	.dataa(\inst12|Mux8~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [7]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[7]~8 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst10|$00000|auto_generated|result_node[0]~9_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~9_combout  & (\inst11|R1|dffs [7])) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|R0|dffs [7])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datab(\inst11|R1|dffs [7]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datad(\inst11|R0|dffs [7]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout  & ((\inst11|R3|dffs [7]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout  & (\inst11|R2|dffs [7])))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [7]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout ),
	.datad(\inst11|R3|dffs [7]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result7w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [7])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [7]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result7w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result7w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux9~1 (
// Equation(s):
// \inst12|Mux9~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Mux9~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ))) # (!\inst12|Mux9~0_combout  & (\inst12|Add3~12_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst12|Mux9~0_combout ))))

	.dataa(\inst12|Add3~12_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst12|Mux9~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~1 .lut_mask = 16'hF838;
defparam \inst12|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux9~2 (
// Equation(s):
// \inst12|Mux9~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux4~9_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst12|Mux4~9_combout  & (\inst12|Mux9~1_combout )) # (!\inst12|Mux4~9_combout  & ((\inst12|Add4~12_combout )))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst12|Mux9~1_combout ),
	.datac(\inst12|Mux4~9_combout ),
	.datad(\inst12|Add4~12_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux9~3 (
// Equation(s):
// \inst12|Mux9~3_combout  = (\inst12|Mux4~4_combout  & ((\inst12|Mux9~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ))) # (!\inst12|Mux9~2_combout  & (\inst22|p[6]~100_combout )))) # (!\inst12|Mux4~4_combout  & 
// (((\inst12|Mux9~2_combout ))))

	.dataa(\inst22|p[6]~100_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux9~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~3 .lut_mask = 16'hF838;
defparam \inst12|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [6]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[6]~9 (
// Equation(s):
// \inst11|R0|dffs[6]~9_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [6]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux9~3_combout ))

	.dataa(\inst12|Mux9~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[6]~9 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R0|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[6]~9_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[6]~6_combout  = (\inst2|ldr~0_combout  & (\inst11|R0|dffs [6])) # (!\inst2|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[6]~15_combout )))

	.dataa(\inst11|R0|dffs [6]),
	.datab(\inst10|$00000|auto_generated|result_node[6]~15_combout ),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [5]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst11|R0|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[5]~10_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst7|$00000|auto_generated|result_node[0]~1_combout )))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & 
// ((\inst7|$00000|auto_generated|result_node[0]~1_combout  & (\inst11|R1|dffs [5])) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|R0|dffs [5])))))

	.dataa(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\inst11|R1|dffs [5]),
	.datac(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datad(\inst11|R0|dffs [5]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout  & ((\inst11|R3|dffs [5]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout  & (\inst11|R2|dffs [5])))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [5]),
	.datab(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout ),
	.datad(\inst11|R3|dffs [5]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result5w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [5])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [5]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result5w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result5w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux10~0 (
// Equation(s):
// \inst12|Mux10~0_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst10|$00000|auto_generated|result_node[13]~1_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~1_combout  & (\inst12|Add3~10_combout )) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Add0~10_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datab(\inst12|Add3~10_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst12|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux10~1 (
// Equation(s):
// \inst12|Mux10~1_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Mux10~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ))) # (!\inst12|Mux10~0_combout  & (\inst12|Add1~10_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst12|Mux10~0_combout ))))

	.dataa(\inst12|Add1~10_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\inst12|Mux10~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~1 .lut_mask = 16'hF838;
defparam \inst12|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux10~2 (
// Equation(s):
// \inst12|Mux10~2_combout  = (\inst12|Mux4~9_combout  & (((\inst12|Mux4~4_combout )))) # (!\inst12|Mux4~9_combout  & ((\inst12|Mux4~4_combout  & (\inst22|p[5]~90_combout )) # (!\inst12|Mux4~4_combout  & ((\inst12|Add4~10_combout )))))

	.dataa(\inst12|Mux4~9_combout ),
	.datab(\inst22|p[5]~90_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Add4~10_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux10~3 (
// Equation(s):
// \inst12|Mux10~3_combout  = (\inst12|Mux4~9_combout  & ((\inst12|Mux10~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ))) # (!\inst12|Mux10~2_combout  & (\inst12|Mux10~1_combout )))) # (!\inst12|Mux4~9_combout  & 
// (((\inst12|Mux10~2_combout ))))

	.dataa(\inst12|Mux10~1_combout ),
	.datab(\inst12|Mux4~9_combout ),
	.datac(\inst12|Mux10~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~3 .lut_mask = 16'hF838;
defparam \inst12|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[5]~10 (
// Equation(s):
// \inst11|R0|dffs[5]~10_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [5]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux10~3_combout ))

	.dataa(\inst12|Mux10~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[5]~10 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst10|$00000|auto_generated|result_node[0]~9_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~9_combout  & (\inst11|R1|dffs [5])) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|R0|dffs [5])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datab(\inst11|R1|dffs [5]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datad(\inst11|R0|dffs [5]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout  & ((\inst11|R3|dffs [5]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout  & (\inst11|R2|dffs [5])))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [5]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout ),
	.datad(\inst11|R3|dffs [5]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result5w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [5])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [5]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result5w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result5w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux11~1 (
// Equation(s):
// \inst12|Mux11~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Mux11~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ))) # (!\inst12|Mux11~0_combout  & (\inst12|Add3~8_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst12|Mux11~0_combout ))))

	.dataa(\inst12|Add3~8_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst12|Mux11~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~1 .lut_mask = 16'hF838;
defparam \inst12|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux11~2 (
// Equation(s):
// \inst12|Mux11~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux4~9_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst12|Mux4~9_combout  & (\inst12|Mux11~1_combout )) # (!\inst12|Mux4~9_combout  & ((\inst12|Add4~8_combout )))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst12|Mux11~1_combout ),
	.datac(\inst12|Mux4~9_combout ),
	.datad(\inst12|Add4~8_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux11~3 (
// Equation(s):
// \inst12|Mux11~3_combout  = (\inst12|Mux4~4_combout  & ((\inst12|Mux11~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ))) # (!\inst12|Mux11~2_combout  & (\inst22|p[4]~79_combout )))) # (!\inst12|Mux4~4_combout  & 
// (((\inst12|Mux11~2_combout ))))

	.dataa(\inst22|p[4]~79_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux11~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~3 .lut_mask = 16'hF838;
defparam \inst12|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [4]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[4]~11 (
// Equation(s):
// \inst11|R0|dffs[4]~11_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [4]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux11~3_combout ))

	.dataa(\inst12|Mux11~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[4]~11 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R0|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[4]~11_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[4]~4_combout  = (\inst2|ldr~0_combout  & (\inst11|R0|dffs [4])) # (!\inst2|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[4]~2_combout )))

	.dataa(\inst11|R0|dffs [4]),
	.datab(\inst10|$00000|auto_generated|result_node[4]~2_combout ),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [3]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

dffeas \inst11|R0|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[3]~12_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst7|$00000|auto_generated|result_node[0]~1_combout )))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & 
// ((\inst7|$00000|auto_generated|result_node[0]~1_combout  & (\inst11|R1|dffs [3])) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|R0|dffs [3])))))

	.dataa(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\inst11|R1|dffs [3]),
	.datac(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datad(\inst11|R0|dffs [3]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout  & ((\inst11|R3|dffs [3]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout  & (\inst11|R2|dffs [3])))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [3]),
	.datab(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout ),
	.datad(\inst11|R3|dffs [3]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result3w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [3])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [3]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result3w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux12~0 (
// Equation(s):
// \inst12|Mux12~0_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst10|$00000|auto_generated|result_node[13]~1_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~1_combout  & (\inst12|Add3~6_combout )) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Add0~6_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datab(\inst12|Add3~6_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst12|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux12~1 (
// Equation(s):
// \inst12|Mux12~1_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Mux12~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ))) # (!\inst12|Mux12~0_combout  & (\inst12|Add1~6_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst12|Mux12~0_combout ))))

	.dataa(\inst12|Add1~6_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\inst12|Mux12~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~1 .lut_mask = 16'hF838;
defparam \inst12|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux12~2 (
// Equation(s):
// \inst12|Mux12~2_combout  = (\inst12|Mux4~9_combout  & (((\inst12|Mux4~4_combout )))) # (!\inst12|Mux4~9_combout  & ((\inst12|Mux4~4_combout  & (\inst22|p[3]~67_combout )) # (!\inst12|Mux4~4_combout  & ((\inst12|Add4~6_combout )))))

	.dataa(\inst12|Mux4~9_combout ),
	.datab(\inst22|p[3]~67_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Add4~6_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux12~3 (
// Equation(s):
// \inst12|Mux12~3_combout  = (\inst12|Mux4~9_combout  & ((\inst12|Mux12~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ))) # (!\inst12|Mux12~2_combout  & (\inst12|Mux12~1_combout )))) # (!\inst12|Mux4~9_combout  & 
// (((\inst12|Mux12~2_combout ))))

	.dataa(\inst12|Mux12~1_combout ),
	.datab(\inst12|Mux4~9_combout ),
	.datac(\inst12|Mux12~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~3 .lut_mask = 16'hF838;
defparam \inst12|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[3]~12 (
// Equation(s):
// \inst11|R0|dffs[3]~12_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [3]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux12~3_combout ))

	.dataa(\inst12|Mux12~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[3]~12 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst10|$00000|auto_generated|result_node[0]~9_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~9_combout  & (\inst11|R1|dffs [3])) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|R0|dffs [3])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datab(\inst11|R1|dffs [3]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datad(\inst11|R0|dffs [3]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout  & ((\inst11|R3|dffs [3]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout  & (\inst11|R2|dffs [3])))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [3]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout ),
	.datad(\inst11|R3|dffs [3]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result3w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [3])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [3]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result3w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux13~1 (
// Equation(s):
// \inst12|Mux13~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Mux13~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ))) # (!\inst12|Mux13~0_combout  & (\inst12|Add3~4_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst12|Mux13~0_combout ))))

	.dataa(\inst12|Add3~4_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst12|Mux13~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~1 .lut_mask = 16'hF838;
defparam \inst12|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux13~2 (
// Equation(s):
// \inst12|Mux13~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux4~9_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst12|Mux4~9_combout  & (\inst12|Mux13~1_combout )) # (!\inst12|Mux4~9_combout  & ((\inst12|Add4~4_combout )))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst12|Mux13~1_combout ),
	.datac(\inst12|Mux4~9_combout ),
	.datad(\inst12|Add4~4_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux13~3 (
// Equation(s):
// \inst12|Mux13~3_combout  = (\inst12|Mux4~4_combout  & ((\inst12|Mux13~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ))) # (!\inst12|Mux13~2_combout  & (\inst22|p[2]~54_combout )))) # (!\inst12|Mux4~4_combout  & 
// (((\inst12|Mux13~2_combout ))))

	.dataa(\inst22|p[2]~54_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux13~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~3 .lut_mask = 16'hF838;
defparam \inst12|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [2]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[2]~13 (
// Equation(s):
// \inst11|R0|dffs[2]~13_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [2]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux13~3_combout ))

	.dataa(\inst12|Mux13~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[2]~13 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R0|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[2]~13_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[2]~2_combout  = (\inst2|ldr~0_combout  & (\inst11|R0|dffs [2])) # (!\inst2|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[2]~10_combout )))

	.dataa(\inst11|R0|dffs [2]),
	.datab(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [1]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A;
// synopsys translate_on

dffeas \inst11|R0|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[1]~14_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst7|$00000|auto_generated|result_node[0]~1_combout )))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & 
// ((\inst7|$00000|auto_generated|result_node[0]~1_combout  & (\inst11|R1|dffs [1])) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|R0|dffs [1])))))

	.dataa(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\inst11|R1|dffs [1]),
	.datac(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datad(\inst11|R0|dffs [1]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout  & ((\inst11|R3|dffs [1]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout  & (\inst11|R2|dffs [1])))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [1]),
	.datab(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout ),
	.datad(\inst11|R3|dffs [1]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result1w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [1])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [1]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result1w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux14~0 (
// Equation(s):
// \inst12|Mux14~0_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst10|$00000|auto_generated|result_node[13]~1_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~1_combout  & (\inst12|Add3~2_combout )) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Add0~2_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datab(\inst12|Add3~2_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst12|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux14~1 (
// Equation(s):
// \inst12|Mux14~1_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & ((\inst12|Mux14~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ))) # (!\inst12|Mux14~0_combout  & (\inst12|Add1~2_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst12|Mux14~0_combout ))))

	.dataa(\inst12|Add1~2_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\inst12|Mux14~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~1 .lut_mask = 16'hF838;
defparam \inst12|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux14~2 (
// Equation(s):
// \inst12|Mux14~2_combout  = (\inst12|Mux4~9_combout  & (((\inst12|Mux4~4_combout )))) # (!\inst12|Mux4~9_combout  & ((\inst12|Mux4~4_combout  & (\inst22|p[1]~40_combout )) # (!\inst12|Mux4~4_combout  & ((\inst12|Add4~2_combout )))))

	.dataa(\inst12|Mux4~9_combout ),
	.datab(\inst22|p[1]~40_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Add4~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux14~3 (
// Equation(s):
// \inst12|Mux14~3_combout  = (\inst12|Mux4~9_combout  & ((\inst12|Mux14~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ))) # (!\inst12|Mux14~2_combout  & (\inst12|Mux14~1_combout )))) # (!\inst12|Mux4~9_combout  & 
// (((\inst12|Mux14~2_combout ))))

	.dataa(\inst12|Mux14~1_combout ),
	.datab(\inst12|Mux4~9_combout ),
	.datac(\inst12|Mux14~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~3 .lut_mask = 16'hF838;
defparam \inst12|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[1]~14 (
// Equation(s):
// \inst11|R0|dffs[1]~14_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [1]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux14~3_combout ))

	.dataa(\inst12|Mux14~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[1]~14 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst10|$00000|auto_generated|result_node[0]~9_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~9_combout  & (\inst11|R1|dffs [1])) # (!\inst10|$00000|auto_generated|result_node[0]~9_combout  & ((\inst11|R0|dffs [1])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datab(\inst11|R1|dffs [1]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datad(\inst11|R0|dffs [1]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~8_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout  & ((\inst11|R3|dffs [1]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout  & (\inst11|R2|dffs [1])))) # (!\inst10|$00000|auto_generated|result_node[1]~8_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [1]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout ),
	.datad(\inst11|R3|dffs [1]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result1w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~10_combout  & (\inst11|R4|dffs [1])) # (!\inst10|$00000|auto_generated|result_node[2]~10_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [1]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result1w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux15~1 (
// Equation(s):
// \inst12|Mux15~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Mux15~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ))) # (!\inst12|Mux15~0_combout  & (\inst12|Add3~0_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & (((\inst12|Mux15~0_combout ))))

	.dataa(\inst12|Add3~0_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~1 .lut_mask = 16'hF838;
defparam \inst12|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux15~2 (
// Equation(s):
// \inst12|Mux15~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux4~9_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst12|Mux4~9_combout  & (\inst12|Mux15~1_combout )) # (!\inst12|Mux4~9_combout  & ((\inst12|Add4~0_combout )))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst12|Mux15~1_combout ),
	.datac(\inst12|Mux4~9_combout ),
	.datad(\inst12|Add4~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux15~3 (
// Equation(s):
// \inst12|Mux15~3_combout  = (\inst12|Mux4~4_combout  & ((\inst12|Mux15~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ))) # (!\inst12|Mux15~2_combout  & (\inst22|p [0])))) # (!\inst12|Mux4~4_combout  & (((\inst12|Mux15~2_combout ))))

	.dataa(\inst22|p [0]),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux15~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~3 .lut_mask = 16'hF838;
defparam \inst12|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [0]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[0]~15 (
// Equation(s):
// \inst11|R0|dffs[0]~15_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [0]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux15~3_combout ))

	.dataa(\inst12|Mux15~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[0]~15 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R0|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[0]~15_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[0]~0_combout  = (\inst2|ldr~0_combout  & (\inst11|R0|dffs [0])) # (!\inst2|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[0]~9_combout )))

	.dataa(\inst11|R0|dffs [0]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst2|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [15]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst11|R0|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[15]~0_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[15]~0 (
// Equation(s):
// \inst11|R0|dffs[15]~0_combout  = (\inst2|ldr~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [15]))) # (!\inst2|ldr~0_combout  & (\inst12|Mux0~8_combout ))

	.dataa(\inst12|Mux0~8_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(\inst2|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[15]~0 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst7|$00000|auto_generated|result_node[0]~1_combout )))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & 
// ((\inst7|$00000|auto_generated|result_node[0]~1_combout  & (\inst11|R1|dffs [15])) # (!\inst7|$00000|auto_generated|result_node[0]~1_combout  & ((\inst11|R0|dffs [15])))))

	.dataa(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\inst11|R1|dffs [15]),
	.datac(\inst7|$00000|auto_generated|result_node[0]~1_combout ),
	.datad(\inst11|R0|dffs [15]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1_combout  = (\inst7|$00000|auto_generated|result_node[1]~0_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout  & ((\inst11|R3|dffs [15]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout  & (\inst11|R2|dffs [15])))) # (!\inst7|$00000|auto_generated|result_node[1]~0_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [15]),
	.datab(\inst7|$00000|auto_generated|result_node[1]~0_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout ),
	.datad(\inst11|R3|dffs [15]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result15w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result15w~0_combout  = (\inst7|$00000|auto_generated|result_node[2]~2_combout  & (\inst11|R4|dffs [15])) # (!\inst7|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [15]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst7|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result15w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result15w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~1 (
// Equation(s):
// \inst2|pc_load~1_combout  = (\inst10|$00000|auto_generated|result_node[14]~3_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout  & !\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.datab(gnd),
	.datac(\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ),
	.cin(gnd),
	.combout(\inst2|pc_load~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~1 .lut_mask = 16'h000A;
defparam \inst2|pc_load~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~2 (
// Equation(s):
// \inst2|pc_load~2_combout  = (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & 
// !\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout )))

	.dataa(\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ),
	.datac(\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ),
	.cin(gnd),
	.combout(\inst2|pc_load~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~2 .lut_mask = 16'h0001;
defparam \inst2|pc_load~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~3 (
// Equation(s):
// \inst2|pc_load~3_combout  = (\inst2|pc_load~1_combout  & (\inst2|pc_load~2_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & !\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout )))

	.dataa(\inst2|pc_load~1_combout ),
	.datab(\inst2|pc_load~2_combout ),
	.datac(\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ),
	.cin(gnd),
	.combout(\inst2|pc_load~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~3 .lut_mask = 16'h0008;
defparam \inst2|pc_load~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~4 (
// Equation(s):
// \inst2|pc_load~4_combout  = (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & 
// !\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout )))

	.dataa(\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ),
	.datac(\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ),
	.cin(gnd),
	.combout(\inst2|pc_load~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~4 .lut_mask = 16'h0001;
defparam \inst2|pc_load~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~5 (
// Equation(s):
// \inst2|pc_load~5_combout  = (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & 
// !\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout )))

	.dataa(\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ),
	.datac(\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ),
	.cin(gnd),
	.combout(\inst2|pc_load~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~5 .lut_mask = 16'h0001;
defparam \inst2|pc_load~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~6 (
// Equation(s):
// \inst2|pc_load~6_combout  = (\inst2|pc_load~0_combout ) # ((\inst2|pc_load~3_combout  & (\inst2|pc_load~4_combout  & \inst2|pc_load~5_combout )))

	.dataa(\inst2|pc_load~0_combout ),
	.datab(\inst2|pc_load~3_combout ),
	.datac(\inst2|pc_load~4_combout ),
	.datad(\inst2|pc_load~5_combout ),
	.cin(gnd),
	.combout(\inst2|pc_load~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~6 .lut_mask = 16'hEAAA;
defparam \inst2|pc_load~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|_~0 (
// Equation(s):
// \inst3|auto_generated|_~0_combout  = ((\inst2|pc_load~6_combout  & !\inst10|$00000|auto_generated|result_node[15]~4_combout )) # (!\inst9|inst|n[1]~0_combout )

	.dataa(\inst2|pc_load~6_combout ),
	.datab(gnd),
	.datac(\inst10|$00000|auto_generated|result_node[15]~4_combout ),
	.datad(\inst9|inst|n[1]~0_combout ),
	.cin(gnd),
	.combout(\inst3|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|auto_generated|_~0 .lut_mask = 16'h0AFF;
defparam \inst3|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita1~combout ),
	.asdata(\inst23|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|jump_mux~combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R6|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~45 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~45_combout  = (\inst20|inst3|Add2~0_combout  & (((\inst20|inst3|Add2~1_combout )))) # (!\inst20|inst3|Add2~0_combout  & ((\inst20|inst3|Add2~1_combout  & (\inst20|R5|dffs [1])) # (!\inst20|inst3|Add2~1_combout  & 
// ((\inst20|R4|dffs [1])))))

	.dataa(\inst20|inst3|Add2~0_combout ),
	.datab(\inst20|R5|dffs [1]),
	.datac(\inst20|inst3|Add2~1_combout ),
	.datad(\inst20|R4|dffs [1]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~45 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~46 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~46_combout  = (\inst20|inst3|Add2~0_combout  & ((\inst20|MUX4B|auto_generated|_~45_combout  & ((\inst20|R7|dffs [1]))) # (!\inst20|MUX4B|auto_generated|_~45_combout  & (\inst20|R6|dffs [1])))) # 
// (!\inst20|inst3|Add2~0_combout  & (((\inst20|MUX4B|auto_generated|_~45_combout ))))

	.dataa(\inst20|R6|dffs [1]),
	.datab(\inst20|inst3|Add2~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~45_combout ),
	.datad(\inst20|R7|dffs [1]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~46 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~47 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~47_combout  = (\inst20|inst3|Add2~1_combout  & (((\inst20|inst3|Add2~0_combout )))) # (!\inst20|inst3|Add2~1_combout  & ((\inst20|inst3|Add2~0_combout  & (\inst20|R2|dffs [1])) # (!\inst20|inst3|Add2~0_combout  & 
// ((\inst20|R0|dffs [1])))))

	.dataa(\inst20|inst3|Add2~1_combout ),
	.datab(\inst20|R2|dffs [1]),
	.datac(\inst20|inst3|Add2~0_combout ),
	.datad(\inst20|R0|dffs [1]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~47 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~48 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~48_combout  = (\inst20|inst3|Add2~1_combout  & ((\inst20|MUX4B|auto_generated|_~47_combout  & ((\inst20|R3|dffs [1]))) # (!\inst20|MUX4B|auto_generated|_~47_combout  & (\inst20|R1|dffs [1])))) # 
// (!\inst20|inst3|Add2~1_combout  & (((\inst20|MUX4B|auto_generated|_~47_combout ))))

	.dataa(\inst20|R1|dffs [1]),
	.datab(\inst20|inst3|Add2~1_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~47_combout ),
	.datad(\inst20|R3|dffs [1]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~48 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~49 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~49_combout  = (\inst20|inst3|Add2~3_combout  & (\inst20|MUX4B|auto_generated|_~46_combout )) # (!\inst20|inst3|Add2~3_combout  & ((\inst20|MUX4B|auto_generated|_~48_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~46_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~48_combout ),
	.datac(gnd),
	.datad(\inst20|inst3|Add2~3_combout ),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~49 .lut_mask = 16'hAACC;
defparam \inst20|MUX4B|auto_generated|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[1]~1_combout  = (\inst2|stack_mux~1_combout  & (\inst20|MUX4B|auto_generated|_~49_combout )) # (!\inst2|stack_mux~1_combout  & ((\inst10|$00000|auto_generated|result_node[1]~8_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~49_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[1]~8_combout ),
	.datac(gnd),
	.datad(\inst2|stack_mux~1_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \inst19|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[1]~1_combout  = (\inst2|jump_mux~combout  & (\inst19|$00000|auto_generated|result_node[1]~1_combout )) # (!\inst2|jump_mux~combout  & ((\inst3|auto_generated|counter_reg_bit [1])))

	.dataa(\inst19|$00000|auto_generated|result_node[1]~1_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(\inst2|jump_mux~combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F2A;
// synopsys translate_on

cycloneive_lcell_comb \inst2|jump_mux (
// Equation(s):
// \inst2|jump_mux~combout  = (!\inst|altsyncram_component|auto_generated|q_a [15] & (\inst9|inst2|dffs [0] & \inst2|pc_load~6_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst2|pc_load~6_combout ),
	.cin(gnd),
	.combout(\inst2|jump_mux~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|jump_mux .lut_mask = 16'h5000;
defparam \inst2|jump_mux .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita0~combout ),
	.asdata(\inst19|$00000|auto_generated|result_node[0]~0_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|jump_mux~combout ),
	.ena(\inst3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R6|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~50 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~50_combout  = (\inst20|inst3|Add2~0_combout  & (((\inst20|inst3|Add2~1_combout )))) # (!\inst20|inst3|Add2~0_combout  & ((\inst20|inst3|Add2~1_combout  & (\inst20|R5|dffs [0])) # (!\inst20|inst3|Add2~1_combout  & 
// ((\inst20|R4|dffs [0])))))

	.dataa(\inst20|inst3|Add2~0_combout ),
	.datab(\inst20|R5|dffs [0]),
	.datac(\inst20|inst3|Add2~1_combout ),
	.datad(\inst20|R4|dffs [0]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~50 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~51 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~51_combout  = (\inst20|inst3|Add2~0_combout  & ((\inst20|MUX4B|auto_generated|_~50_combout  & ((\inst20|R7|dffs [0]))) # (!\inst20|MUX4B|auto_generated|_~50_combout  & (\inst20|R6|dffs [0])))) # 
// (!\inst20|inst3|Add2~0_combout  & (((\inst20|MUX4B|auto_generated|_~50_combout ))))

	.dataa(\inst20|R6|dffs [0]),
	.datab(\inst20|inst3|Add2~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~50_combout ),
	.datad(\inst20|R7|dffs [0]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~51 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~52 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~52_combout  = (\inst20|inst3|Add2~1_combout  & (((\inst20|inst3|Add2~0_combout )))) # (!\inst20|inst3|Add2~1_combout  & ((\inst20|inst3|Add2~0_combout  & (\inst20|R2|dffs [0])) # (!\inst20|inst3|Add2~0_combout  & 
// ((\inst20|R0|dffs [0])))))

	.dataa(\inst20|inst3|Add2~1_combout ),
	.datab(\inst20|R2|dffs [0]),
	.datac(\inst20|inst3|Add2~0_combout ),
	.datad(\inst20|R0|dffs [0]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~52 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~53 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~53_combout  = (\inst20|inst3|Add2~1_combout  & ((\inst20|MUX4B|auto_generated|_~52_combout  & ((\inst20|R3|dffs [0]))) # (!\inst20|MUX4B|auto_generated|_~52_combout  & (\inst20|R1|dffs [0])))) # 
// (!\inst20|inst3|Add2~1_combout  & (((\inst20|MUX4B|auto_generated|_~52_combout ))))

	.dataa(\inst20|R1|dffs [0]),
	.datab(\inst20|inst3|Add2~1_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~52_combout ),
	.datad(\inst20|R3|dffs [0]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~53 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~54 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~54_combout  = (\inst20|inst3|Add2~3_combout  & (\inst20|MUX4B|auto_generated|_~51_combout )) # (!\inst20|inst3|Add2~3_combout  & ((\inst20|MUX4B|auto_generated|_~53_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~51_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~53_combout ),
	.datac(gnd),
	.datad(\inst20|inst3|Add2~3_combout ),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~54 .lut_mask = 16'hAACC;
defparam \inst20|MUX4B|auto_generated|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[0]~0_combout  = (\inst2|stack_mux~1_combout  & (\inst20|MUX4B|auto_generated|_~54_combout )) # (!\inst2|stack_mux~1_combout  & ((\inst10|$00000|auto_generated|result_node[0]~9_combout )))

	.dataa(\inst20|MUX4B|auto_generated|_~54_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[0]~9_combout ),
	.datac(gnd),
	.datad(\inst2|stack_mux~1_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hAACC;
defparam \inst19|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[0]~0_combout  = (\inst2|jump_mux~combout  & (\inst19|$00000|auto_generated|result_node[0]~0_combout )) # (!\inst2|jump_mux~combout  & ((\inst3|auto_generated|counter_reg_bit [0])))

	.dataa(\inst19|$00000|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\inst2|jump_mux~combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082D5;
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux0~9 (
// Equation(s):
// \inst12|Mux0~9_combout  = (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst9|inst2|dffs [0] & (\inst|altsyncram_component|auto_generated|q_a [12])) # (!\inst9|inst2|dffs [0] & ((\inst4|dffs [12])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst4|dffs [12]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~9 .lut_mask = 16'h00AC;
defparam \inst12|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add14~0 (
// Equation(s):
// \inst22|Add14~0_combout  = (\inst24|dffs [14] & (\inst25|dffs [1] $ (((\inst25|dffs [0] & \inst22|Add12~0_combout )))))

	.dataa(\inst24|dffs [14]),
	.datab(\inst25|dffs [1]),
	.datac(\inst25|dffs [0]),
	.datad(\inst22|Add12~0_combout ),
	.cin(gnd),
	.combout(\inst22|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add14~0 .lut_mask = 16'h2888;
defparam \inst22|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst24|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|dffs[15] .is_wysiwyg = "true";
defparam \inst24|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~144 (
// Equation(s):
// \inst22|p~144_combout  = (\inst25|dffs [0] & \inst24|dffs [15])

	.dataa(\inst25|dffs [0]),
	.datab(\inst24|dffs [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~144 .lut_mask = 16'h8888;
defparam \inst22|p~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~145 (
// Equation(s):
// \inst22|p~145_combout  = (\inst24|dffs [13] & \inst25|dffs [2])

	.dataa(\inst24|dffs [13]),
	.datab(\inst25|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~145 .lut_mask = 16'h8888;
defparam \inst22|p~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~146 (
// Equation(s):
// \inst22|p~146_combout  = (\inst24|dffs [12] & \inst25|dffs [3])

	.dataa(\inst24|dffs [12]),
	.datab(\inst25|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~146 .lut_mask = 16'h8888;
defparam \inst22|p~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~147 (
// Equation(s):
// \inst22|p~147_combout  = (\inst24|dffs [11] & \inst25|dffs [4])

	.dataa(\inst24|dffs [11]),
	.datab(\inst25|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~147 .lut_mask = 16'h8888;
defparam \inst22|p~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~148 (
// Equation(s):
// \inst22|p~148_combout  = (\inst24|dffs [10] & \inst25|dffs [5])

	.dataa(\inst24|dffs [10]),
	.datab(\inst25|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~148 .lut_mask = 16'h8888;
defparam \inst22|p~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~149 (
// Equation(s):
// \inst22|p~149_combout  = (\inst24|dffs [9] & \inst25|dffs [6])

	.dataa(\inst24|dffs [9]),
	.datab(\inst25|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~149 .lut_mask = 16'h8888;
defparam \inst22|p~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~150 (
// Equation(s):
// \inst22|p~150_combout  = (\inst24|dffs [8] & \inst25|dffs [7])

	.dataa(\inst24|dffs [8]),
	.datab(\inst25|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~150 .lut_mask = 16'h8888;
defparam \inst22|p~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~151 (
// Equation(s):
// \inst22|p~151_combout  = (\inst24|dffs [7] & \inst25|dffs [8])

	.dataa(\inst24|dffs [7]),
	.datab(\inst25|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~151 .lut_mask = 16'h8888;
defparam \inst22|p~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~152 (
// Equation(s):
// \inst22|p~152_combout  = (\inst24|dffs [6] & \inst25|dffs [9])

	.dataa(\inst24|dffs [6]),
	.datab(\inst25|dffs [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~152 .lut_mask = 16'h8888;
defparam \inst22|p~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~153 (
// Equation(s):
// \inst22|p~153_combout  = (\inst24|dffs [5] & \inst25|dffs [10])

	.dataa(\inst24|dffs [5]),
	.datab(\inst25|dffs [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~153 .lut_mask = 16'h8888;
defparam \inst22|p~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~154 (
// Equation(s):
// \inst22|p~154_combout  = (\inst24|dffs [4] & \inst25|dffs [11])

	.dataa(\inst24|dffs [4]),
	.datab(\inst25|dffs [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~154 .lut_mask = 16'h8888;
defparam \inst22|p~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~155 (
// Equation(s):
// \inst22|p~155_combout  = (\inst24|dffs [3] & \inst25|dffs [12])

	.dataa(\inst24|dffs [3]),
	.datab(\inst25|dffs [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~155 .lut_mask = 16'h8888;
defparam \inst22|p~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~156 (
// Equation(s):
// \inst22|p~156_combout  = (\inst24|dffs [2] & \inst25|dffs [13])

	.dataa(\inst24|dffs [2]),
	.datab(\inst25|dffs [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~156 .lut_mask = 16'h8888;
defparam \inst22|p~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~157 (
// Equation(s):
// \inst22|p~157_combout  = (\inst24|dffs [1] & \inst25|dffs [14])

	.dataa(\inst24|dffs [1]),
	.datab(\inst25|dffs [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~157 .lut_mask = 16'h8888;
defparam \inst22|p~157 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst25|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|dffs[15] .is_wysiwyg = "true";
defparam \inst25|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst22|p~158 (
// Equation(s):
// \inst22|p~158_combout  = (\inst24|dffs [0] & \inst25|dffs [15])

	.dataa(\inst24|dffs [0]),
	.datab(\inst25|dffs [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|p~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|p~158 .lut_mask = 16'h8888;
defparam \inst22|p~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add0~26 (
// Equation(s):
// \inst22|Add0~26_combout  = \inst22|p~157_combout  $ (\inst22|p~158_combout  $ (!\inst22|Add0~25 ))

	.dataa(\inst22|p~157_combout ),
	.datab(\inst22|p~158_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add0~25 ),
	.combout(\inst22|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add0~26 .lut_mask = 16'h6969;
defparam \inst22|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add1~24 (
// Equation(s):
// \inst22|Add1~24_combout  = \inst22|p~156_combout  $ (\inst22|Add0~26_combout  $ (\inst22|Add1~23 ))

	.dataa(\inst22|p~156_combout ),
	.datab(\inst22|Add0~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add1~23 ),
	.combout(\inst22|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add1~24 .lut_mask = 16'h9696;
defparam \inst22|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add2~22 (
// Equation(s):
// \inst22|Add2~22_combout  = \inst22|p~155_combout  $ (\inst22|Add1~24_combout  $ (!\inst22|Add2~21 ))

	.dataa(\inst22|p~155_combout ),
	.datab(\inst22|Add1~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add2~21 ),
	.combout(\inst22|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add2~22 .lut_mask = 16'h6969;
defparam \inst22|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add3~20 (
// Equation(s):
// \inst22|Add3~20_combout  = \inst22|p~154_combout  $ (\inst22|Add2~22_combout  $ (\inst22|Add3~19 ))

	.dataa(\inst22|p~154_combout ),
	.datab(\inst22|Add2~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add3~19 ),
	.combout(\inst22|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add3~20 .lut_mask = 16'h9696;
defparam \inst22|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add4~18 (
// Equation(s):
// \inst22|Add4~18_combout  = \inst22|p~153_combout  $ (\inst22|Add3~20_combout  $ (!\inst22|Add4~17 ))

	.dataa(\inst22|p~153_combout ),
	.datab(\inst22|Add3~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add4~17 ),
	.combout(\inst22|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add4~18 .lut_mask = 16'h6969;
defparam \inst22|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add5~16 (
// Equation(s):
// \inst22|Add5~16_combout  = \inst22|p~152_combout  $ (\inst22|Add4~18_combout  $ (\inst22|Add5~15 ))

	.dataa(\inst22|p~152_combout ),
	.datab(\inst22|Add4~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add5~15 ),
	.combout(\inst22|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add5~16 .lut_mask = 16'h9696;
defparam \inst22|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add6~14 (
// Equation(s):
// \inst22|Add6~14_combout  = \inst22|p~151_combout  $ (\inst22|Add5~16_combout  $ (!\inst22|Add6~13 ))

	.dataa(\inst22|p~151_combout ),
	.datab(\inst22|Add5~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add6~13 ),
	.combout(\inst22|Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add6~14 .lut_mask = 16'h6969;
defparam \inst22|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add7~12 (
// Equation(s):
// \inst22|Add7~12_combout  = \inst22|p~150_combout  $ (\inst22|Add6~14_combout  $ (\inst22|Add7~11 ))

	.dataa(\inst22|p~150_combout ),
	.datab(\inst22|Add6~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add7~11 ),
	.combout(\inst22|Add7~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add7~12 .lut_mask = 16'h9696;
defparam \inst22|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add8~10 (
// Equation(s):
// \inst22|Add8~10_combout  = \inst22|p~149_combout  $ (\inst22|Add7~12_combout  $ (!\inst22|Add8~9 ))

	.dataa(\inst22|p~149_combout ),
	.datab(\inst22|Add7~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add8~9 ),
	.combout(\inst22|Add8~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add8~10 .lut_mask = 16'h6969;
defparam \inst22|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add9~8 (
// Equation(s):
// \inst22|Add9~8_combout  = \inst22|p~148_combout  $ (\inst22|Add8~10_combout  $ (\inst22|Add9~7 ))

	.dataa(\inst22|p~148_combout ),
	.datab(\inst22|Add8~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add9~7 ),
	.combout(\inst22|Add9~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add9~8 .lut_mask = 16'h9696;
defparam \inst22|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add10~6 (
// Equation(s):
// \inst22|Add10~6_combout  = \inst22|p~147_combout  $ (\inst22|Add9~8_combout  $ (!\inst22|Add10~5 ))

	.dataa(\inst22|p~147_combout ),
	.datab(\inst22|Add9~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add10~5 ),
	.combout(\inst22|Add10~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add10~6 .lut_mask = 16'h6969;
defparam \inst22|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add11~4 (
// Equation(s):
// \inst22|Add11~4_combout  = \inst22|p~146_combout  $ (\inst22|Add10~6_combout  $ (\inst22|Add11~3 ))

	.dataa(\inst22|p~146_combout ),
	.datab(\inst22|Add10~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add11~3 ),
	.combout(\inst22|Add11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add11~4 .lut_mask = 16'h9696;
defparam \inst22|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst22|Add12~2 (
// Equation(s):
// \inst22|Add12~2_combout  = \inst22|p~145_combout  $ (\inst22|Add11~4_combout  $ (!\inst22|Add12~1 ))

	.dataa(\inst22|p~145_combout ),
	.datab(\inst22|Add11~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst22|Add12~1 ),
	.combout(\inst22|Add12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Add12~2 .lut_mask = 16'h6969;
defparam \inst22|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux0~4 (
// Equation(s):
// \inst12|Mux0~4_combout  = (\inst12|Mux0~9_combout  & (\inst22|Add14~0_combout  $ (\inst22|p~144_combout  $ (\inst22|Add12~2_combout ))))

	.dataa(\inst12|Mux0~9_combout ),
	.datab(\inst22|Add14~0_combout ),
	.datac(\inst22|p~144_combout ),
	.datad(\inst22|Add12~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~4 .lut_mask = 16'h8228;
defparam \inst12|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~30 (
// Equation(s):
// \inst12|Add4~30_combout  = \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout  $ (!\inst12|Add4~29 )

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst12|Add4~29 ),
	.combout(\inst12|Add4~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add4~30 .lut_mask = 16'hA5A5;
defparam \inst12|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux0~5 (
// Equation(s):
// \inst12|Mux0~5_combout  = (\inst10|$00000|auto_generated|result_node[13]~1_combout  & (\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout )) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Add4~30_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ),
	.datac(\inst12|Add4~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~5 .lut_mask = 16'hD8D8;
defparam \inst12|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~30 (
// Equation(s):
// \inst12|Add1~30_combout  = \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout  $ (!\inst12|Add1~29 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst12|Add1~29 ),
	.combout(\inst12|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add1~30 .lut_mask = 16'h6969;
defparam \inst12|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~30 (
// Equation(s):
// \inst12|Add0~30_combout  = \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout  $ (\inst12|Add0~29 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst12|Add0~29 ),
	.combout(\inst12|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add0~30 .lut_mask = 16'h9696;
defparam \inst12|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~30 (
// Equation(s):
// \inst12|Add3~30_combout  = \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout  $ (\inst12|Add3~29 )

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst12|Add3~29 ),
	.combout(\inst12|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add3~30 .lut_mask = 16'h5A5A;
defparam \inst12|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux0~6 (
// Equation(s):
// \inst12|Mux0~6_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & (((\inst10|$00000|auto_generated|result_node[13]~1_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~1_combout  & ((\inst12|Add3~30_combout ))) # (!\inst10|$00000|auto_generated|result_node[13]~1_combout  & (\inst12|Add0~30_combout ))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datab(\inst12|Add0~30_combout ),
	.datac(\inst12|Add3~30_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[13]~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~6 .lut_mask = 16'hFA44;
defparam \inst12|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux0~7 (
// Equation(s):
// \inst12|Mux0~7_combout  = (\inst10|$00000|auto_generated|result_node[12]~0_combout  & (!\inst12|Mux0~6_combout  & ((\inst10|$00000|auto_generated|result_node[14]~3_combout ) # (\inst12|Add1~30_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~0_combout  & (!\inst10|$00000|auto_generated|result_node[14]~3_combout  & ((\inst12|Mux0~6_combout ))))

	.dataa(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.datab(\inst12|Add1~30_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\inst12|Mux0~6_combout ),
	.cin(gnd),
	.combout(\inst12|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~7 .lut_mask = 16'h05E0;
defparam \inst12|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux0~8 (
// Equation(s):
// \inst12|Mux0~8_combout  = (\inst10|$00000|auto_generated|result_node[14]~3_combout  & ((\inst12|Mux0~4_combout ) # ((\inst12|Mux0~5_combout  & !\inst12|Mux0~7_combout )))) # (!\inst10|$00000|auto_generated|result_node[14]~3_combout  & 
// (((\inst12|Mux0~7_combout ))))

	.dataa(\inst12|Mux0~4_combout ),
	.datab(\inst12|Mux0~5_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[14]~3_combout ),
	.datad(\inst12|Mux0~7_combout ),
	.cin(gnd),
	.combout(\inst12|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~8 .lut_mask = 16'hAFE0;
defparam \inst12|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux3~3 (
// Equation(s):
// \inst12|Mux3~3_combout  = (\inst12|Mux4~4_combout  & ((\inst12|Mux3~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ))) # (!\inst12|Mux3~2_combout  & (\inst22|p[12]~139_combout )))) # (!\inst12|Mux4~4_combout  & 
// (((\inst12|Mux3~2_combout ))))

	.dataa(\inst22|p[12]~139_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux3~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~3 .lut_mask = 16'hF838;
defparam \inst12|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst1 (
// Equation(s):
// \inst9|inst1~combout  = (\inst9|inst2|dffs [0]) # (\inst9|inst2|dffs [1])

	.dataa(\inst9|inst2|dffs [0]),
	.datab(\inst9|inst2|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst1 .lut_mask = 16'hEEEE;
defparam \inst9|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
