
f103_robot_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e0c  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  0800a000  0800a000  0001a000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a130  0800a130  00020108  2**0
                  CONTENTS
  4 .ARM          00000000  0800a130  0800a130  00020108  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a130  0800a130  00020108  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a130  0800a130  0001a130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a134  0800a134  0001a134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000108  20000000  0800a138  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015d8  20000108  0800a240  00020108  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200016e0  0800a240  000216e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020131  2**0
                  CONTENTS, READONLY
 13 .debug_info   000152ed  00000000  00000000  00020174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003880  00000000  00000000  00035461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013d8  00000000  00000000  00038ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f82  00000000  00000000  0003a0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cad1  00000000  00000000  0003b042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001aadb  00000000  00000000  00057b13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a4026  00000000  00000000  000725ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005b00  00000000  00000000  00116614  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0011c114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000108 	.word	0x20000108
 800020c:	00000000 	.word	0x00000000
 8000210:	08009fe4 	.word	0x08009fe4

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	2000010c 	.word	0x2000010c
 800022c:	08009fe4 	.word	0x08009fe4

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <reverseBits>:

#ifndef INC_CRC_H_
#define INC_CRC_H_

uint8_t reverseBits(uint8_t value)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<8; i++)
 800116a:	2300      	movs	r3, #0
 800116c:	60bb      	str	r3, [r7, #8]
 800116e:	e010      	b.n	8001192 <reverseBits+0x36>
	{
		result = (result << 1) | ((value >> i) & 1);
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	b25a      	sxtb	r2, r3
 8001176:	79f9      	ldrb	r1, [r7, #7]
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	fa41 f303 	asr.w	r3, r1, r3
 800117e:	b25b      	sxtb	r3, r3
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b25b      	sxtb	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b25b      	sxtb	r3, r3
 800118a:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<8; i++)
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	3301      	adds	r3, #1
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	2b07      	cmp	r3, #7
 8001196:	ddeb      	ble.n	8001170 <reverseBits+0x14>
	}
	return result;
 8001198:	7bfb      	ldrb	r3, [r7, #15]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <crc8>:



uint8_t crc8(uint8_t* data, size_t length, uint8_t poly, uint8_t init, uint8_t refIn, uint8_t refOut, uint8_t xorOut) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08a      	sub	sp, #40	; 0x28
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	4611      	mov	r1, r2
 80011b0:	461a      	mov	r2, r3
 80011b2:	460b      	mov	r3, r1
 80011b4:	71fb      	strb	r3, [r7, #7]
 80011b6:	4613      	mov	r3, r2
 80011b8:	71bb      	strb	r3, [r7, #6]

    uint8_t crc = init;
 80011ba:	79bb      	ldrb	r3, [r7, #6]
 80011bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (refIn && refOut){
 80011c0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d049      	beq.n	800125c <crc8+0xb8>
 80011c8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d045      	beq.n	800125c <crc8+0xb8>
		crc = reverseBits(crc);
 80011d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ffc1 	bl	800115c <reverseBits>
 80011da:	4603      	mov	r3, r0
 80011dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		poly = reverseBits(poly);
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff ffba 	bl	800115c <reverseBits>
 80011e8:	4603      	mov	r3, r0
 80011ea:	71fb      	strb	r3, [r7, #7]
		for (size_t i = 0; i < length; i++) {
 80011ec:	2300      	movs	r3, #0
 80011ee:	623b      	str	r3, [r7, #32]
 80011f0:	e028      	b.n	8001244 <crc8+0xa0>
			crc ^= data[i];
 80011f2:	68fa      	ldr	r2, [r7, #12]
 80011f4:	6a3b      	ldr	r3, [r7, #32]
 80011f6:	4413      	add	r3, r2
 80011f8:	781a      	ldrb	r2, [r3, #0]
 80011fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80011fe:	4053      	eors	r3, r2
 8001200:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			for (int j = 0; j < 8; j++) crc = (crc & 0x01) ? (crc >> 1) ^ poly : crc >> 1;
 8001204:	2300      	movs	r3, #0
 8001206:	61fb      	str	r3, [r7, #28]
 8001208:	e016      	b.n	8001238 <crc8+0x94>
 800120a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	2b00      	cmp	r3, #0
 8001214:	d007      	beq.n	8001226 <crc8+0x82>
 8001216:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800121a:	085b      	lsrs	r3, r3, #1
 800121c:	b2da      	uxtb	r2, r3
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	4053      	eors	r3, r2
 8001222:	b2db      	uxtb	r3, r3
 8001224:	e003      	b.n	800122e <crc8+0x8a>
 8001226:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800122a:	085b      	lsrs	r3, r3, #1
 800122c:	b2db      	uxtb	r3, r3
 800122e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	3301      	adds	r3, #1
 8001236:	61fb      	str	r3, [r7, #28]
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	2b07      	cmp	r3, #7
 800123c:	dde5      	ble.n	800120a <crc8+0x66>
		for (size_t i = 0; i < length; i++) {
 800123e:	6a3b      	ldr	r3, [r7, #32]
 8001240:	3301      	adds	r3, #1
 8001242:	623b      	str	r3, [r7, #32]
 8001244:	6a3a      	ldr	r2, [r7, #32]
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	429a      	cmp	r2, r3
 800124a:	d3d2      	bcc.n	80011f2 <crc8+0x4e>
		}
		crc = crc ^ xorOut;
 800124c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001250:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001254:	4053      	eors	r3, r2
 8001256:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800125a:	e056      	b.n	800130a <crc8+0x166>
	} else {
		for (size_t i = 0; i < length; i++) {
 800125c:	2300      	movs	r3, #0
 800125e:	61bb      	str	r3, [r7, #24]
 8001260:	e037      	b.n	80012d2 <crc8+0x12e>
			crc ^= refIn ? reverseBits(data[i]) : data[i];
 8001262:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001266:	2b00      	cmp	r3, #0
 8001268:	d008      	beq.n	800127c <crc8+0xd8>
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	4413      	add	r3, r2
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff ff72 	bl	800115c <reverseBits>
 8001278:	4603      	mov	r3, r0
 800127a:	e003      	b.n	8001284 <crc8+0xe0>
 800127c:	68fa      	ldr	r2, [r7, #12]
 800127e:	69bb      	ldr	r3, [r7, #24]
 8001280:	4413      	add	r3, r2
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	b25a      	sxtb	r2, r3
 8001286:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800128a:	4053      	eors	r3, r2
 800128c:	b25b      	sxtb	r3, r3
 800128e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			for (int j = 0; j < 8; j++) crc = (crc & 0x80) ? (crc << 1) ^ poly : crc << 1;
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	e016      	b.n	80012c6 <crc8+0x122>
 8001298:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800129c:	2b00      	cmp	r3, #0
 800129e:	da09      	bge.n	80012b4 <crc8+0x110>
 80012a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	b25a      	sxtb	r2, r3
 80012a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ac:	4053      	eors	r3, r2
 80012ae:	b25b      	sxtb	r3, r3
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	e003      	b.n	80012bc <crc8+0x118>
 80012b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	3301      	adds	r3, #1
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	2b07      	cmp	r3, #7
 80012ca:	dde5      	ble.n	8001298 <crc8+0xf4>
		for (size_t i = 0; i < length; i++) {
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	3301      	adds	r3, #1
 80012d0:	61bb      	str	r3, [r7, #24]
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d3c3      	bcc.n	8001262 <crc8+0xbe>
		}
		crc = refOut ? reverseBits(crc) ^ xorOut : crc ^ xorOut;
 80012da:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d00b      	beq.n	80012fa <crc8+0x156>
 80012e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff ff38 	bl	800115c <reverseBits>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80012f4:	4053      	eors	r3, r2
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	e005      	b.n	8001306 <crc8+0x162>
 80012fa:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80012fe:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001302:	4053      	eors	r3, r2
 8001304:	b2db      	uxtb	r3, r3
 8001306:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
    return crc;
 800130a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800130e:	4618      	mov	r0, r3
 8001310:	3728      	adds	r7, #40	; 0x28
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <checkCRC>:
struct motor_sensor_t wheelsensor;
uint8_t commandBuffer[10];


uint8_t checkCRC(uint8_t *Buffer)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af04      	add	r7, sp, #16
 800131e:	6078      	str	r0, [r7, #4]
	if (crc8(Buffer, 9, CRC8_MAXIM_POLY, CRC8_MAXIM_INIT, CRC8_MAXIM_REFIN, CRC8_MAXIM_REFOUT, CRC8_MAXIM_XOROUT) == Buffer[9]){
 8001320:	4b11      	ldr	r3, [pc, #68]	; (8001368 <checkCRC+0x50>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4a11      	ldr	r2, [pc, #68]	; (800136c <checkCRC+0x54>)
 8001326:	7812      	ldrb	r2, [r2, #0]
 8001328:	2100      	movs	r1, #0
 800132a:	9102      	str	r1, [sp, #8]
 800132c:	9201      	str	r2, [sp, #4]
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	2300      	movs	r3, #0
 8001332:	2231      	movs	r2, #49	; 0x31
 8001334:	2109      	movs	r1, #9
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff ff34 	bl	80011a4 <crc8>
 800133c:	4603      	mov	r3, r0
 800133e:	461a      	mov	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3309      	adds	r3, #9
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	429a      	cmp	r2, r3
 8001348:	d101      	bne.n	800134e <checkCRC+0x36>
			return 1;
 800134a:	2301      	movs	r3, #1
 800134c:	e007      	b.n	800135e <checkCRC+0x46>
	}
	else if(Buffer[9]==0x00){
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	3309      	adds	r3, #9
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d101      	bne.n	800135c <checkCRC+0x44>
			return 0;
 8001358:	2300      	movs	r3, #0
 800135a:	e000      	b.n	800135e <checkCRC+0x46>
		}
	else return 0;
 800135c:	2300      	movs	r3, #0
}
 800135e:	4618      	mov	r0, r3
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000000 	.word	0x20000000
 800136c:	20000001 	.word	0x20000001

08001370 <receiveFromBuffer>:

void receiveFromBuffer()
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 8001374:	2219      	movs	r2, #25
 8001376:	4904      	ldr	r1, [pc, #16]	; (8001388 <receiveFromBuffer+0x18>)
 8001378:	4804      	ldr	r0, [pc, #16]	; (800138c <receiveFromBuffer+0x1c>)
 800137a:	f005 fd3c 	bl	8006df6 <HAL_UART_Receive_DMA>
	Parse_DMA_All(&wheelsensor);
 800137e:	4804      	ldr	r0, [pc, #16]	; (8001390 <receiveFromBuffer+0x20>)
 8001380:	f000 f836 	bl	80013f0 <Parse_DMA_All>
//	HAL_Delay(500);
}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000128 	.word	0x20000128
 800138c:	20000618 	.word	0x20000618
 8001390:	2000015c 	.word	0x2000015c

08001394 <send>:

void send(uint8_t crc)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af04      	add	r7, sp, #16
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
	if(crc)
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d011      	beq.n	80013c8 <send+0x34>
	{
		commandBuffer[9] = crc8(commandBuffer, 9, CRC8_MAXIM_POLY, CRC8_MAXIM_INIT, CRC8_MAXIM_REFIN, CRC8_MAXIM_REFOUT, CRC8_MAXIM_XOROUT);
 80013a4:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <send+0x48>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4a0d      	ldr	r2, [pc, #52]	; (80013e0 <send+0x4c>)
 80013aa:	7812      	ldrb	r2, [r2, #0]
 80013ac:	2100      	movs	r1, #0
 80013ae:	9102      	str	r1, [sp, #8]
 80013b0:	9201      	str	r2, [sp, #4]
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	2300      	movs	r3, #0
 80013b6:	2231      	movs	r2, #49	; 0x31
 80013b8:	2109      	movs	r1, #9
 80013ba:	480a      	ldr	r0, [pc, #40]	; (80013e4 <send+0x50>)
 80013bc:	f7ff fef2 	bl	80011a4 <crc8>
 80013c0:	4603      	mov	r3, r0
 80013c2:	461a      	mov	r2, r3
 80013c4:	4b07      	ldr	r3, [pc, #28]	; (80013e4 <send+0x50>)
 80013c6:	725a      	strb	r2, [r3, #9]
	}
	HAL_UART_Transmit(&huart2, commandBuffer, sizeof(commandBuffer),10);
 80013c8:	230a      	movs	r3, #10
 80013ca:	220a      	movs	r2, #10
 80013cc:	4905      	ldr	r1, [pc, #20]	; (80013e4 <send+0x50>)
 80013ce:	4806      	ldr	r0, [pc, #24]	; (80013e8 <send+0x54>)
 80013d0:	f005 fc86 	bl	8006ce0 <HAL_UART_Transmit>
}
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20000000 	.word	0x20000000
 80013e0:	20000001 	.word	0x20000001
 80013e4:	20000174 	.word	0x20000174
 80013e8:	20000618 	.word	0x20000618
 80013ec:	00000000 	.word	0x00000000

080013f0 <Parse_DMA_All>:
	uint8_t buf[] = {id, 0xA0, 0, 0, 0, 0, 0, 0, 0, mode};
	HAL_UART_Transmit(&huart2, buf, sizeof(buf),10);
}

void Parse_DMA_All(struct motor_sensor_t* sensor, uint8_t connected)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	460b      	mov	r3, r1
 80013fa:	70fb      	strb	r3, [r7, #3]
	if (!connected)
 80013fc:	78fb      	ldrb	r3, [r7, #3]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f040 812f 	bne.w	8001662 <Parse_DMA_All+0x272>
	{
		if(sizeof(responseBufferH)>0)
			{
				sensor->leftii = responseBufferH[0];
 8001404:	4b9e      	ldr	r3, [pc, #632]	; (8001680 <Parse_DMA_All+0x290>)
 8001406:	781a      	ldrb	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	701a      	strb	r2, [r3, #0]
				sensor->leftMode = (ddsm115_mode_t)responseBufferH[1];
 800140c:	4b9c      	ldr	r3, [pc, #624]	; (8001680 <Parse_DMA_All+0x290>)
 800140e:	785a      	ldrb	r2, [r3, #1]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	709a      	strb	r2, [r3, #2]
				uint16_t current = (uint16_t)(responseBufferH[2]) << 8 | (uint16_t)(responseBufferH[3]);
 8001414:	4b9a      	ldr	r3, [pc, #616]	; (8001680 <Parse_DMA_All+0x290>)
 8001416:	789b      	ldrb	r3, [r3, #2]
 8001418:	021b      	lsls	r3, r3, #8
 800141a:	b21a      	sxth	r2, r3
 800141c:	4b98      	ldr	r3, [pc, #608]	; (8001680 <Parse_DMA_All+0x290>)
 800141e:	78db      	ldrb	r3, [r3, #3]
 8001420:	b21b      	sxth	r3, r3
 8001422:	4313      	orrs	r3, r2
 8001424:	b21b      	sxth	r3, r3
 8001426:	82fb      	strh	r3, [r7, #22]
				short currentR = current;
 8001428:	8afb      	ldrh	r3, [r7, #22]
 800142a:	82bb      	strh	r3, [r7, #20]
				if (currentR  > 32767){ currentR -= 0xFFFF; currentR--; }
				if (currentR >= 0) {
 800142c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001430:	2b00      	cmp	r3, #0
 8001432:	db14      	blt.n	800145e <Parse_DMA_All+0x6e>
					sensor->leftCurrent = (float)currentR * (float)MAX_CURRENT / 32767.0;
 8001434:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff fc4f 	bl	8000cdc <__aeabi_i2f>
 800143e:	4603      	mov	r3, r0
 8001440:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fc9d 	bl	8000d84 <__aeabi_fmul>
 800144a:	4603      	mov	r3, r0
 800144c:	498d      	ldr	r1, [pc, #564]	; (8001684 <Parse_DMA_All+0x294>)
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff fd4c 	bl	8000eec <__aeabi_fdiv>
 8001454:	4603      	mov	r3, r0
 8001456:	461a      	mov	r2, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	605a      	str	r2, [r3, #4]
 800145c:	e013      	b.n	8001486 <Parse_DMA_All+0x96>
				} else {
					sensor->leftCurrent = (float)currentR * (float)MIN_CURRENT / -32767.0;
 800145e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff fc3a 	bl	8000cdc <__aeabi_i2f>
 8001468:	4603      	mov	r3, r0
 800146a:	f04f 4141 	mov.w	r1, #3238002688	; 0xc1000000
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff fc88 	bl	8000d84 <__aeabi_fmul>
 8001474:	4603      	mov	r3, r0
 8001476:	4984      	ldr	r1, [pc, #528]	; (8001688 <Parse_DMA_All+0x298>)
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff fd37 	bl	8000eec <__aeabi_fdiv>
 800147e:	4603      	mov	r3, r0
 8001480:	461a      	mov	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	605a      	str	r2, [r3, #4]
				}
				uint16_t velocity = (uint16_t)(responseBufferH[4] << 8 | (uint16_t)(responseBufferH[5]));
 8001486:	4b7e      	ldr	r3, [pc, #504]	; (8001680 <Parse_DMA_All+0x290>)
 8001488:	791b      	ldrb	r3, [r3, #4]
 800148a:	021b      	lsls	r3, r3, #8
 800148c:	b21a      	sxth	r2, r3
 800148e:	4b7c      	ldr	r3, [pc, #496]	; (8001680 <Parse_DMA_All+0x290>)
 8001490:	795b      	ldrb	r3, [r3, #5]
 8001492:	b21b      	sxth	r3, r3
 8001494:	4313      	orrs	r3, r2
 8001496:	b21b      	sxth	r3, r3
 8001498:	827b      	strh	r3, [r7, #18]
				velocityL = velocity;
 800149a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800149e:	4b7b      	ldr	r3, [pc, #492]	; (800168c <Parse_DMA_All+0x29c>)
 80014a0:	801a      	strh	r2, [r3, #0]
				if (velocityL  > MAX_VELOCITY){ velocityL -= 0xFFFF; velocityL--; }
 80014a2:	4b7a      	ldr	r3, [pc, #488]	; (800168c <Parse_DMA_All+0x29c>)
 80014a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a8:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 80014ac:	dd11      	ble.n	80014d2 <Parse_DMA_All+0xe2>
 80014ae:	4b77      	ldr	r3, [pc, #476]	; (800168c <Parse_DMA_All+0x29c>)
 80014b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	3301      	adds	r3, #1
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	b21a      	sxth	r2, r3
 80014bc:	4b73      	ldr	r3, [pc, #460]	; (800168c <Parse_DMA_All+0x29c>)
 80014be:	801a      	strh	r2, [r3, #0]
 80014c0:	4b72      	ldr	r3, [pc, #456]	; (800168c <Parse_DMA_All+0x29c>)
 80014c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c6:	b29b      	uxth	r3, r3
 80014c8:	3b01      	subs	r3, #1
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	4b6f      	ldr	r3, [pc, #444]	; (800168c <Parse_DMA_All+0x29c>)
 80014d0:	801a      	strh	r2, [r3, #0]
				sensor->LeftVelocity = velocityL;
 80014d2:	4b6e      	ldr	r3, [pc, #440]	; (800168c <Parse_DMA_All+0x29c>)
 80014d4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	819a      	strh	r2, [r3, #12]
				sensor->Leftwinding_temp = responseBufferH[6];
 80014dc:	4b68      	ldr	r3, [pc, #416]	; (8001680 <Parse_DMA_All+0x290>)
 80014de:	799a      	ldrb	r2, [r3, #6]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	741a      	strb	r2, [r3, #16]
				sensor->Leftangle = round((float)responseBufferH[7] * (float)MAX_ANGLE / 255.0);
 80014e4:	4b66      	ldr	r3, [pc, #408]	; (8001680 <Parse_DMA_All+0x290>)
 80014e6:	79db      	ldrb	r3, [r3, #7]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fbf3 	bl	8000cd4 <__aeabi_ui2f>
 80014ee:	4603      	mov	r3, r0
 80014f0:	4967      	ldr	r1, [pc, #412]	; (8001690 <Parse_DMA_All+0x2a0>)
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fc46 	bl	8000d84 <__aeabi_fmul>
 80014f8:	4603      	mov	r3, r0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff f804 	bl	8000508 <__aeabi_f2d>
 8001500:	a35d      	add	r3, pc, #372	; (adr r3, 8001678 <Parse_DMA_All+0x288>)
 8001502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001506:	f7ff f981 	bl	800080c <__aeabi_ddiv>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	4610      	mov	r0, r2
 8001510:	4619      	mov	r1, r3
 8001512:	f008 fc53 	bl	8009dbc <round>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4610      	mov	r0, r2
 800151c:	4619      	mov	r1, r3
 800151e:	f7ff fafb 	bl	8000b18 <__aeabi_d2iz>
 8001522:	4603      	mov	r3, r0
 8001524:	b21a      	sxth	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	825a      	strh	r2, [r3, #18]
				sensor->Righterror = responseBufferH[8];
 800152a:	4b55      	ldr	r3, [pc, #340]	; (8001680 <Parse_DMA_All+0x290>)
 800152c:	7a1a      	ldrb	r2, [r3, #8]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	75da      	strb	r2, [r3, #23]
		//		sprintf(mess, "Left sensor: %d\n",sensor->LeftVelocity);
		//		HAL_UART_Transmit(&huart1,mess,sizeof(mess),HAL_MAX_DELAY);
			}
			if(sizeof(responseBufferL)>0)
			{
				sensor->reightii = responseBufferL[0];
 8001532:	4b58      	ldr	r3, [pc, #352]	; (8001694 <Parse_DMA_All+0x2a4>)
 8001534:	781a      	ldrb	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	705a      	strb	r2, [r3, #1]
				sensor->rightMode = (ddsm115_mode_t)responseBufferL[1];
 800153a:	4b56      	ldr	r3, [pc, #344]	; (8001694 <Parse_DMA_All+0x2a4>)
 800153c:	785a      	ldrb	r2, [r3, #1]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	70da      	strb	r2, [r3, #3]
				uint16_t current = (uint16_t)(responseBufferL[2]) << 8 | (uint16_t)(responseBufferL[3]);
 8001542:	4b54      	ldr	r3, [pc, #336]	; (8001694 <Parse_DMA_All+0x2a4>)
 8001544:	789b      	ldrb	r3, [r3, #2]
 8001546:	021b      	lsls	r3, r3, #8
 8001548:	b21a      	sxth	r2, r3
 800154a:	4b52      	ldr	r3, [pc, #328]	; (8001694 <Parse_DMA_All+0x2a4>)
 800154c:	78db      	ldrb	r3, [r3, #3]
 800154e:	b21b      	sxth	r3, r3
 8001550:	4313      	orrs	r3, r2
 8001552:	b21b      	sxth	r3, r3
 8001554:	823b      	strh	r3, [r7, #16]
				short currentR = current;
 8001556:	8a3b      	ldrh	r3, [r7, #16]
 8001558:	81fb      	strh	r3, [r7, #14]
				if (currentR  > 32767){ currentR -= 0xFFFF; currentR--; }
				if (currentR >= 0) {
 800155a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800155e:	2b00      	cmp	r3, #0
 8001560:	db14      	blt.n	800158c <Parse_DMA_All+0x19c>
					sensor->rightCurrent = (float)currentR * (float)MAX_CURRENT / 32767.0;
 8001562:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff fbb8 	bl	8000cdc <__aeabi_i2f>
 800156c:	4603      	mov	r3, r0
 800156e:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8001572:	4618      	mov	r0, r3
 8001574:	f7ff fc06 	bl	8000d84 <__aeabi_fmul>
 8001578:	4603      	mov	r3, r0
 800157a:	4942      	ldr	r1, [pc, #264]	; (8001684 <Parse_DMA_All+0x294>)
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fcb5 	bl	8000eec <__aeabi_fdiv>
 8001582:	4603      	mov	r3, r0
 8001584:	461a      	mov	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	609a      	str	r2, [r3, #8]
 800158a:	e013      	b.n	80015b4 <Parse_DMA_All+0x1c4>
				} else {
					sensor->rightCurrent = (float)currentR * (float)MIN_CURRENT / -32767.0;
 800158c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fba3 	bl	8000cdc <__aeabi_i2f>
 8001596:	4603      	mov	r3, r0
 8001598:	f04f 4141 	mov.w	r1, #3238002688	; 0xc1000000
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fbf1 	bl	8000d84 <__aeabi_fmul>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4938      	ldr	r1, [pc, #224]	; (8001688 <Parse_DMA_All+0x298>)
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fca0 	bl	8000eec <__aeabi_fdiv>
 80015ac:	4603      	mov	r3, r0
 80015ae:	461a      	mov	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	609a      	str	r2, [r3, #8]
				}
				uint16_t velocity = (uint16_t)(responseBufferL[4] << 8 | (uint16_t)(responseBufferL[5]));
 80015b4:	4b37      	ldr	r3, [pc, #220]	; (8001694 <Parse_DMA_All+0x2a4>)
 80015b6:	791b      	ldrb	r3, [r3, #4]
 80015b8:	021b      	lsls	r3, r3, #8
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	4b35      	ldr	r3, [pc, #212]	; (8001694 <Parse_DMA_All+0x2a4>)
 80015be:	795b      	ldrb	r3, [r3, #5]
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	4313      	orrs	r3, r2
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	81bb      	strh	r3, [r7, #12]
				velocityR = velocity;
 80015c8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80015cc:	4b32      	ldr	r3, [pc, #200]	; (8001698 <Parse_DMA_All+0x2a8>)
 80015ce:	801a      	strh	r2, [r3, #0]
				if (velocityR  > MAX_VELOCITY){ velocityR -= 0xFFFF; velocityR--; }
 80015d0:	4b31      	ldr	r3, [pc, #196]	; (8001698 <Parse_DMA_All+0x2a8>)
 80015d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015d6:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 80015da:	dd11      	ble.n	8001600 <Parse_DMA_All+0x210>
 80015dc:	4b2e      	ldr	r3, [pc, #184]	; (8001698 <Parse_DMA_All+0x2a8>)
 80015de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	3301      	adds	r3, #1
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	b21a      	sxth	r2, r3
 80015ea:	4b2b      	ldr	r3, [pc, #172]	; (8001698 <Parse_DMA_All+0x2a8>)
 80015ec:	801a      	strh	r2, [r3, #0]
 80015ee:	4b2a      	ldr	r3, [pc, #168]	; (8001698 <Parse_DMA_All+0x2a8>)
 80015f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	3b01      	subs	r3, #1
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	b21a      	sxth	r2, r3
 80015fc:	4b26      	ldr	r3, [pc, #152]	; (8001698 <Parse_DMA_All+0x2a8>)
 80015fe:	801a      	strh	r2, [r3, #0]
				sensor->RightVelocity = velocityR;
 8001600:	4b25      	ldr	r3, [pc, #148]	; (8001698 <Parse_DMA_All+0x2a8>)
 8001602:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	81da      	strh	r2, [r3, #14]
				sensor->Rightwinding_temp = responseBufferL[6];
 800160a:	4b22      	ldr	r3, [pc, #136]	; (8001694 <Parse_DMA_All+0x2a4>)
 800160c:	799a      	ldrb	r2, [r3, #6]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	745a      	strb	r2, [r3, #17]
				sensor->Rightangle = round((float)responseBufferL[7] * (float)MAX_ANGLE / 255.0);
 8001612:	4b20      	ldr	r3, [pc, #128]	; (8001694 <Parse_DMA_All+0x2a4>)
 8001614:	79db      	ldrb	r3, [r3, #7]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fb5c 	bl	8000cd4 <__aeabi_ui2f>
 800161c:	4603      	mov	r3, r0
 800161e:	491c      	ldr	r1, [pc, #112]	; (8001690 <Parse_DMA_All+0x2a0>)
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fbaf 	bl	8000d84 <__aeabi_fmul>
 8001626:	4603      	mov	r3, r0
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe ff6d 	bl	8000508 <__aeabi_f2d>
 800162e:	a312      	add	r3, pc, #72	; (adr r3, 8001678 <Parse_DMA_All+0x288>)
 8001630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001634:	f7ff f8ea 	bl	800080c <__aeabi_ddiv>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	4610      	mov	r0, r2
 800163e:	4619      	mov	r1, r3
 8001640:	f008 fbbc 	bl	8009dbc <round>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4610      	mov	r0, r2
 800164a:	4619      	mov	r1, r3
 800164c:	f7ff fa64 	bl	8000b18 <__aeabi_d2iz>
 8001650:	4603      	mov	r3, r0
 8001652:	b21a      	sxth	r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	829a      	strh	r2, [r3, #20]
				sensor->Righterror = responseBufferL[8];
 8001658:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <Parse_DMA_All+0x2a4>)
 800165a:	7a1a      	ldrb	r2, [r3, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	75da      	strb	r2, [r3, #23]
		sensor->LeftVelocity = 0;
		sensor->RightVelocity = 0;
	}


}
 8001660:	e005      	b.n	800166e <Parse_DMA_All+0x27e>
		sensor->LeftVelocity = 0;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	819a      	strh	r2, [r3, #12]
		sensor->RightVelocity = 0;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2200      	movs	r2, #0
 800166c:	81da      	strh	r2, [r3, #14]
}
 800166e:	bf00      	nop
 8001670:	3718      	adds	r7, #24
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	00000000 	.word	0x00000000
 800167c:	406fe000 	.word	0x406fe000
 8001680:	20000144 	.word	0x20000144
 8001684:	46fffe00 	.word	0x46fffe00
 8001688:	c6fffe00 	.word	0xc6fffe00
 800168c:	20000126 	.word	0x20000126
 8001690:	43b40000 	.word	0x43b40000
 8001694:	20000150 	.word	0x20000150
 8001698:	20000124 	.word	0x20000124

0800169c <setVelocity>:

uint8_t setVelocity(uint8_t id, int16_t velocity, uint8_t acceleration)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b088      	sub	sp, #32
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	71fb      	strb	r3, [r7, #7]
 80016a6:	460b      	mov	r3, r1
 80016a8:	80bb      	strh	r3, [r7, #4]
 80016aa:	4613      	mov	r3, r2
 80016ac:	71bb      	strb	r3, [r7, #6]
	if(velocity > MAX_VELOCITY) velocity = MAX_VELOCITY;
 80016ae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016b2:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 80016b6:	dd02      	ble.n	80016be <setVelocity+0x22>
 80016b8:	f44f 73a5 	mov.w	r3, #330	; 0x14a
 80016bc:	80bb      	strh	r3, [r7, #4]
	if(velocity < MIN_VELOCITY) velocity = MIN_VELOCITY;
 80016be:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016c2:	f513 7fa5 	cmn.w	r3, #330	; 0x14a
 80016c6:	da02      	bge.n	80016ce <setVelocity+0x32>
 80016c8:	f64f 63b6 	movw	r3, #65206	; 0xfeb6
 80016cc:	80bb      	strh	r3, [r7, #4]
	uint16_t velocityRecalc = abs(velocity);
 80016ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	bfb8      	it	lt
 80016d6:	425b      	neglt	r3, r3
 80016d8:	83fb      	strh	r3, [r7, #30]
	if(velocity < 0 && velocity != 0) velocityRecalc = 0xFFFF - velocityRecalc + 1;
 80016da:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	da06      	bge.n	80016f0 <setVelocity+0x54>
 80016e2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d002      	beq.n	80016f0 <setVelocity+0x54>
 80016ea:	8bfb      	ldrh	r3, [r7, #30]
 80016ec:	425b      	negs	r3, r3
 80016ee:	83fb      	strh	r3, [r7, #30]
	uint8_t velocityHighByte = (uint8_t)(velocityRecalc >> 8) & 0xFF;
 80016f0:	8bfb      	ldrh	r3, [r7, #30]
 80016f2:	0a1b      	lsrs	r3, r3, #8
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	75fb      	strb	r3, [r7, #23]
	uint8_t velocityLowByte = (uint8_t) (velocityRecalc) & 0xFF;
 80016f8:	8bfb      	ldrh	r3, [r7, #30]
 80016fa:	75bb      	strb	r3, [r7, #22]
	uint8_t buf[] = {id, 0x64, velocityHighByte, velocityLowByte, 0, 0, acceleration, 0, 0, 0};
 80016fc:	79fb      	ldrb	r3, [r7, #7]
 80016fe:	733b      	strb	r3, [r7, #12]
 8001700:	2364      	movs	r3, #100	; 0x64
 8001702:	737b      	strb	r3, [r7, #13]
 8001704:	7dfb      	ldrb	r3, [r7, #23]
 8001706:	73bb      	strb	r3, [r7, #14]
 8001708:	7dbb      	ldrb	r3, [r7, #22]
 800170a:	73fb      	strb	r3, [r7, #15]
 800170c:	2300      	movs	r3, #0
 800170e:	743b      	strb	r3, [r7, #16]
 8001710:	2300      	movs	r3, #0
 8001712:	747b      	strb	r3, [r7, #17]
 8001714:	79bb      	ldrb	r3, [r7, #6]
 8001716:	74bb      	strb	r3, [r7, #18]
 8001718:	2300      	movs	r3, #0
 800171a:	74fb      	strb	r3, [r7, #19]
 800171c:	2300      	movs	r3, #0
 800171e:	753b      	strb	r3, [r7, #20]
 8001720:	2300      	movs	r3, #0
 8001722:	757b      	strb	r3, [r7, #21]
	for(int i = 0; i < 10; i++)
 8001724:	2300      	movs	r3, #0
 8001726:	61bb      	str	r3, [r7, #24]
 8001728:	e00c      	b.n	8001744 <setVelocity+0xa8>
	{
		commandBuffer[i] = buf[i];
 800172a:	f107 020c 	add.w	r2, r7, #12
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	4413      	add	r3, r2
 8001732:	7819      	ldrb	r1, [r3, #0]
 8001734:	4a09      	ldr	r2, [pc, #36]	; (800175c <setVelocity+0xc0>)
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	4413      	add	r3, r2
 800173a:	460a      	mov	r2, r1
 800173c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 10; i++)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	3301      	adds	r3, #1
 8001742:	61bb      	str	r3, [r7, #24]
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	2b09      	cmp	r3, #9
 8001748:	ddef      	ble.n	800172a <setVelocity+0x8e>
	}
	send(1);
 800174a:	2001      	movs	r0, #1
 800174c:	f7ff fe22 	bl	8001394 <send>
	//receive();
	//parse(DDSM115_PROTOCOL_V2);
	return 0;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3720      	adds	r7, #32
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000174 	.word	0x20000174

08001760 <SR04_Init>:

SR04_PulseType pulse;
SR04_PulseType pulse2;

void SR04_Init()
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001764:	4807      	ldr	r0, [pc, #28]	; (8001784 <SR04_Init+0x24>)
 8001766:	f004 fb05 	bl	8005d74 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 800176a:	2100      	movs	r1, #0
 800176c:	4805      	ldr	r0, [pc, #20]	; (8001784 <SR04_Init+0x24>)
 800176e:	f004 fbb9 	bl	8005ee4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8001772:	4805      	ldr	r0, [pc, #20]	; (8001788 <SR04_Init+0x28>)
 8001774:	f004 fafe 	bl	8005d74 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3,TIM_CHANNEL_1);
 8001778:	2100      	movs	r1, #0
 800177a:	4803      	ldr	r0, [pc, #12]	; (8001788 <SR04_Init+0x28>)
 800177c:	f004 fbb2 	bl	8005ee4 <HAL_TIM_IC_Start_IT>
}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}
 8001784:	200004f8 	.word	0x200004f8
 8001788:	20000540 	.word	0x20000540

0800178c <SR04_Start>:
void SR04_Start()
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_SET);
 8001790:	2201      	movs	r2, #1
 8001792:	2102      	movs	r1, #2
 8001794:	480e      	ldr	r0, [pc, #56]	; (80017d0 <SR04_Start+0x44>)
 8001796:	f002 fe0e 	bl	80043b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);
 800179a:	2201      	movs	r2, #1
 800179c:	2180      	movs	r1, #128	; 0x80
 800179e:	480c      	ldr	r0, [pc, #48]	; (80017d0 <SR04_Start+0x44>)
 80017a0:	f002 fe09 	bl	80043b6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80017a4:	2001      	movs	r0, #1
 80017a6:	f001 fea5 	bl	80034f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2102      	movs	r1, #2
 80017ae:	4808      	ldr	r0, [pc, #32]	; (80017d0 <SR04_Start+0x44>)
 80017b0:	f002 fe01 	bl	80043b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);
 80017b4:	2200      	movs	r2, #0
 80017b6:	2180      	movs	r1, #128	; 0x80
 80017b8:	4805      	ldr	r0, [pc, #20]	; (80017d0 <SR04_Start+0x44>)
 80017ba:	f002 fdfc 	bl	80043b6 <HAL_GPIO_WritePin>
	pulse.rising_flag=1;
 80017be:	4b05      	ldr	r3, [pc, #20]	; (80017d4 <SR04_Start+0x48>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	731a      	strb	r2, [r3, #12]
	pulse2.rising_flag=1;
 80017c4:	4b04      	ldr	r3, [pc, #16]	; (80017d8 <SR04_Start+0x4c>)
 80017c6:	2201      	movs	r2, #1
 80017c8:	731a      	strb	r2, [r3, #12]
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40010800 	.word	0x40010800
 80017d4:	20000180 	.word	0x20000180
 80017d8:	20000190 	.word	0x20000190

080017dc <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
	if(htim==&htim2)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4a3e      	ldr	r2, [pc, #248]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x104>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d138      	bne.n	800185e <HAL_TIM_IC_CaptureCallback+0x82>
	{
		if(pulse.rising_flag)
 80017ec:	4b3d      	ldr	r3, [pc, #244]	; (80018e4 <HAL_TIM_IC_CaptureCallback+0x108>)
 80017ee:	7b1b      	ldrb	r3, [r3, #12]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d01b      	beq.n	800182c <HAL_TIM_IC_CaptureCallback+0x50>
		{
			pulse.start = HAL_TIM_ReadCapturedValue(&htim2,TIM_CHANNEL_1);
 80017f4:	2100      	movs	r1, #0
 80017f6:	483a      	ldr	r0, [pc, #232]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x104>)
 80017f8:	f004 fee2 	bl	80065c0 <HAL_TIM_ReadCapturedValue>
 80017fc:	4603      	mov	r3, r0
 80017fe:	b29a      	uxth	r2, r3
 8001800:	4b38      	ldr	r3, [pc, #224]	; (80018e4 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001802:	801a      	strh	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_FALLING);
 8001804:	4b36      	ldr	r3, [pc, #216]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	6a1a      	ldr	r2, [r3, #32]
 800180a:	4b35      	ldr	r3, [pc, #212]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x104>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f022 020a 	bic.w	r2, r2, #10
 8001812:	621a      	str	r2, [r3, #32]
 8001814:	4b32      	ldr	r3, [pc, #200]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6a1a      	ldr	r2, [r3, #32]
 800181a:	4b31      	ldr	r3, [pc, #196]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x104>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f042 0202 	orr.w	r2, r2, #2
 8001822:	621a      	str	r2, [r3, #32]
			pulse.rising_flag = 0;
 8001824:	4b2f      	ldr	r3, [pc, #188]	; (80018e4 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001826:	2200      	movs	r2, #0
 8001828:	731a      	strb	r2, [r3, #12]
 800182a:	e018      	b.n	800185e <HAL_TIM_IC_CaptureCallback+0x82>
		}
		else
		{
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
 800182c:	4b2c      	ldr	r3, [pc, #176]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x104>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6a1a      	ldr	r2, [r3, #32]
 8001832:	4b2b      	ldr	r3, [pc, #172]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f022 020a 	bic.w	r2, r2, #10
 800183a:	621a      	str	r2, [r3, #32]
 800183c:	4b28      	ldr	r3, [pc, #160]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x104>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4b27      	ldr	r3, [pc, #156]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6a12      	ldr	r2, [r2, #32]
 8001846:	621a      	str	r2, [r3, #32]
			pulse.end = HAL_TIM_ReadCapturedValue(&htim2,TIM_CHANNEL_1);
 8001848:	2100      	movs	r1, #0
 800184a:	4825      	ldr	r0, [pc, #148]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x104>)
 800184c:	f004 feb8 	bl	80065c0 <HAL_TIM_ReadCapturedValue>
 8001850:	4603      	mov	r3, r0
 8001852:	b29a      	uxth	r2, r3
 8001854:	4b23      	ldr	r3, [pc, #140]	; (80018e4 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001856:	805a      	strh	r2, [r3, #2]
			pulse.rising_flag = 1;
 8001858:	4b22      	ldr	r3, [pc, #136]	; (80018e4 <HAL_TIM_IC_CaptureCallback+0x108>)
 800185a:	2201      	movs	r2, #1
 800185c:	731a      	strb	r2, [r3, #12]
		}
	}
	if(htim==&htim3)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a21      	ldr	r2, [pc, #132]	; (80018e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d138      	bne.n	80018d8 <HAL_TIM_IC_CaptureCallback+0xfc>
	{
		if(pulse2.rising_flag)
 8001866:	4b21      	ldr	r3, [pc, #132]	; (80018ec <HAL_TIM_IC_CaptureCallback+0x110>)
 8001868:	7b1b      	ldrb	r3, [r3, #12]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d01b      	beq.n	80018a6 <HAL_TIM_IC_CaptureCallback+0xca>
		{
			pulse2.start = HAL_TIM_ReadCapturedValue(&htim3,TIM_CHANNEL_1);
 800186e:	2100      	movs	r1, #0
 8001870:	481d      	ldr	r0, [pc, #116]	; (80018e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001872:	f004 fea5 	bl	80065c0 <HAL_TIM_ReadCapturedValue>
 8001876:	4603      	mov	r3, r0
 8001878:	b29a      	uxth	r2, r3
 800187a:	4b1c      	ldr	r3, [pc, #112]	; (80018ec <HAL_TIM_IC_CaptureCallback+0x110>)
 800187c:	801a      	strh	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim3,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_FALLING);
 800187e:	4b1a      	ldr	r3, [pc, #104]	; (80018e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	6a1a      	ldr	r2, [r3, #32]
 8001884:	4b18      	ldr	r3, [pc, #96]	; (80018e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f022 020a 	bic.w	r2, r2, #10
 800188c:	621a      	str	r2, [r3, #32]
 800188e:	4b16      	ldr	r3, [pc, #88]	; (80018e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6a1a      	ldr	r2, [r3, #32]
 8001894:	4b14      	ldr	r3, [pc, #80]	; (80018e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f042 0202 	orr.w	r2, r2, #2
 800189c:	621a      	str	r2, [r3, #32]
			pulse2.rising_flag = 0;
 800189e:	4b13      	ldr	r3, [pc, #76]	; (80018ec <HAL_TIM_IC_CaptureCallback+0x110>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	731a      	strb	r2, [r3, #12]
			pulse2.rising_flag = 1;
		}
	}


}
 80018a4:	e018      	b.n	80018d8 <HAL_TIM_IC_CaptureCallback+0xfc>
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim3,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
 80018a6:	4b10      	ldr	r3, [pc, #64]	; (80018e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6a1a      	ldr	r2, [r3, #32]
 80018ac:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f022 020a 	bic.w	r2, r2, #10
 80018b4:	621a      	str	r2, [r3, #32]
 80018b6:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	4b0b      	ldr	r3, [pc, #44]	; (80018e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	6a12      	ldr	r2, [r2, #32]
 80018c0:	621a      	str	r2, [r3, #32]
			pulse2.end = HAL_TIM_ReadCapturedValue(&htim3,TIM_CHANNEL_1);
 80018c2:	2100      	movs	r1, #0
 80018c4:	4808      	ldr	r0, [pc, #32]	; (80018e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80018c6:	f004 fe7b 	bl	80065c0 <HAL_TIM_ReadCapturedValue>
 80018ca:	4603      	mov	r3, r0
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	4b07      	ldr	r3, [pc, #28]	; (80018ec <HAL_TIM_IC_CaptureCallback+0x110>)
 80018d0:	805a      	strh	r2, [r3, #2]
			pulse2.rising_flag = 1;
 80018d2:	4b06      	ldr	r3, [pc, #24]	; (80018ec <HAL_TIM_IC_CaptureCallback+0x110>)
 80018d4:	2201      	movs	r2, #1
 80018d6:	731a      	strb	r2, [r3, #12]
}
 80018d8:	bf00      	nop
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	200004f8 	.word	0x200004f8
 80018e4:	20000180 	.word	0x20000180
 80018e8:	20000540 	.word	0x20000540
 80018ec:	20000190 	.word	0x20000190

080018f0 <SR04_Calculate>:


void SR04_Calculate(SR04_PulseType *pulse)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
	if(pulse->end > pulse->start)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	885a      	ldrh	r2, [r3, #2]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	881b      	ldrh	r3, [r3, #0]
 8001900:	429a      	cmp	r2, r3
 8001902:	d908      	bls.n	8001916 <SR04_Calculate+0x26>
		pulse->cnt = pulse->end - pulse->start;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	885a      	ldrh	r2, [r3, #2]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	881b      	ldrh	r3, [r3, #0]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	b29a      	uxth	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	809a      	strh	r2, [r3, #4]
 8001914:	e00b      	b.n	800192e <SR04_Calculate+0x3e>
	else
		pulse->cnt = SR04_COUNT_PERIOD + pulse->end - pulse->start;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	885a      	ldrh	r2, [r3, #2]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	b29b      	uxth	r3, r3
 8001922:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001926:	3310      	adds	r3, #16
 8001928:	b29a      	uxth	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	809a      	strh	r2, [r3, #4]
	pulse->distance = pulse->cnt * SPEED *100 / 2.0f /1000.0f /1000.0f;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	889b      	ldrh	r3, [r3, #4]
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff f9d2 	bl	8000cdc <__aeabi_i2f>
 8001938:	4603      	mov	r3, r0
 800193a:	4910      	ldr	r1, [pc, #64]	; (800197c <SR04_Calculate+0x8c>)
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff fa21 	bl	8000d84 <__aeabi_fmul>
 8001942:	4603      	mov	r3, r0
 8001944:	490e      	ldr	r1, [pc, #56]	; (8001980 <SR04_Calculate+0x90>)
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff fa1c 	bl	8000d84 <__aeabi_fmul>
 800194c:	4603      	mov	r3, r0
 800194e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff faca 	bl	8000eec <__aeabi_fdiv>
 8001958:	4603      	mov	r3, r0
 800195a:	490a      	ldr	r1, [pc, #40]	; (8001984 <SR04_Calculate+0x94>)
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff fac5 	bl	8000eec <__aeabi_fdiv>
 8001962:	4603      	mov	r3, r0
 8001964:	4907      	ldr	r1, [pc, #28]	; (8001984 <SR04_Calculate+0x94>)
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fac0 	bl	8000eec <__aeabi_fdiv>
 800196c:	4603      	mov	r3, r0
 800196e:	461a      	mov	r2, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	609a      	str	r2, [r3, #8]
}
 8001974:	bf00      	nop
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	43aa0000 	.word	0x43aa0000
 8001980:	42c80000 	.word	0x42c80000
 8001984:	447a0000 	.word	0x447a0000

08001988 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800198e:	4b20      	ldr	r3, [pc, #128]	; (8001a10 <MX_DMA_Init+0x88>)
 8001990:	695b      	ldr	r3, [r3, #20]
 8001992:	4a1f      	ldr	r2, [pc, #124]	; (8001a10 <MX_DMA_Init+0x88>)
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	6153      	str	r3, [r2, #20]
 800199a:	4b1d      	ldr	r3, [pc, #116]	; (8001a10 <MX_DMA_Init+0x88>)
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	607b      	str	r3, [r7, #4]
 80019a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2105      	movs	r1, #5
 80019aa:	200c      	movs	r0, #12
 80019ac:	f001 fe9d 	bl	80036ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80019b0:	200c      	movs	r0, #12
 80019b2:	f001 feb6 	bl	8003722 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2105      	movs	r1, #5
 80019ba:	200d      	movs	r0, #13
 80019bc:	f001 fe95 	bl	80036ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80019c0:	200d      	movs	r0, #13
 80019c2:	f001 feae 	bl	8003722 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2105      	movs	r1, #5
 80019ca:	200e      	movs	r0, #14
 80019cc:	f001 fe8d 	bl	80036ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80019d0:	200e      	movs	r0, #14
 80019d2:	f001 fea6 	bl	8003722 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2105      	movs	r1, #5
 80019da:	200f      	movs	r0, #15
 80019dc:	f001 fe85 	bl	80036ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80019e0:	200f      	movs	r0, #15
 80019e2:	f001 fe9e 	bl	8003722 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80019e6:	2200      	movs	r2, #0
 80019e8:	2105      	movs	r1, #5
 80019ea:	2010      	movs	r0, #16
 80019ec:	f001 fe7d 	bl	80036ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80019f0:	2010      	movs	r0, #16
 80019f2:	f001 fe96 	bl	8003722 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80019f6:	2200      	movs	r2, #0
 80019f8:	2105      	movs	r1, #5
 80019fa:	2011      	movs	r0, #17
 80019fc:	f001 fe75 	bl	80036ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001a00:	2011      	movs	r0, #17
 8001a02:	f001 fe8e 	bl	8003722 <HAL_NVIC_EnableIRQ>

}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40021000 	.word	0x40021000

08001a14 <checksum>:
extern SR04_PulseType pulse2;
/* USER CODE END PTD */

/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */
uint8_t checksum(uint8_t* data, uint8_t len) {
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < len-1; i++) {
 8001a24:	2300      	movs	r3, #0
 8001a26:	73bb      	strb	r3, [r7, #14]
 8001a28:	e009      	b.n	8001a3e <checksum+0x2a>
       crc += data[i];
 8001a2a:	7bbb      	ldrb	r3, [r7, #14]
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	4413      	add	r3, r2
 8001a30:	781a      	ldrb	r2, [r3, #0]
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
 8001a34:	4413      	add	r3, r2
 8001a36:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < len-1; i++) {
 8001a38:	7bbb      	ldrb	r3, [r7, #14]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	73bb      	strb	r3, [r7, #14]
 8001a3e:	7bba      	ldrb	r2, [r7, #14]
 8001a40:	78fb      	ldrb	r3, [r7, #3]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	429a      	cmp	r2, r3
 8001a46:	dbf0      	blt.n	8001a2a <checksum+0x16>
    }
    return crc;
 8001a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3714      	adds	r7, #20
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr

08001a54 <HostMessageParse>:

void HostMessageParse(uint8_t *receiveBytes, MotorControl* motors)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
	uint8_t data[8];
	for(uint8_t i=0;i<8;i++)
 8001a5e:	2300      	movs	r3, #0
 8001a60:	75fb      	strb	r3, [r7, #23]
 8001a62:	e00b      	b.n	8001a7c <HostMessageParse+0x28>
	{
		data[i] = receiveBytes[i];
 8001a64:	7dfb      	ldrb	r3, [r7, #23]
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	441a      	add	r2, r3
 8001a6a:	7dfb      	ldrb	r3, [r7, #23]
 8001a6c:	7812      	ldrb	r2, [r2, #0]
 8001a6e:	3318      	adds	r3, #24
 8001a70:	443b      	add	r3, r7
 8001a72:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t i=0;i<8;i++)
 8001a76:	7dfb      	ldrb	r3, [r7, #23]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	75fb      	strb	r3, [r7, #23]
 8001a7c:	7dfb      	ldrb	r3, [r7, #23]
 8001a7e:	2b07      	cmp	r3, #7
 8001a80:	d9f0      	bls.n	8001a64 <HostMessageParse+0x10>
	}
	uint8_t checking = checksum(data,8);
 8001a82:	f107 030c 	add.w	r3, r7, #12
 8001a86:	2108      	movs	r1, #8
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff ffc3 	bl	8001a14 <checksum>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	75bb      	strb	r3, [r7, #22]
	if(checking==data[7])
 8001a92:	7cfb      	ldrb	r3, [r7, #19]
 8001a94:	7dba      	ldrb	r2, [r7, #22]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d117      	bne.n	8001aca <HostMessageParse+0x76>
	{
		motors->LeftID = data[1];
 8001a9a:	7b7a      	ldrb	r2, [r7, #13]
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	701a      	strb	r2, [r3, #0]
		motors->LeftSpeed = (data[2] << 8) | data[3];
 8001aa0:	7bbb      	ldrb	r3, [r7, #14]
 8001aa2:	021b      	lsls	r3, r3, #8
 8001aa4:	b21a      	sxth	r2, r3
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
 8001aa8:	b21b      	sxth	r3, r3
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	b21a      	sxth	r2, r3
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	805a      	strh	r2, [r3, #2]
		motors->RightID = data[4];
 8001ab2:	7c3a      	ldrb	r2, [r7, #16]
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	705a      	strb	r2, [r3, #1]
		motors->RightSpeed = (data[5] << 8) | data[6];
 8001ab8:	7c7b      	ldrb	r3, [r7, #17]
 8001aba:	021b      	lsls	r3, r3, #8
 8001abc:	b21a      	sxth	r2, r3
 8001abe:	7cbb      	ldrb	r3, [r7, #18]
 8001ac0:	b21b      	sxth	r3, r3
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	b21a      	sxth	r2, r3
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	809a      	strh	r2, [r3, #4]
	}
	memset(receiveBytes, 0, sizeof(receiveBytes));
 8001aca:	2204      	movs	r2, #4
 8001acc:	2100      	movs	r1, #0
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f007 fa56 	bl	8008f80 <memset>
}
 8001ad4:	bf00      	nop
 8001ad6:	3718      	adds	r7, #24
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <d80nk_read>:

void d80nk_read()
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
	GPIO_PinState pinStates[NUM_PROX];
	pinStates[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 8001ae2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ae6:	481c      	ldr	r0, [pc, #112]	; (8001b58 <d80nk_read+0x7c>)
 8001ae8:	f002 fc4e 	bl	8004388 <HAL_GPIO_ReadPin>
 8001aec:	4603      	mov	r3, r0
 8001aee:	713b      	strb	r3, [r7, #4]
	pinStates[1] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 8001af0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001af4:	4818      	ldr	r0, [pc, #96]	; (8001b58 <d80nk_read+0x7c>)
 8001af6:	f002 fc47 	bl	8004388 <HAL_GPIO_ReadPin>
 8001afa:	4603      	mov	r3, r0
 8001afc:	717b      	strb	r3, [r7, #5]
	pinStates[2] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 8001afe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b02:	4815      	ldr	r0, [pc, #84]	; (8001b58 <d80nk_read+0x7c>)
 8001b04:	f002 fc40 	bl	8004388 <HAL_GPIO_ReadPin>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	71bb      	strb	r3, [r7, #6]
	pinStates[3] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 8001b0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b10:	4811      	ldr	r0, [pc, #68]	; (8001b58 <d80nk_read+0x7c>)
 8001b12:	f002 fc39 	bl	8004388 <HAL_GPIO_ReadPin>
 8001b16:	4603      	mov	r3, r0
 8001b18:	71fb      	strb	r3, [r7, #7]
	for(int i=0; i<4;i++)
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	e013      	b.n	8001b48 <d80nk_read+0x6c>
	{
		if(pinStates[i] == GPIO_PIN_SET)
 8001b20:	1d3a      	adds	r2, r7, #4
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	4413      	add	r3, r2
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d105      	bne.n	8001b38 <d80nk_read+0x5c>
		{
			d80nk_[i] = '0';
 8001b2c:	4a0b      	ldr	r2, [pc, #44]	; (8001b5c <d80nk_read+0x80>)
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	4413      	add	r3, r2
 8001b32:	2230      	movs	r2, #48	; 0x30
 8001b34:	701a      	strb	r2, [r3, #0]
 8001b36:	e004      	b.n	8001b42 <d80nk_read+0x66>

		}
		else
		{
			d80nk_[i] = '1';
 8001b38:	4a08      	ldr	r2, [pc, #32]	; (8001b5c <d80nk_read+0x80>)
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	2231      	movs	r2, #49	; 0x31
 8001b40:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<4;i++)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	3301      	adds	r3, #1
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2b03      	cmp	r3, #3
 8001b4c:	dde8      	ble.n	8001b20 <d80nk_read+0x44>
//			sprintf(message,"Sensor ON\n");
//			HAL_UART_Transmit(&huart3, message, sizeof(message), HAL_MAX_DELAY);
		}
	}
}
 8001b4e:	bf00      	nop
 8001b50:	bf00      	nop
 8001b52:	3710      	adds	r7, #16
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40010c00 	.word	0x40010c00
 8001b5c:	200001a0 	.word	0x200001a0

08001b60 <distance_Calculate>:

void distance_Calculate()
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
	SR04_Calculate(&pulse);
 8001b64:	4810      	ldr	r0, [pc, #64]	; (8001ba8 <distance_Calculate+0x48>)
 8001b66:	f7ff fec3 	bl	80018f0 <SR04_Calculate>
	SR04_Calculate(&pulse2);
 8001b6a:	4810      	ldr	r0, [pc, #64]	; (8001bac <distance_Calculate+0x4c>)
 8001b6c:	f7ff fec0 	bl	80018f0 <SR04_Calculate>
	if(pulse.distance > 80.0) pulse.distance = 80.0;
 8001b70:	4b0d      	ldr	r3, [pc, #52]	; (8001ba8 <distance_Calculate+0x48>)
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	490e      	ldr	r1, [pc, #56]	; (8001bb0 <distance_Calculate+0x50>)
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff fac0 	bl	80010fc <__aeabi_fcmpgt>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d002      	beq.n	8001b88 <distance_Calculate+0x28>
 8001b82:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <distance_Calculate+0x48>)
 8001b84:	4a0a      	ldr	r2, [pc, #40]	; (8001bb0 <distance_Calculate+0x50>)
 8001b86:	609a      	str	r2, [r3, #8]
	if(pulse2.distance > 80.0) pulse2.distance = 80.0;
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <distance_Calculate+0x4c>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	4908      	ldr	r1, [pc, #32]	; (8001bb0 <distance_Calculate+0x50>)
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff fab4 	bl	80010fc <__aeabi_fcmpgt>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d100      	bne.n	8001b9c <distance_Calculate+0x3c>
}
 8001b9a:	e002      	b.n	8001ba2 <distance_Calculate+0x42>
	if(pulse2.distance > 80.0) pulse2.distance = 80.0;
 8001b9c:	4b03      	ldr	r3, [pc, #12]	; (8001bac <distance_Calculate+0x4c>)
 8001b9e:	4a04      	ldr	r2, [pc, #16]	; (8001bb0 <distance_Calculate+0x50>)
 8001ba0:	609a      	str	r2, [r3, #8]
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000180 	.word	0x20000180
 8001bac:	20000190 	.word	0x20000190
 8001bb0:	42a00000 	.word	0x42a00000

08001bb4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b085      	sub	sp, #20
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	4a06      	ldr	r2, [pc, #24]	; (8001bdc <vApplicationGetIdleTaskMemory+0x28>)
 8001bc4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	4a05      	ldr	r2, [pc, #20]	; (8001be0 <vApplicationGetIdleTaskMemory+0x2c>)
 8001bca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2280      	movs	r2, #128	; 0x80
 8001bd0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001bd2:	bf00      	nop
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr
 8001bdc:	20000248 	.word	0x20000248
 8001be0:	2000029c 	.word	0x2000029c

08001be4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af02      	add	r7, sp, #8
  /* definition and creation of defaultTask */
//  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
//  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);

  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate(Serial_Task, "Serial_Task_", 128, NULL, 4, &Serial_Task_Handler);
 8001bea:	4b16      	ldr	r3, [pc, #88]	; (8001c44 <MX_FREERTOS_Init+0x60>)
 8001bec:	9301      	str	r3, [sp, #4]
 8001bee:	2304      	movs	r3, #4
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	2280      	movs	r2, #128	; 0x80
 8001bf6:	4914      	ldr	r1, [pc, #80]	; (8001c48 <MX_FREERTOS_Init+0x64>)
 8001bf8:	4814      	ldr	r0, [pc, #80]	; (8001c4c <MX_FREERTOS_Init+0x68>)
 8001bfa:	f006 f927 	bl	8007e4c <xTaskCreate>
  xTaskCreate(Sensor_Task, "Sensor_Task", 128, NULL, 3,&Sensor_Task_Handler);
 8001bfe:	4b14      	ldr	r3, [pc, #80]	; (8001c50 <MX_FREERTOS_Init+0x6c>)
 8001c00:	9301      	str	r3, [sp, #4]
 8001c02:	2303      	movs	r3, #3
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	2300      	movs	r3, #0
 8001c08:	2280      	movs	r2, #128	; 0x80
 8001c0a:	4912      	ldr	r1, [pc, #72]	; (8001c54 <MX_FREERTOS_Init+0x70>)
 8001c0c:	4812      	ldr	r0, [pc, #72]	; (8001c58 <MX_FREERTOS_Init+0x74>)
 8001c0e:	f006 f91d 	bl	8007e4c <xTaskCreate>
  xTaskCreate(IMU_Task, "IMU_Task", 128, NULL, 3, IMU_Task_Handler);
 8001c12:	4b12      	ldr	r3, [pc, #72]	; (8001c5c <MX_FREERTOS_Init+0x78>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	9301      	str	r3, [sp, #4]
 8001c18:	2303      	movs	r3, #3
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	2280      	movs	r2, #128	; 0x80
 8001c20:	490f      	ldr	r1, [pc, #60]	; (8001c60 <MX_FREERTOS_Init+0x7c>)
 8001c22:	4810      	ldr	r0, [pc, #64]	; (8001c64 <MX_FREERTOS_Init+0x80>)
 8001c24:	f006 f912 	bl	8007e4c <xTaskCreate>
  xTaskCreate(Feedback_Task, "Feedback_Task", 128, NULL, 3, Feedback_Task_Handler);
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <MX_FREERTOS_Init+0x84>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	9301      	str	r3, [sp, #4]
 8001c2e:	2303      	movs	r3, #3
 8001c30:	9300      	str	r3, [sp, #0]
 8001c32:	2300      	movs	r3, #0
 8001c34:	2280      	movs	r2, #128	; 0x80
 8001c36:	490d      	ldr	r1, [pc, #52]	; (8001c6c <MX_FREERTOS_Init+0x88>)
 8001c38:	480d      	ldr	r0, [pc, #52]	; (8001c70 <MX_FREERTOS_Init+0x8c>)
 8001c3a:	f006 f907 	bl	8007e4c <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

}
 8001c3e:	bf00      	nop
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20000238 	.word	0x20000238
 8001c48:	0800a000 	.word	0x0800a000
 8001c4c:	08001da5 	.word	0x08001da5
 8001c50:	2000023c 	.word	0x2000023c
 8001c54:	0800a010 	.word	0x0800a010
 8001c58:	08001e31 	.word	0x08001e31
 8001c5c:	20000240 	.word	0x20000240
 8001c60:	0800a01c 	.word	0x0800a01c
 8001c64:	08001fd5 	.word	0x08001fd5
 8001c68:	20000244 	.word	0x20000244
 8001c6c:	0800a028 	.word	0x0800a028
 8001c70:	08001e4d 	.word	0x08001e4d

08001c74 <HAL_UART_RxCpltCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08a      	sub	sp, #40	; 0x28
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4a41      	ldr	r2, [pc, #260]	; (8001d84 <HAL_UART_RxCpltCallback+0x110>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d10e      	bne.n	8001ca2 <HAL_UART_RxCpltCallback+0x2e>
	{
		memcpy(receiveBytes, receiveBuff, sizeof(receiveBuff));
 8001c84:	4b40      	ldr	r3, [pc, #256]	; (8001d88 <HAL_UART_RxCpltCallback+0x114>)
 8001c86:	4a41      	ldr	r2, [pc, #260]	; (8001d8c <HAL_UART_RxCpltCallback+0x118>)
 8001c88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c8c:	e883 0003 	stmia.w	r3, {r0, r1}
		HostMessageParse(receiveBytes, &motors);
 8001c90:	493f      	ldr	r1, [pc, #252]	; (8001d90 <HAL_UART_RxCpltCallback+0x11c>)
 8001c92:	483d      	ldr	r0, [pc, #244]	; (8001d88 <HAL_UART_RxCpltCallback+0x114>)
 8001c94:	f7ff fede 	bl	8001a54 <HostMessageParse>
		HAL_UART_Receive_DMA(&huart1,receiveBuff,sizeof(receiveBuff));
 8001c98:	2208      	movs	r2, #8
 8001c9a:	493c      	ldr	r1, [pc, #240]	; (8001d8c <HAL_UART_RxCpltCallback+0x118>)
 8001c9c:	4839      	ldr	r0, [pc, #228]	; (8001d84 <HAL_UART_RxCpltCallback+0x110>)
 8001c9e:	f005 f8aa 	bl	8006df6 <HAL_UART_Receive_DMA>
	}

	if(huart == &huart2)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a3b      	ldr	r2, [pc, #236]	; (8001d94 <HAL_UART_RxCpltCallback+0x120>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d168      	bne.n	8001d7c <HAL_UART_RxCpltCallback+0x108>
	{
		short len = strlen(responseBuffer);
 8001caa:	483b      	ldr	r0, [pc, #236]	; (8001d98 <HAL_UART_RxCpltCallback+0x124>)
 8001cac:	f7fe fac0 	bl	8000230 <strlen>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	847b      	strh	r3, [r7, #34]	; 0x22
		short arraysz=sizeof(responseBuffer)/sizeof(*responseBuffer);
 8001cb4:	2319      	movs	r3, #25
 8001cb6:	843b      	strh	r3, [r7, #32]
		for(int i=0;i<arraysz;i++)
 8001cb8:	2300      	movs	r3, #0
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24
 8001cbc:	e04f      	b.n	8001d5e <HAL_UART_RxCpltCallback+0xea>
		{
			if(responseBuffer[i]==motors.LeftID)
 8001cbe:	4a36      	ldr	r2, [pc, #216]	; (8001d98 <HAL_UART_RxCpltCallback+0x124>)
 8001cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc2:	4413      	add	r3, r2
 8001cc4:	781a      	ldrb	r2, [r3, #0]
 8001cc6:	4b32      	ldr	r3, [pc, #200]	; (8001d90 <HAL_UART_RxCpltCallback+0x11c>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d11e      	bne.n	8001d0c <HAL_UART_RxCpltCallback+0x98>
			{
				uint8_t sigmentBuffer[10];
				memcpy(sigmentBuffer, &responseBuffer[i], 10);
 8001cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd0:	4a31      	ldr	r2, [pc, #196]	; (8001d98 <HAL_UART_RxCpltCallback+0x124>)
 8001cd2:	441a      	add	r2, r3
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	6810      	ldr	r0, [r2, #0]
 8001cda:	6851      	ldr	r1, [r2, #4]
 8001cdc:	c303      	stmia	r3!, {r0, r1}
 8001cde:	8912      	ldrh	r2, [r2, #8]
 8001ce0:	801a      	strh	r2, [r3, #0]
				uint8_t checking = checkCRC(&sigmentBuffer);
 8001ce2:	f107 0314 	add.w	r3, r7, #20
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff fb16 	bl	8001318 <checkCRC>
 8001cec:	4603      	mov	r3, r0
 8001cee:	77bb      	strb	r3, [r7, #30]
				if(checking)
 8001cf0:	7fbb      	ldrb	r3, [r7, #30]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d030      	beq.n	8001d58 <HAL_UART_RxCpltCallback+0xe4>
				{
					memcpy(responseBufferL, &responseBuffer[i], 10);
 8001cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf8:	4a27      	ldr	r2, [pc, #156]	; (8001d98 <HAL_UART_RxCpltCallback+0x124>)
 8001cfa:	441a      	add	r2, r3
 8001cfc:	4b27      	ldr	r3, [pc, #156]	; (8001d9c <HAL_UART_RxCpltCallback+0x128>)
 8001cfe:	6810      	ldr	r0, [r2, #0]
 8001d00:	6851      	ldr	r1, [r2, #4]
 8001d02:	6018      	str	r0, [r3, #0]
 8001d04:	6059      	str	r1, [r3, #4]
 8001d06:	8912      	ldrh	r2, [r2, #8]
 8001d08:	811a      	strh	r2, [r3, #8]
 8001d0a:	e025      	b.n	8001d58 <HAL_UART_RxCpltCallback+0xe4>
				}
			}
			else if(responseBuffer[i]==motors.RightID)
 8001d0c:	4a22      	ldr	r2, [pc, #136]	; (8001d98 <HAL_UART_RxCpltCallback+0x124>)
 8001d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d10:	4413      	add	r3, r2
 8001d12:	781a      	ldrb	r2, [r3, #0]
 8001d14:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <HAL_UART_RxCpltCallback+0x11c>)
 8001d16:	785b      	ldrb	r3, [r3, #1]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d11d      	bne.n	8001d58 <HAL_UART_RxCpltCallback+0xe4>
			{
				uint8_t sigmentBuffer[10];
				memcpy(sigmentBuffer, &responseBuffer[i], 10);
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1e:	4a1e      	ldr	r2, [pc, #120]	; (8001d98 <HAL_UART_RxCpltCallback+0x124>)
 8001d20:	441a      	add	r2, r3
 8001d22:	f107 0308 	add.w	r3, r7, #8
 8001d26:	6810      	ldr	r0, [r2, #0]
 8001d28:	6851      	ldr	r1, [r2, #4]
 8001d2a:	c303      	stmia	r3!, {r0, r1}
 8001d2c:	8912      	ldrh	r2, [r2, #8]
 8001d2e:	801a      	strh	r2, [r3, #0]
				uint8_t checking = checkCRC(&sigmentBuffer);
 8001d30:	f107 0308 	add.w	r3, r7, #8
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff faef 	bl	8001318 <checkCRC>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	77fb      	strb	r3, [r7, #31]
				if(checking)
 8001d3e:	7ffb      	ldrb	r3, [r7, #31]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d009      	beq.n	8001d58 <HAL_UART_RxCpltCallback+0xe4>
				{
					memcpy(responseBufferH, &responseBuffer[i], 10);
 8001d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d46:	4a14      	ldr	r2, [pc, #80]	; (8001d98 <HAL_UART_RxCpltCallback+0x124>)
 8001d48:	441a      	add	r2, r3
 8001d4a:	4b15      	ldr	r3, [pc, #84]	; (8001da0 <HAL_UART_RxCpltCallback+0x12c>)
 8001d4c:	6810      	ldr	r0, [r2, #0]
 8001d4e:	6851      	ldr	r1, [r2, #4]
 8001d50:	6018      	str	r0, [r3, #0]
 8001d52:	6059      	str	r1, [r3, #4]
 8001d54:	8912      	ldrh	r2, [r2, #8]
 8001d56:	811a      	strh	r2, [r3, #8]
		for(int i=0;i<arraysz;i++)
 8001d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d5e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d64:	429a      	cmp	r2, r3
 8001d66:	dbaa      	blt.n	8001cbe <HAL_UART_RxCpltCallback+0x4a>
				}
			}
		}
		memset(responseBuffer, 0, sizeof(responseBuffer));
 8001d68:	2219      	movs	r2, #25
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	480a      	ldr	r0, [pc, #40]	; (8001d98 <HAL_UART_RxCpltCallback+0x124>)
 8001d6e:	f007 f907 	bl	8008f80 <memset>
		HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 8001d72:	2219      	movs	r2, #25
 8001d74:	4908      	ldr	r1, [pc, #32]	; (8001d98 <HAL_UART_RxCpltCallback+0x124>)
 8001d76:	4807      	ldr	r0, [pc, #28]	; (8001d94 <HAL_UART_RxCpltCallback+0x120>)
 8001d78:	f005 f83d 	bl	8006df6 <HAL_UART_Receive_DMA>
	}
}
 8001d7c:	bf00      	nop
 8001d7e:	3728      	adds	r7, #40	; 0x28
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	200005d0 	.word	0x200005d0
 8001d88:	200001a4 	.word	0x200001a4
 8001d8c:	200001ac 	.word	0x200001ac
 8001d90:	200001b4 	.word	0x200001b4
 8001d94:	20000618 	.word	0x20000618
 8001d98:	20000128 	.word	0x20000128
 8001d9c:	20000150 	.word	0x20000150
 8001da0:	20000144 	.word	0x20000144

08001da4 <Serial_Task>:

void Serial_Task(void *argument)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(&huart1,receiveBuff,sizeof(receiveBuff));
 8001dac:	2208      	movs	r2, #8
 8001dae:	4919      	ldr	r1, [pc, #100]	; (8001e14 <Serial_Task+0x70>)
 8001db0:	4819      	ldr	r0, [pc, #100]	; (8001e18 <Serial_Task+0x74>)
 8001db2:	f005 f820 	bl	8006df6 <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 8001db6:	2219      	movs	r2, #25
 8001db8:	4918      	ldr	r1, [pc, #96]	; (8001e1c <Serial_Task+0x78>)
 8001dba:	4819      	ldr	r0, [pc, #100]	; (8001e20 <Serial_Task+0x7c>)
 8001dbc:	f005 f81b 	bl	8006df6 <HAL_UART_Receive_DMA>
	while(1)
	{
	  setVelocity(motors.LeftID, motors.LeftSpeed, 0);
 8001dc0:	4b18      	ldr	r3, [pc, #96]	; (8001e24 <Serial_Task+0x80>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	4b17      	ldr	r3, [pc, #92]	; (8001e24 <Serial_Task+0x80>)
 8001dc8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	4619      	mov	r1, r3
 8001dd0:	f7ff fc64 	bl	800169c <setVelocity>
	  vTaskDelay(L_R_delay);
 8001dd4:	4b14      	ldr	r3, [pc, #80]	; (8001e28 <Serial_Task+0x84>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f006 f96d 	bl	80080b8 <vTaskDelay>
	  setVelocity(motors.RightID, motors.RightSpeed, 0);
 8001dde:	4b11      	ldr	r3, [pc, #68]	; (8001e24 <Serial_Task+0x80>)
 8001de0:	785b      	ldrb	r3, [r3, #1]
 8001de2:	4618      	mov	r0, r3
 8001de4:	4b0f      	ldr	r3, [pc, #60]	; (8001e24 <Serial_Task+0x80>)
 8001de6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	4619      	mov	r1, r3
 8001dee:	f7ff fc55 	bl	800169c <setVelocity>
	  receiveFromBuffer();
 8001df2:	f7ff fabd 	bl	8001370 <receiveFromBuffer>
	  Parse_DMA_All(&wheelsensor, 0);
 8001df6:	2100      	movs	r1, #0
 8001df8:	480c      	ldr	r0, [pc, #48]	; (8001e2c <Serial_Task+0x88>)
 8001dfa:	f7ff faf9 	bl	80013f0 <Parse_DMA_All>
//	  uint8_t str[20];
//	  sprintf(str, "speed: %d\n", (int)wheelsensor.LeftVelocity);
//	  HAL_UART_Transmit(&huart3, str, sizeof(str), HAL_MAX_DELAY);
	  HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 8001dfe:	2219      	movs	r2, #25
 8001e00:	4906      	ldr	r1, [pc, #24]	; (8001e1c <Serial_Task+0x78>)
 8001e02:	4807      	ldr	r0, [pc, #28]	; (8001e20 <Serial_Task+0x7c>)
 8001e04:	f004 fff7 	bl	8006df6 <HAL_UART_Receive_DMA>
	  HAL_UART_Receive_DMA(&huart1,receiveBuff,sizeof(receiveBuff));
 8001e08:	2208      	movs	r2, #8
 8001e0a:	4902      	ldr	r1, [pc, #8]	; (8001e14 <Serial_Task+0x70>)
 8001e0c:	4802      	ldr	r0, [pc, #8]	; (8001e18 <Serial_Task+0x74>)
 8001e0e:	f004 fff2 	bl	8006df6 <HAL_UART_Receive_DMA>
	{
 8001e12:	e7d5      	b.n	8001dc0 <Serial_Task+0x1c>
 8001e14:	200001ac 	.word	0x200001ac
 8001e18:	200005d0 	.word	0x200005d0
 8001e1c:	20000128 	.word	0x20000128
 8001e20:	20000618 	.word	0x20000618
 8001e24:	200001b4 	.word	0x200001b4
 8001e28:	20000004 	.word	0x20000004
 8001e2c:	2000015c 	.word	0x2000015c

08001e30 <Sensor_Task>:
	}
}

void Sensor_Task(void *argument)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
	SR04_Init();
 8001e38:	f7ff fc92 	bl	8001760 <SR04_Init>
	while(1)
	{
		SR04_Start();
 8001e3c:	f7ff fca6 	bl	800178c <SR04_Start>
		d80nk_read();
 8001e40:	f7ff fe4c 	bl	8001adc <d80nk_read>
		distance_Calculate();
 8001e44:	f7ff fe8c 	bl	8001b60 <distance_Calculate>
		SR04_Start();
 8001e48:	e7f8      	b.n	8001e3c <Sensor_Task+0xc>
	...

08001e4c <Feedback_Task>:
//		HAL_UART_Transmit(&huart3, str, sizeof(str), HAL_MAX_DELAY);
	}
}

void Feedback_Task(void *argument)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08c      	sub	sp, #48	; 0x30
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
	uint32_t tick_delay = pdMS_TO_TICKS(200);
 8001e54:	23c8      	movs	r3, #200	; 0xc8
 8001e56:	62fb      	str	r3, [r7, #44]	; 0x2c
	while(1)
	{
		uint8_t sendData[30];
		sendData[0] = 0x00;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	733b      	strb	r3, [r7, #12]
		sendData[1] = (wheelsensor.leftii) & 0xFF;
 8001e5c:	4b57      	ldr	r3, [pc, #348]	; (8001fbc <Feedback_Task+0x170>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	737b      	strb	r3, [r7, #13]
		sendData[2] = ((wheelsensor.LeftVelocity)>>8) & 0xFF;
 8001e62:	4b56      	ldr	r3, [pc, #344]	; (8001fbc <Feedback_Task+0x170>)
 8001e64:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001e68:	121b      	asrs	r3, r3, #8
 8001e6a:	b21b      	sxth	r3, r3
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	73bb      	strb	r3, [r7, #14]
		sendData[3] = wheelsensor.LeftVelocity & 0xFF;
 8001e70:	4b52      	ldr	r3, [pc, #328]	; (8001fbc <Feedback_Task+0x170>)
 8001e72:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	73fb      	strb	r3, [r7, #15]
		sendData[4] = wheelsensor.reightii & 0xFF;
 8001e7a:	4b50      	ldr	r3, [pc, #320]	; (8001fbc <Feedback_Task+0x170>)
 8001e7c:	785b      	ldrb	r3, [r3, #1]
 8001e7e:	743b      	strb	r3, [r7, #16]
		sendData[5] = ((wheelsensor.RightVelocity)>>8) & 0xFF;
 8001e80:	4b4e      	ldr	r3, [pc, #312]	; (8001fbc <Feedback_Task+0x170>)
 8001e82:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001e86:	121b      	asrs	r3, r3, #8
 8001e88:	b21b      	sxth	r3, r3
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	747b      	strb	r3, [r7, #17]
		sendData[6] = wheelsensor.RightVelocity & 0xFF;
 8001e8e:	4b4b      	ldr	r3, [pc, #300]	; (8001fbc <Feedback_Task+0x170>)
 8001e90:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	74bb      	strb	r3, [r7, #18]
		sendData[7] = (MPU6050.Accel_X_RAW >> 8) & 0xFF;
 8001e98:	4b49      	ldr	r3, [pc, #292]	; (8001fc0 <Feedback_Task+0x174>)
 8001e9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e9e:	121b      	asrs	r3, r3, #8
 8001ea0:	b21b      	sxth	r3, r3
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	74fb      	strb	r3, [r7, #19]
		sendData[8] = MPU6050.Accel_X_RAW & 0XFF;
 8001ea6:	4b46      	ldr	r3, [pc, #280]	; (8001fc0 <Feedback_Task+0x174>)
 8001ea8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	753b      	strb	r3, [r7, #20]
		sendData[9] = (MPU6050.Accel_Y_RAW >> 8) & 0XFF;
 8001eb0:	4b43      	ldr	r3, [pc, #268]	; (8001fc0 <Feedback_Task+0x174>)
 8001eb2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001eb6:	121b      	asrs	r3, r3, #8
 8001eb8:	b21b      	sxth	r3, r3
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	757b      	strb	r3, [r7, #21]
		sendData[10] = MPU6050.Accel_Y_RAW & 0xFF;
 8001ebe:	4b40      	ldr	r3, [pc, #256]	; (8001fc0 <Feedback_Task+0x174>)
 8001ec0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	75bb      	strb	r3, [r7, #22]
		sendData[11] = (MPU6050.Accel_Z_RAW >> 8) & 0xFF;
 8001ec8:	4b3d      	ldr	r3, [pc, #244]	; (8001fc0 <Feedback_Task+0x174>)
 8001eca:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ece:	121b      	asrs	r3, r3, #8
 8001ed0:	b21b      	sxth	r3, r3
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	75fb      	strb	r3, [r7, #23]
		sendData[12] = MPU6050.Accel_Z_RAW & 0xFF;
 8001ed6:	4b3a      	ldr	r3, [pc, #232]	; (8001fc0 <Feedback_Task+0x174>)
 8001ed8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	763b      	strb	r3, [r7, #24]
		sendData[13] = (MPU6050.Gyro_X_RAW >> 8) & 0XFF;
 8001ee0:	4b37      	ldr	r3, [pc, #220]	; (8001fc0 <Feedback_Task+0x174>)
 8001ee2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001ee6:	121b      	asrs	r3, r3, #8
 8001ee8:	b21b      	sxth	r3, r3
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	767b      	strb	r3, [r7, #25]
		sendData[14] = MPU6050.Gyro_X_RAW & 0xFF;
 8001eee:	4b34      	ldr	r3, [pc, #208]	; (8001fc0 <Feedback_Task+0x174>)
 8001ef0:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	76bb      	strb	r3, [r7, #26]
		sendData[15] = (MPU6050.Gyro_Y_RAW >> 8) & 0XFF;
 8001ef8:	4b31      	ldr	r3, [pc, #196]	; (8001fc0 <Feedback_Task+0x174>)
 8001efa:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001efe:	121b      	asrs	r3, r3, #8
 8001f00:	b21b      	sxth	r3, r3
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	76fb      	strb	r3, [r7, #27]
		sendData[16] = MPU6050.Gyro_Y_RAW & 0xFF;
 8001f06:	4b2e      	ldr	r3, [pc, #184]	; (8001fc0 <Feedback_Task+0x174>)
 8001f08:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	773b      	strb	r3, [r7, #28]
		sendData[17] = (MPU6050.Gyro_Z_RAW >> 8) & 0XFF;
 8001f10:	4b2b      	ldr	r3, [pc, #172]	; (8001fc0 <Feedback_Task+0x174>)
 8001f12:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001f16:	121b      	asrs	r3, r3, #8
 8001f18:	b21b      	sxth	r3, r3
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	777b      	strb	r3, [r7, #29]
		sendData[18] = MPU6050.Gyro_Z_RAW & 0xFF;
 8001f1e:	4b28      	ldr	r3, [pc, #160]	; (8001fc0 <Feedback_Task+0x174>)
 8001f20:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	77bb      	strb	r3, [r7, #30]
		sendData[19] = (((int)pulse.distance) >> 8) & 0xFF;
 8001f28:	4b26      	ldr	r3, [pc, #152]	; (8001fc4 <Feedback_Task+0x178>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff f8ef 	bl	8001110 <__aeabi_f2iz>
 8001f32:	4603      	mov	r3, r0
 8001f34:	121b      	asrs	r3, r3, #8
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	77fb      	strb	r3, [r7, #31]
		sendData[20] = ((int)pulse.distance) & 0xFF;
 8001f3a:	4b22      	ldr	r3, [pc, #136]	; (8001fc4 <Feedback_Task+0x178>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff f8e6 	bl	8001110 <__aeabi_f2iz>
 8001f44:	4603      	mov	r3, r0
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	f887 3020 	strb.w	r3, [r7, #32]
		sendData[21] = (((int)pulse2.distance) >> 8) & 0xFF;
 8001f4c:	4b1e      	ldr	r3, [pc, #120]	; (8001fc8 <Feedback_Task+0x17c>)
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff f8dd 	bl	8001110 <__aeabi_f2iz>
 8001f56:	4603      	mov	r3, r0
 8001f58:	121b      	asrs	r3, r3, #8
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		sendData[22] = ((int)pulse2.distance) & 0xFF;
 8001f60:	4b19      	ldr	r3, [pc, #100]	; (8001fc8 <Feedback_Task+0x17c>)
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff f8d3 	bl	8001110 <__aeabi_f2iz>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		sendData[23] = d80nk_[0] & 0xFF;
 8001f72:	4b16      	ldr	r3, [pc, #88]	; (8001fcc <Feedback_Task+0x180>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		sendData[24] = d80nk_[1] & 0xFF;
 8001f7a:	4b14      	ldr	r3, [pc, #80]	; (8001fcc <Feedback_Task+0x180>)
 8001f7c:	785b      	ldrb	r3, [r3, #1]
 8001f7e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		sendData[25] = d80nk_[2] & 0xFF;
 8001f82:	4b12      	ldr	r3, [pc, #72]	; (8001fcc <Feedback_Task+0x180>)
 8001f84:	789b      	ldrb	r3, [r3, #2]
 8001f86:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		sendData[26] = d80nk_[3] & 0xFF;
 8001f8a:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <Feedback_Task+0x180>)
 8001f8c:	78db      	ldrb	r3, [r3, #3]
 8001f8e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		sendData[27] = checksum(sendData, 28);
 8001f92:	f107 030c 	add.w	r3, r7, #12
 8001f96:	211c      	movs	r1, #28
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff fd3b 	bl	8001a14 <checksum>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		HAL_UART_Transmit(&huart1, sendData, 28, HAL_MAX_DELAY);
 8001fa4:	f107 010c 	add.w	r1, r7, #12
 8001fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fac:	221c      	movs	r2, #28
 8001fae:	4808      	ldr	r0, [pc, #32]	; (8001fd0 <Feedback_Task+0x184>)
 8001fb0:	f004 fe96 	bl	8006ce0 <HAL_UART_Transmit>
		vTaskDelay(tick_delay);
 8001fb4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001fb6:	f006 f87f 	bl	80080b8 <vTaskDelay>
	{
 8001fba:	e74d      	b.n	8001e58 <Feedback_Task+0xc>
 8001fbc:	2000015c 	.word	0x2000015c
 8001fc0:	200001c0 	.word	0x200001c0
 8001fc4:	20000180 	.word	0x20000180
 8001fc8:	20000190 	.word	0x20000190
 8001fcc:	200001a0 	.word	0x200001a0
 8001fd0:	200005d0 	.word	0x200005d0

08001fd4 <IMU_Task>:
	}
}

void IMU_Task(void *argument)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b08c      	sub	sp, #48	; 0x30
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
	uint32_t tick_delay = pdMS_TO_TICKS(500);
 8001fdc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (MPU6050_Init(&hi2c1) == 1)
 8001fe2:	e010      	b.n	8002006 <IMU_Task+0x32>
	{
	  uint8_t message[30];
	  sprintf(message,"Device not found. Retry...\n");
 8001fe4:	f107 030c 	add.w	r3, r7, #12
 8001fe8:	490c      	ldr	r1, [pc, #48]	; (800201c <IMU_Task+0x48>)
 8001fea:	4618      	mov	r0, r3
 8001fec:	f006 ffa8 	bl	8008f40 <siprintf>
	  HAL_UART_Transmit(&huart3, message, sizeof(message), HAL_MAX_DELAY);
 8001ff0:	f107 010c 	add.w	r1, r7, #12
 8001ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff8:	221e      	movs	r2, #30
 8001ffa:	4809      	ldr	r0, [pc, #36]	; (8002020 <IMU_Task+0x4c>)
 8001ffc:	f004 fe70 	bl	8006ce0 <HAL_UART_Transmit>
	  vTaskDelay(tick_delay);
 8002000:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002002:	f006 f859 	bl	80080b8 <vTaskDelay>
	while (MPU6050_Init(&hi2c1) == 1)
 8002006:	4807      	ldr	r0, [pc, #28]	; (8002024 <IMU_Task+0x50>)
 8002008:	f000 f93b 	bl	8002282 <MPU6050_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b01      	cmp	r3, #1
 8002010:	d0e8      	beq.n	8001fe4 <IMU_Task+0x10>
	};
	while(1)
	{
		MPU6050_Read_All(&hi2c1, &MPU6050);
 8002012:	4905      	ldr	r1, [pc, #20]	; (8002028 <IMU_Task+0x54>)
 8002014:	4803      	ldr	r0, [pc, #12]	; (8002024 <IMU_Task+0x50>)
 8002016:	f000 f98b 	bl	8002330 <MPU6050_Read_All>
 800201a:	e7fa      	b.n	8002012 <IMU_Task+0x3e>
 800201c:	0800a038 	.word	0x0800a038
 8002020:	20000660 	.word	0x20000660
 8002024:	2000049c 	.word	0x2000049c
 8002028:	200001c0 	.word	0x200001c0

0800202c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b088      	sub	sp, #32
 8002030:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002032:	f107 0310 	add.w	r3, r7, #16
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	605a      	str	r2, [r3, #4]
 800203c:	609a      	str	r2, [r3, #8]
 800203e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002040:	4b23      	ldr	r3, [pc, #140]	; (80020d0 <MX_GPIO_Init+0xa4>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	4a22      	ldr	r2, [pc, #136]	; (80020d0 <MX_GPIO_Init+0xa4>)
 8002046:	f043 0320 	orr.w	r3, r3, #32
 800204a:	6193      	str	r3, [r2, #24]
 800204c:	4b20      	ldr	r3, [pc, #128]	; (80020d0 <MX_GPIO_Init+0xa4>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	f003 0320 	and.w	r3, r3, #32
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002058:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <MX_GPIO_Init+0xa4>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	4a1c      	ldr	r2, [pc, #112]	; (80020d0 <MX_GPIO_Init+0xa4>)
 800205e:	f043 0304 	orr.w	r3, r3, #4
 8002062:	6193      	str	r3, [r2, #24]
 8002064:	4b1a      	ldr	r3, [pc, #104]	; (80020d0 <MX_GPIO_Init+0xa4>)
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002070:	4b17      	ldr	r3, [pc, #92]	; (80020d0 <MX_GPIO_Init+0xa4>)
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	4a16      	ldr	r2, [pc, #88]	; (80020d0 <MX_GPIO_Init+0xa4>)
 8002076:	f043 0308 	orr.w	r3, r3, #8
 800207a:	6193      	str	r3, [r2, #24]
 800207c:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <MX_GPIO_Init+0xa4>)
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	f003 0308 	and.w	r3, r3, #8
 8002084:	607b      	str	r3, [r7, #4]
 8002086:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 8002088:	2200      	movs	r2, #0
 800208a:	2182      	movs	r1, #130	; 0x82
 800208c:	4811      	ldr	r0, [pc, #68]	; (80020d4 <MX_GPIO_Init+0xa8>)
 800208e:	f002 f992 	bl	80043b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 8002092:	2382      	movs	r3, #130	; 0x82
 8002094:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002096:	2301      	movs	r3, #1
 8002098:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209a:	2300      	movs	r3, #0
 800209c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209e:	2302      	movs	r3, #2
 80020a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a2:	f107 0310 	add.w	r3, r7, #16
 80020a6:	4619      	mov	r1, r3
 80020a8:	480a      	ldr	r0, [pc, #40]	; (80020d4 <MX_GPIO_Init+0xa8>)
 80020aa:	f001 ffd9 	bl	8004060 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80020ae:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80020b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020bc:	f107 0310 	add.w	r3, r7, #16
 80020c0:	4619      	mov	r1, r3
 80020c2:	4805      	ldr	r0, [pc, #20]	; (80020d8 <MX_GPIO_Init+0xac>)
 80020c4:	f001 ffcc 	bl	8004060 <HAL_GPIO_Init>

}
 80020c8:	bf00      	nop
 80020ca:	3720      	adds	r7, #32
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40021000 	.word	0x40021000
 80020d4:	40010800 	.word	0x40010800
 80020d8:	40010c00 	.word	0x40010c00

080020dc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020e0:	4b12      	ldr	r3, [pc, #72]	; (800212c <MX_I2C1_Init+0x50>)
 80020e2:	4a13      	ldr	r2, [pc, #76]	; (8002130 <MX_I2C1_Init+0x54>)
 80020e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80020e6:	4b11      	ldr	r3, [pc, #68]	; (800212c <MX_I2C1_Init+0x50>)
 80020e8:	4a12      	ldr	r2, [pc, #72]	; (8002134 <MX_I2C1_Init+0x58>)
 80020ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020ec:	4b0f      	ldr	r3, [pc, #60]	; (800212c <MX_I2C1_Init+0x50>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80020f2:	4b0e      	ldr	r3, [pc, #56]	; (800212c <MX_I2C1_Init+0x50>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020f8:	4b0c      	ldr	r3, [pc, #48]	; (800212c <MX_I2C1_Init+0x50>)
 80020fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002100:	4b0a      	ldr	r3, [pc, #40]	; (800212c <MX_I2C1_Init+0x50>)
 8002102:	2200      	movs	r2, #0
 8002104:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002106:	4b09      	ldr	r3, [pc, #36]	; (800212c <MX_I2C1_Init+0x50>)
 8002108:	2200      	movs	r2, #0
 800210a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800210c:	4b07      	ldr	r3, [pc, #28]	; (800212c <MX_I2C1_Init+0x50>)
 800210e:	2200      	movs	r2, #0
 8002110:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002112:	4b06      	ldr	r3, [pc, #24]	; (800212c <MX_I2C1_Init+0x50>)
 8002114:	2200      	movs	r2, #0
 8002116:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002118:	4804      	ldr	r0, [pc, #16]	; (800212c <MX_I2C1_Init+0x50>)
 800211a:	f002 f965 	bl	80043e8 <HAL_I2C_Init>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002124:	f000 f8a8 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002128:	bf00      	nop
 800212a:	bd80      	pop	{r7, pc}
 800212c:	2000049c 	.word	0x2000049c
 8002130:	40005400 	.word	0x40005400
 8002134:	00061a80 	.word	0x00061a80

08002138 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002140:	f107 0310 	add.w	r3, r7, #16
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	605a      	str	r2, [r3, #4]
 800214a:	609a      	str	r2, [r3, #8]
 800214c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a15      	ldr	r2, [pc, #84]	; (80021a8 <HAL_I2C_MspInit+0x70>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d123      	bne.n	80021a0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002158:	4b14      	ldr	r3, [pc, #80]	; (80021ac <HAL_I2C_MspInit+0x74>)
 800215a:	699b      	ldr	r3, [r3, #24]
 800215c:	4a13      	ldr	r2, [pc, #76]	; (80021ac <HAL_I2C_MspInit+0x74>)
 800215e:	f043 0308 	orr.w	r3, r3, #8
 8002162:	6193      	str	r3, [r2, #24]
 8002164:	4b11      	ldr	r3, [pc, #68]	; (80021ac <HAL_I2C_MspInit+0x74>)
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	f003 0308 	and.w	r3, r3, #8
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002170:	23c0      	movs	r3, #192	; 0xc0
 8002172:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002174:	2312      	movs	r3, #18
 8002176:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002178:	2303      	movs	r3, #3
 800217a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800217c:	f107 0310 	add.w	r3, r7, #16
 8002180:	4619      	mov	r1, r3
 8002182:	480b      	ldr	r0, [pc, #44]	; (80021b0 <HAL_I2C_MspInit+0x78>)
 8002184:	f001 ff6c 	bl	8004060 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002188:	4b08      	ldr	r3, [pc, #32]	; (80021ac <HAL_I2C_MspInit+0x74>)
 800218a:	69db      	ldr	r3, [r3, #28]
 800218c:	4a07      	ldr	r2, [pc, #28]	; (80021ac <HAL_I2C_MspInit+0x74>)
 800218e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002192:	61d3      	str	r3, [r2, #28]
 8002194:	4b05      	ldr	r3, [pc, #20]	; (80021ac <HAL_I2C_MspInit+0x74>)
 8002196:	69db      	ldr	r3, [r3, #28]
 8002198:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80021a0:	bf00      	nop
 80021a2:	3720      	adds	r7, #32
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	40005400 	.word	0x40005400
 80021ac:	40021000 	.word	0x40021000
 80021b0:	40010c00 	.word	0x40010c00

080021b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021b8:	f001 f93a 	bl	8003430 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021bc:	f000 f817 	bl	80021ee <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021c0:	f7ff ff34 	bl	800202c <MX_GPIO_Init>
  MX_DMA_Init();
 80021c4:	f7ff fbe0 	bl	8001988 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80021c8:	f000 feb4 	bl	8002f34 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80021cc:	f000 fedc 	bl	8002f88 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80021d0:	f000 ff04 	bl	8002fdc <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80021d4:	f7ff ff82 	bl	80020dc <MX_I2C1_Init>
  MX_TIM2_Init();
 80021d8:	f000 fcea 	bl	8002bb0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80021dc:	f000 fd58 	bl	8002c90 <MX_TIM3_Init>
  MX_TIM4_Init();
 80021e0:	f000 fdc6 	bl	8002d70 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80021e4:	f7ff fcfe 	bl	8001be4 <MX_FREERTOS_Init>

  /* Start scheduler */
  vTaskStartScheduler();
 80021e8:	f005 ff9a 	bl	8008120 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80021ec:	e7fe      	b.n	80021ec <main+0x38>

080021ee <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b090      	sub	sp, #64	; 0x40
 80021f2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021f4:	f107 0318 	add.w	r3, r7, #24
 80021f8:	2228      	movs	r2, #40	; 0x28
 80021fa:	2100      	movs	r1, #0
 80021fc:	4618      	mov	r0, r3
 80021fe:	f006 febf 	bl	8008f80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002202:	1d3b      	adds	r3, r7, #4
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	605a      	str	r2, [r3, #4]
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	60da      	str	r2, [r3, #12]
 800220e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002210:	2301      	movs	r3, #1
 8002212:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002214:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002218:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800221a:	2300      	movs	r3, #0
 800221c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800221e:	2301      	movs	r3, #1
 8002220:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002222:	2302      	movs	r3, #2
 8002224:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002226:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800222a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800222c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002230:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002232:	f107 0318 	add.w	r3, r7, #24
 8002236:	4618      	mov	r0, r3
 8002238:	f003 f93c 	bl	80054b4 <HAL_RCC_OscConfig>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002242:	f000 f819 	bl	8002278 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002246:	230f      	movs	r3, #15
 8002248:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800224a:	2302      	movs	r3, #2
 800224c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800224e:	2300      	movs	r3, #0
 8002250:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002252:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002256:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002258:	2300      	movs	r3, #0
 800225a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800225c:	1d3b      	adds	r3, r7, #4
 800225e:	2102      	movs	r1, #2
 8002260:	4618      	mov	r0, r3
 8002262:	f003 fba9 	bl	80059b8 <HAL_RCC_ClockConfig>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800226c:	f000 f804 	bl	8002278 <Error_Handler>
  }
}
 8002270:	bf00      	nop
 8002272:	3740      	adds	r7, #64	; 0x40
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800227c:	b672      	cpsid	i
}
 800227e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002280:	e7fe      	b.n	8002280 <Error_Handler+0x8>

08002282 <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8002282:	b580      	push	{r7, lr}
 8002284:	b088      	sub	sp, #32
 8002286:	af04      	add	r7, sp, #16
 8002288:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 800228a:	2364      	movs	r3, #100	; 0x64
 800228c:	9302      	str	r3, [sp, #8]
 800228e:	2301      	movs	r3, #1
 8002290:	9301      	str	r3, [sp, #4]
 8002292:	f107 030f 	add.w	r3, r7, #15
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	2301      	movs	r3, #1
 800229a:	2275      	movs	r2, #117	; 0x75
 800229c:	21d0      	movs	r1, #208	; 0xd0
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f002 fae0 	bl	8004864 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 80022a4:	7bfb      	ldrb	r3, [r7, #15]
 80022a6:	2b68      	cmp	r3, #104	; 0x68
 80022a8:	d13d      	bne.n	8002326 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 80022aa:	2300      	movs	r3, #0
 80022ac:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 80022ae:	2364      	movs	r3, #100	; 0x64
 80022b0:	9302      	str	r3, [sp, #8]
 80022b2:	2301      	movs	r3, #1
 80022b4:	9301      	str	r3, [sp, #4]
 80022b6:	f107 030e 	add.w	r3, r7, #14
 80022ba:	9300      	str	r3, [sp, #0]
 80022bc:	2301      	movs	r3, #1
 80022be:	226b      	movs	r2, #107	; 0x6b
 80022c0:	21d0      	movs	r1, #208	; 0xd0
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f002 f9d4 	bl	8004670 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 80022c8:	2307      	movs	r3, #7
 80022ca:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80022cc:	2364      	movs	r3, #100	; 0x64
 80022ce:	9302      	str	r3, [sp, #8]
 80022d0:	2301      	movs	r3, #1
 80022d2:	9301      	str	r3, [sp, #4]
 80022d4:	f107 030e 	add.w	r3, r7, #14
 80022d8:	9300      	str	r3, [sp, #0]
 80022da:	2301      	movs	r3, #1
 80022dc:	2219      	movs	r2, #25
 80022de:	21d0      	movs	r1, #208	; 0xd0
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f002 f9c5 	bl	8004670 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x18;
 80022e6:	2318      	movs	r3, #24
 80022e8:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80022ea:	2364      	movs	r3, #100	; 0x64
 80022ec:	9302      	str	r3, [sp, #8]
 80022ee:	2301      	movs	r3, #1
 80022f0:	9301      	str	r3, [sp, #4]
 80022f2:	f107 030e 	add.w	r3, r7, #14
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	2301      	movs	r3, #1
 80022fa:	221c      	movs	r2, #28
 80022fc:	21d0      	movs	r1, #208	; 0xd0
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f002 f9b6 	bl	8004670 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x18;
 8002304:	2318      	movs	r3, #24
 8002306:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8002308:	2364      	movs	r3, #100	; 0x64
 800230a:	9302      	str	r3, [sp, #8]
 800230c:	2301      	movs	r3, #1
 800230e:	9301      	str	r3, [sp, #4]
 8002310:	f107 030e 	add.w	r3, r7, #14
 8002314:	9300      	str	r3, [sp, #0]
 8002316:	2301      	movs	r3, #1
 8002318:	221b      	movs	r2, #27
 800231a:	21d0      	movs	r1, #208	; 0xd0
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f002 f9a7 	bl	8004670 <HAL_I2C_Mem_Write>
        return 0;
 8002322:	2300      	movs	r3, #0
 8002324:	e000      	b.n	8002328 <MPU6050_Init+0xa6>
    }
    return 1;
 8002326:	2301      	movs	r3, #1
}
 8002328:	4618      	mov	r0, r3
 800232a:	3710      	adds	r7, #16
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <MPU6050_Read_All>:
	DataStruct->last_gyro_x_angle = x_gyro;
	DataStruct->last_gyro_y_angle = y_gyro;
	DataStruct->last_gyro_z_angle = z_gyro;
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8002330:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002334:	b094      	sub	sp, #80	; 0x50
 8002336:	af04      	add	r7, sp, #16
 8002338:	6078      	str	r0, [r7, #4]
 800233a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;
    int16_t rx,ry,rz,ggx,ggy,ggz;
    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 800233c:	2364      	movs	r3, #100	; 0x64
 800233e:	9302      	str	r3, [sp, #8]
 8002340:	230e      	movs	r3, #14
 8002342:	9301      	str	r3, [sp, #4]
 8002344:	f107 0308 	add.w	r3, r7, #8
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	2301      	movs	r3, #1
 800234c:	223b      	movs	r2, #59	; 0x3b
 800234e:	21d0      	movs	r1, #208	; 0xd0
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f002 fa87 	bl	8004864 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8002356:	7a3b      	ldrb	r3, [r7, #8]
 8002358:	021b      	lsls	r3, r3, #8
 800235a:	b21a      	sxth	r2, r3
 800235c:	7a7b      	ldrb	r3, [r7, #9]
 800235e:	b21b      	sxth	r3, r3
 8002360:	4313      	orrs	r3, r2
 8002362:	b21a      	sxth	r2, r3
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8002368:	7abb      	ldrb	r3, [r7, #10]
 800236a:	021b      	lsls	r3, r3, #8
 800236c:	b21a      	sxth	r2, r3
 800236e:	7afb      	ldrb	r3, [r7, #11]
 8002370:	b21b      	sxth	r3, r3
 8002372:	4313      	orrs	r3, r2
 8002374:	b21a      	sxth	r2, r3
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 800237a:	7b3b      	ldrb	r3, [r7, #12]
 800237c:	021b      	lsls	r3, r3, #8
 800237e:	b21a      	sxth	r2, r3
 8002380:	7b7b      	ldrb	r3, [r7, #13]
 8002382:	b21b      	sxth	r3, r3
 8002384:	4313      	orrs	r3, r2
 8002386:	b21a      	sxth	r2, r3
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 800238c:	7bbb      	ldrb	r3, [r7, #14]
 800238e:	021b      	lsls	r3, r3, #8
 8002390:	b21a      	sxth	r2, r3
 8002392:	7bfb      	ldrb	r3, [r7, #15]
 8002394:	b21b      	sxth	r3, r3
 8002396:	4313      	orrs	r3, r2
 8002398:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 800239a:	7c3b      	ldrb	r3, [r7, #16]
 800239c:	021b      	lsls	r3, r3, #8
 800239e:	b21a      	sxth	r2, r3
 80023a0:	7c7b      	ldrb	r3, [r7, #17]
 80023a2:	b21b      	sxth	r3, r3
 80023a4:	4313      	orrs	r3, r2
 80023a6:	b21a      	sxth	r2, r3
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 80023ac:	7cbb      	ldrb	r3, [r7, #18]
 80023ae:	021b      	lsls	r3, r3, #8
 80023b0:	b21a      	sxth	r2, r3
 80023b2:	7cfb      	ldrb	r3, [r7, #19]
 80023b4:	b21b      	sxth	r3, r3
 80023b6:	4313      	orrs	r3, r2
 80023b8:	b21a      	sxth	r2, r3
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 80023be:	7d3b      	ldrb	r3, [r7, #20]
 80023c0:	021b      	lsls	r3, r3, #8
 80023c2:	b21a      	sxth	r2, r3
 80023c4:	7d7b      	ldrb	r3, [r7, #21]
 80023c6:	b21b      	sxth	r3, r3
 80023c8:	4313      	orrs	r3, r2
 80023ca:	b21a      	sxth	r2, r3
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7fe f884 	bl	80004e4 <__aeabi_i2d>
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	4b95      	ldr	r3, [pc, #596]	; (8002638 <MPU6050_Read_All+0x308>)
 80023e2:	f7fe fa13 	bl	800080c <__aeabi_ddiv>
 80023e6:	4602      	mov	r2, r0
 80023e8:	460b      	mov	r3, r1
 80023ea:	6839      	ldr	r1, [r7, #0]
 80023ec:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7fe f874 	bl	80004e4 <__aeabi_i2d>
 80023fc:	f04f 0200 	mov.w	r2, #0
 8002400:	4b8d      	ldr	r3, [pc, #564]	; (8002638 <MPU6050_Read_All+0x308>)
 8002402:	f7fe fa03 	bl	800080c <__aeabi_ddiv>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	6839      	ldr	r1, [r7, #0]
 800240c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002416:	4618      	mov	r0, r3
 8002418:	f7fe f864 	bl	80004e4 <__aeabi_i2d>
 800241c:	a380      	add	r3, pc, #512	; (adr r3, 8002620 <MPU6050_Read_All+0x2f0>)
 800241e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002422:	f7fe f9f3 	bl	800080c <__aeabi_ddiv>
 8002426:	4602      	mov	r2, r0
 8002428:	460b      	mov	r3, r1
 800242a:	6839      	ldr	r1, [r7, #0]
 800242c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 8002430:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8002434:	4618      	mov	r0, r3
 8002436:	f7fe fc51 	bl	8000cdc <__aeabi_i2f>
 800243a:	4603      	mov	r3, r0
 800243c:	497f      	ldr	r1, [pc, #508]	; (800263c <MPU6050_Read_All+0x30c>)
 800243e:	4618      	mov	r0, r3
 8002440:	f7fe fd54 	bl	8000eec <__aeabi_fdiv>
 8002444:	4603      	mov	r3, r0
 8002446:	497e      	ldr	r1, [pc, #504]	; (8002640 <MPU6050_Read_All+0x310>)
 8002448:	4618      	mov	r0, r3
 800244a:	f7fe fb93 	bl	8000b74 <__addsf3>
 800244e:	4603      	mov	r3, r0
 8002450:	461a      	mov	r2, r3
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	641a      	str	r2, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800245c:	4618      	mov	r0, r3
 800245e:	f7fe f841 	bl	80004e4 <__aeabi_i2d>
 8002462:	a371      	add	r3, pc, #452	; (adr r3, 8002628 <MPU6050_Read_All+0x2f8>)
 8002464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002468:	f7fe f9d0 	bl	800080c <__aeabi_ddiv>
 800246c:	4602      	mov	r2, r0
 800246e:	460b      	mov	r3, r1
 8002470:	6839      	ldr	r1, [r7, #0]
 8002472:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 800247c:	4618      	mov	r0, r3
 800247e:	f7fe f831 	bl	80004e4 <__aeabi_i2d>
 8002482:	a369      	add	r3, pc, #420	; (adr r3, 8002628 <MPU6050_Read_All+0x2f8>)
 8002484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002488:	f7fe f9c0 	bl	800080c <__aeabi_ddiv>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	6839      	ldr	r1, [r7, #0]
 8002492:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800249c:	4618      	mov	r0, r3
 800249e:	f7fe f821 	bl	80004e4 <__aeabi_i2d>
 80024a2:	a361      	add	r3, pc, #388	; (adr r3, 8002628 <MPU6050_Read_All+0x2f8>)
 80024a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a8:	f7fe f9b0 	bl	800080c <__aeabi_ddiv>
 80024ac:	4602      	mov	r2, r0
 80024ae:	460b      	mov	r3, r1
 80024b0:	6839      	ldr	r1, [r7, #0]
 80024b2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38


    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 80024b6:	f001 f813 	bl	80034e0 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	4b61      	ldr	r3, [pc, #388]	; (8002644 <MPU6050_Read_All+0x314>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7fd fffe 	bl	80004c4 <__aeabi_ui2d>
 80024c8:	f04f 0200 	mov.w	r2, #0
 80024cc:	4b5e      	ldr	r3, [pc, #376]	; (8002648 <MPU6050_Read_All+0x318>)
 80024ce:	f7fe f99d 	bl	800080c <__aeabi_ddiv>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 80024da:	f001 f801 	bl	80034e0 <HAL_GetTick>
 80024de:	4603      	mov	r3, r0
 80024e0:	4a58      	ldr	r2, [pc, #352]	; (8002644 <MPU6050_Read_All+0x314>)
 80024e2:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024ea:	461a      	mov	r2, r3
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024f2:	fb03 f202 	mul.w	r2, r3, r2
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80024fc:	4619      	mov	r1, r3
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002504:	fb01 f303 	mul.w	r3, r1, r3
 8002508:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 800250a:	4618      	mov	r0, r3
 800250c:	f7fd ffea 	bl	80004e4 <__aeabi_i2d>
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	4610      	mov	r0, r2
 8002516:	4619      	mov	r1, r3
 8002518:	f007 f9c5 	bl	80098a6 <sqrt>
 800251c:	e9c7 0108 	strd	r0, r1, [r7, #32]
    if (roll_sqrt != 0.0) {
 8002520:	f04f 0200 	mov.w	r2, #0
 8002524:	f04f 0300 	mov.w	r3, #0
 8002528:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800252c:	f7fe faac 	bl	8000a88 <__aeabi_dcmpeq>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d119      	bne.n	800256a <MPU6050_Read_All+0x23a>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800253c:	4618      	mov	r0, r3
 800253e:	f7fd ffd1 	bl	80004e4 <__aeabi_i2d>
 8002542:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002546:	f7fe f961 	bl	800080c <__aeabi_ddiv>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4610      	mov	r0, r2
 8002550:	4619      	mov	r1, r3
 8002552:	f007 f9cd 	bl	80098f0 <atan>
 8002556:	a336      	add	r3, pc, #216	; (adr r3, 8002630 <MPU6050_Read_All+0x300>)
 8002558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800255c:	f7fe f82c 	bl	80005b8 <__aeabi_dmul>
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8002568:	e005      	b.n	8002576 <MPU6050_Read_All+0x246>
    } else {
        roll = 0.0;
 800256a:	f04f 0200 	mov.w	r2, #0
 800256e:	f04f 0300 	mov.w	r3, #0
 8002572:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	f9b3 3000 	ldrsh.w	r3, [r3]
 800257c:	425b      	negs	r3, r3
 800257e:	4618      	mov	r0, r3
 8002580:	f7fd ffb0 	bl	80004e4 <__aeabi_i2d>
 8002584:	4682      	mov	sl, r0
 8002586:	468b      	mov	fp, r1
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800258e:	4618      	mov	r0, r3
 8002590:	f7fd ffa8 	bl	80004e4 <__aeabi_i2d>
 8002594:	4602      	mov	r2, r0
 8002596:	460b      	mov	r3, r1
 8002598:	4650      	mov	r0, sl
 800259a:	4659      	mov	r1, fp
 800259c:	f007 f981 	bl	80098a2 <atan2>
 80025a0:	a323      	add	r3, pc, #140	; (adr r3, 8002630 <MPU6050_Read_All+0x300>)
 80025a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a6:	f7fe f807 	bl	80005b8 <__aeabi_dmul>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 80025b2:	f04f 0200 	mov.w	r2, #0
 80025b6:	4b25      	ldr	r3, [pc, #148]	; (800264c <MPU6050_Read_All+0x31c>)
 80025b8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80025bc:	f7fe fa6e 	bl	8000a9c <__aeabi_dcmplt>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00a      	beq.n	80025dc <MPU6050_Read_All+0x2ac>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80025cc:	f04f 0200 	mov.w	r2, #0
 80025d0:	4b1f      	ldr	r3, [pc, #124]	; (8002650 <MPU6050_Read_All+0x320>)
 80025d2:	f7fe fa81 	bl	8000ad8 <__aeabi_dcmpgt>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d114      	bne.n	8002606 <MPU6050_Read_All+0x2d6>
 80025dc:	f04f 0200 	mov.w	r2, #0
 80025e0:	4b1b      	ldr	r3, [pc, #108]	; (8002650 <MPU6050_Read_All+0x320>)
 80025e2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80025e6:	f7fe fa77 	bl	8000ad8 <__aeabi_dcmpgt>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d033      	beq.n	8002658 <MPU6050_Read_All+0x328>
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80025f6:	f04f 0200 	mov.w	r2, #0
 80025fa:	4b14      	ldr	r3, [pc, #80]	; (800264c <MPU6050_Read_All+0x31c>)
 80025fc:	f7fe fa4e 	bl	8000a9c <__aeabi_dcmplt>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d028      	beq.n	8002658 <MPU6050_Read_All+0x328>
        KalmanY.angle = pitch;
 8002606:	4913      	ldr	r1, [pc, #76]	; (8002654 <MPU6050_Read_All+0x324>)
 8002608:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800260c:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8002610:	6839      	ldr	r1, [r7, #0]
 8002612:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002616:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 800261a:	e030      	b.n	800267e <MPU6050_Read_All+0x34e>
 800261c:	f3af 8000 	nop.w
 8002620:	00000000 	.word	0x00000000
 8002624:	40cc2900 	.word	0x40cc2900
 8002628:	00000000 	.word	0x00000000
 800262c:	40606000 	.word	0x40606000
 8002630:	1a63c1f8 	.word	0x1a63c1f8
 8002634:	404ca5dc 	.word	0x404ca5dc
 8002638:	40d00000 	.word	0x40d00000
 800263c:	43aa0000 	.word	0x43aa0000
 8002640:	42121eb8 	.word	0x42121eb8
 8002644:	200004f0 	.word	0x200004f0
 8002648:	408f4000 	.word	0x408f4000
 800264c:	c0568000 	.word	0xc0568000
 8002650:	40568000 	.word	0x40568000
 8002654:	20000050 	.word	0x20000050
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800265e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002662:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002666:	e9cd 2300 	strd	r2, r3, [sp]
 800266a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800266e:	481c      	ldr	r0, [pc, #112]	; (80026e0 <MPU6050_Read_All+0x3b0>)
 8002670:	f000 f83c 	bl	80026ec <Kalman_getAngle>
 8002674:	4602      	mov	r2, r0
 8002676:	460b      	mov	r3, r1
 8002678:	6839      	ldr	r1, [r7, #0]
 800267a:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8002684:	4690      	mov	r8, r2
 8002686:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	4b15      	ldr	r3, [pc, #84]	; (80026e4 <MPU6050_Read_All+0x3b4>)
 8002690:	4640      	mov	r0, r8
 8002692:	4649      	mov	r1, r9
 8002694:	f7fe fa20 	bl	8000ad8 <__aeabi_dcmpgt>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d008      	beq.n	80026b0 <MPU6050_Read_All+0x380>
        DataStruct->Gx = -DataStruct->Gx;
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80026a4:	4614      	mov	r4, r2
 80026a6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80026b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80026ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80026be:	e9cd 2300 	strd	r2, r3, [sp]
 80026c2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80026c6:	4808      	ldr	r0, [pc, #32]	; (80026e8 <MPU6050_Read_All+0x3b8>)
 80026c8:	f000 f810 	bl	80026ec <Kalman_getAngle>
 80026cc:	4602      	mov	r2, r0
 80026ce:	460b      	mov	r3, r1
 80026d0:	6839      	ldr	r1, [r7, #0]
 80026d2:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
}
 80026d6:	bf00      	nop
 80026d8:	3740      	adds	r7, #64	; 0x40
 80026da:	46bd      	mov	sp, r7
 80026dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026e0:	20000050 	.word	0x20000050
 80026e4:	40568000 	.word	0x40568000
 80026e8:	20000008 	.word	0x20000008

080026ec <Kalman_getAngle>:
    // Update the saved data with the latest values
    set_last_read_angle_data(I2Cx, DataStruct,timer, angle_x, angle_y, angle_z, unfiltered_gyro_angle_x, unfiltered_gyro_angle_y, unfiltered_gyro_angle_z);

}

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 80026ec:	b5b0      	push	{r4, r5, r7, lr}
 80026ee:	b092      	sub	sp, #72	; 0x48
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	e9c7 2300 	strd	r2, r3, [r7]
    double rate = newRate - Kalman->bias;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80026fe:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002702:	f7fd fda1 	bl	8000248 <__aeabi_dsub>
 8002706:	4602      	mov	r2, r0
 8002708:	460b      	mov	r3, r1
 800270a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += dt * rate;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002714:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002718:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800271c:	f7fd ff4c 	bl	80005b8 <__aeabi_dmul>
 8002720:	4602      	mov	r2, r0
 8002722:	460b      	mov	r3, r1
 8002724:	4620      	mov	r0, r4
 8002726:	4629      	mov	r1, r5
 8002728:	f7fd fd90 	bl	800024c <__adddf3>
 800272c:	4602      	mov	r2, r0
 800272e:	460b      	mov	r3, r1
 8002730:	68f9      	ldr	r1, [r7, #12]
 8002732:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002742:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002746:	f7fd ff37 	bl	80005b8 <__aeabi_dmul>
 800274a:	4602      	mov	r2, r0
 800274c:	460b      	mov	r3, r1
 800274e:	4610      	mov	r0, r2
 8002750:	4619      	mov	r1, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002758:	f7fd fd76 	bl	8000248 <__aeabi_dsub>
 800275c:	4602      	mov	r2, r0
 800275e:	460b      	mov	r3, r1
 8002760:	4610      	mov	r0, r2
 8002762:	4619      	mov	r1, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800276a:	f7fd fd6d 	bl	8000248 <__aeabi_dsub>
 800276e:	4602      	mov	r2, r0
 8002770:	460b      	mov	r3, r1
 8002772:	4610      	mov	r0, r2
 8002774:	4619      	mov	r1, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277c:	f7fd fd66 	bl	800024c <__adddf3>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	4610      	mov	r0, r2
 8002786:	4619      	mov	r1, r3
 8002788:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800278c:	f7fd ff14 	bl	80005b8 <__aeabi_dmul>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4620      	mov	r0, r4
 8002796:	4629      	mov	r1, r5
 8002798:	f7fd fd58 	bl	800024c <__adddf3>
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	68f9      	ldr	r1, [r7, #12]
 80027a2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80027b2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80027b6:	f7fd feff 	bl	80005b8 <__aeabi_dmul>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4620      	mov	r0, r4
 80027c0:	4629      	mov	r1, r5
 80027c2:	f7fd fd41 	bl	8000248 <__aeabi_dsub>
 80027c6:	4602      	mov	r2, r0
 80027c8:	460b      	mov	r3, r1
 80027ca:	68f9      	ldr	r1, [r7, #12]
 80027cc:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80027dc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80027e0:	f7fd feea 	bl	80005b8 <__aeabi_dmul>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	4620      	mov	r0, r4
 80027ea:	4629      	mov	r1, r5
 80027ec:	f7fd fd2c 	bl	8000248 <__aeabi_dsub>
 80027f0:	4602      	mov	r2, r0
 80027f2:	460b      	mov	r3, r1
 80027f4:	68f9      	ldr	r1, [r7, #12]
 80027f6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002806:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800280a:	f7fd fed5 	bl	80005b8 <__aeabi_dmul>
 800280e:	4602      	mov	r2, r0
 8002810:	460b      	mov	r3, r1
 8002812:	4620      	mov	r0, r4
 8002814:	4629      	mov	r1, r5
 8002816:	f7fd fd19 	bl	800024c <__adddf3>
 800281a:	4602      	mov	r2, r0
 800281c:	460b      	mov	r3, r1
 800281e:	68f9      	ldr	r1, [r7, #12]
 8002820:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002830:	f7fd fd0c 	bl	800024c <__adddf3>
 8002834:	4602      	mov	r2, r0
 8002836:	460b      	mov	r3, r1
 8002838:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002842:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002846:	f7fd ffe1 	bl	800080c <__aeabi_ddiv>
 800284a:	4602      	mov	r2, r0
 800284c:	460b      	mov	r3, r1
 800284e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    K[1] = Kalman->P[1][0] / S;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002858:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800285c:	f7fd ffd6 	bl	800080c <__aeabi_ddiv>
 8002860:	4602      	mov	r2, r0
 8002862:	460b      	mov	r3, r1
 8002864:	e9c7 2306 	strd	r2, r3, [r7, #24]

    double y = newAngle - Kalman->angle;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800286e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002872:	f7fd fce9 	bl	8000248 <__aeabi_dsub>
 8002876:	4602      	mov	r2, r0
 8002878:	460b      	mov	r3, r1
 800287a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    Kalman->angle += K[0] * y;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002884:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002888:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800288c:	f7fd fe94 	bl	80005b8 <__aeabi_dmul>
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	4620      	mov	r0, r4
 8002896:	4629      	mov	r1, r5
 8002898:	f7fd fcd8 	bl	800024c <__adddf3>
 800289c:	4602      	mov	r2, r0
 800289e:	460b      	mov	r3, r1
 80028a0:	68f9      	ldr	r1, [r7, #12]
 80028a2:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80028ac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80028b0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80028b4:	f7fd fe80 	bl	80005b8 <__aeabi_dmul>
 80028b8:	4602      	mov	r2, r0
 80028ba:	460b      	mov	r3, r1
 80028bc:	4620      	mov	r0, r4
 80028be:	4629      	mov	r1, r5
 80028c0:	f7fd fcc4 	bl	800024c <__adddf3>
 80028c4:	4602      	mov	r2, r0
 80028c6:	460b      	mov	r3, r1
 80028c8:	68f9      	ldr	r1, [r7, #12]
 80028ca:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80028d4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double P01_temp = Kalman->P[0][1];
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80028de:	e9c7 2308 	strd	r2, r3, [r7, #32]

    Kalman->P[0][0] -= K[0] * P00_temp;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80028e8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80028ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80028f0:	f7fd fe62 	bl	80005b8 <__aeabi_dmul>
 80028f4:	4602      	mov	r2, r0
 80028f6:	460b      	mov	r3, r1
 80028f8:	4620      	mov	r0, r4
 80028fa:	4629      	mov	r1, r5
 80028fc:	f7fd fca4 	bl	8000248 <__aeabi_dsub>
 8002900:	4602      	mov	r2, r0
 8002902:	460b      	mov	r3, r1
 8002904:	68f9      	ldr	r1, [r7, #12]
 8002906:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002910:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002914:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002918:	f7fd fe4e 	bl	80005b8 <__aeabi_dmul>
 800291c:	4602      	mov	r2, r0
 800291e:	460b      	mov	r3, r1
 8002920:	4620      	mov	r0, r4
 8002922:	4629      	mov	r1, r5
 8002924:	f7fd fc90 	bl	8000248 <__aeabi_dsub>
 8002928:	4602      	mov	r2, r0
 800292a:	460b      	mov	r3, r1
 800292c:	68f9      	ldr	r1, [r7, #12]
 800292e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002938:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800293c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002940:	f7fd fe3a 	bl	80005b8 <__aeabi_dmul>
 8002944:	4602      	mov	r2, r0
 8002946:	460b      	mov	r3, r1
 8002948:	4620      	mov	r0, r4
 800294a:	4629      	mov	r1, r5
 800294c:	f7fd fc7c 	bl	8000248 <__aeabi_dsub>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	68f9      	ldr	r1, [r7, #12]
 8002956:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002960:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002964:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002968:	f7fd fe26 	bl	80005b8 <__aeabi_dmul>
 800296c:	4602      	mov	r2, r0
 800296e:	460b      	mov	r3, r1
 8002970:	4620      	mov	r0, r4
 8002972:	4629      	mov	r1, r5
 8002974:	f7fd fc68 	bl	8000248 <__aeabi_dsub>
 8002978:	4602      	mov	r2, r0
 800297a:	460b      	mov	r3, r1
 800297c:	68f9      	ldr	r1, [r7, #12]
 800297e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
};
 8002988:	4610      	mov	r0, r2
 800298a:	4619      	mov	r1, r3
 800298c:	3748      	adds	r7, #72	; 0x48
 800298e:	46bd      	mov	sp, r7
 8002990:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002994 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800299a:	4b18      	ldr	r3, [pc, #96]	; (80029fc <HAL_MspInit+0x68>)
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	4a17      	ldr	r2, [pc, #92]	; (80029fc <HAL_MspInit+0x68>)
 80029a0:	f043 0301 	orr.w	r3, r3, #1
 80029a4:	6193      	str	r3, [r2, #24]
 80029a6:	4b15      	ldr	r3, [pc, #84]	; (80029fc <HAL_MspInit+0x68>)
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	60bb      	str	r3, [r7, #8]
 80029b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029b2:	4b12      	ldr	r3, [pc, #72]	; (80029fc <HAL_MspInit+0x68>)
 80029b4:	69db      	ldr	r3, [r3, #28]
 80029b6:	4a11      	ldr	r2, [pc, #68]	; (80029fc <HAL_MspInit+0x68>)
 80029b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029bc:	61d3      	str	r3, [r2, #28]
 80029be:	4b0f      	ldr	r3, [pc, #60]	; (80029fc <HAL_MspInit+0x68>)
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029c6:	607b      	str	r3, [r7, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80029ca:	2200      	movs	r2, #0
 80029cc:	210f      	movs	r1, #15
 80029ce:	f06f 0001 	mvn.w	r0, #1
 80029d2:	f000 fe8a 	bl	80036ea <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80029d6:	4b0a      	ldr	r3, [pc, #40]	; (8002a00 <HAL_MspInit+0x6c>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	60fb      	str	r3, [r7, #12]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029ea:	60fb      	str	r3, [r7, #12]
 80029ec:	4a04      	ldr	r2, [pc, #16]	; (8002a00 <HAL_MspInit+0x6c>)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029f2:	bf00      	nop
 80029f4:	3710      	adds	r7, #16
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	40021000 	.word	0x40021000
 8002a00:	40010000 	.word	0x40010000

08002a04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a08:	e7fe      	b.n	8002a08 <NMI_Handler+0x4>

08002a0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a0e:	e7fe      	b.n	8002a0e <HardFault_Handler+0x4>

08002a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a14:	e7fe      	b.n	8002a14 <MemManage_Handler+0x4>

08002a16 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a16:	b480      	push	{r7}
 8002a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a1a:	e7fe      	b.n	8002a1a <BusFault_Handler+0x4>

08002a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a20:	e7fe      	b.n	8002a20 <UsageFault_Handler+0x4>

08002a22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a22:	b480      	push	{r7}
 8002a24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a26:	bf00      	nop
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr

08002a2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a32:	f000 fd43 	bl	80034bc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002a36:	f005 fe65 	bl	8008704 <xTaskGetSchedulerState>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d001      	beq.n	8002a44 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002a40:	f006 f852 	bl	8008ae8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a44:	bf00      	nop
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002a4c:	4802      	ldr	r0, [pc, #8]	; (8002a58 <DMA1_Channel2_IRQHandler+0x10>)
 8002a4e:	f001 f89d 	bl	8003b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	200007fc 	.word	0x200007fc

08002a5c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002a60:	4802      	ldr	r0, [pc, #8]	; (8002a6c <DMA1_Channel3_IRQHandler+0x10>)
 8002a62:	f001 f893 	bl	8003b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	200007b8 	.word	0x200007b8

08002a70 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002a74:	4802      	ldr	r0, [pc, #8]	; (8002a80 <DMA1_Channel4_IRQHandler+0x10>)
 8002a76:	f001 f889 	bl	8003b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	200006ec 	.word	0x200006ec

08002a84 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002a88:	4802      	ldr	r0, [pc, #8]	; (8002a94 <DMA1_Channel5_IRQHandler+0x10>)
 8002a8a:	f001 f87f 	bl	8003b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	200006a8 	.word	0x200006a8

08002a98 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002a9c:	4802      	ldr	r0, [pc, #8]	; (8002aa8 <DMA1_Channel6_IRQHandler+0x10>)
 8002a9e:	f001 f875 	bl	8003b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	20000730 	.word	0x20000730

08002aac <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002ab0:	4802      	ldr	r0, [pc, #8]	; (8002abc <DMA1_Channel7_IRQHandler+0x10>)
 8002ab2:	f001 f86b 	bl	8003b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002ab6:	bf00      	nop
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	20000774 	.word	0x20000774

08002ac0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ac4:	4802      	ldr	r0, [pc, #8]	; (8002ad0 <TIM2_IRQHandler+0x10>)
 8002ac6:	f003 fb27 	bl	8006118 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002aca:	bf00      	nop
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	200004f8 	.word	0x200004f8

08002ad4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ad8:	4802      	ldr	r0, [pc, #8]	; (8002ae4 <TIM3_IRQHandler+0x10>)
 8002ada:	f003 fb1d 	bl	8006118 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20000540 	.word	0x20000540

08002ae8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002aec:	4802      	ldr	r0, [pc, #8]	; (8002af8 <TIM4_IRQHandler+0x10>)
 8002aee:	f003 fb13 	bl	8006118 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000588 	.word	0x20000588

08002afc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b00:	4802      	ldr	r0, [pc, #8]	; (8002b0c <USART1_IRQHandler+0x10>)
 8002b02:	f004 f99d 	bl	8006e40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b06:	bf00      	nop
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	200005d0 	.word	0x200005d0

08002b10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b14:	4802      	ldr	r0, [pc, #8]	; (8002b20 <USART2_IRQHandler+0x10>)
 8002b16:	f004 f993 	bl	8006e40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20000618 	.word	0x20000618

08002b24 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002b28:	4802      	ldr	r0, [pc, #8]	; (8002b34 <USART3_IRQHandler+0x10>)
 8002b2a:	f004 f989 	bl	8006e40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000660 	.word	0x20000660

08002b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b40:	4a14      	ldr	r2, [pc, #80]	; (8002b94 <_sbrk+0x5c>)
 8002b42:	4b15      	ldr	r3, [pc, #84]	; (8002b98 <_sbrk+0x60>)
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b4c:	4b13      	ldr	r3, [pc, #76]	; (8002b9c <_sbrk+0x64>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d102      	bne.n	8002b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b54:	4b11      	ldr	r3, [pc, #68]	; (8002b9c <_sbrk+0x64>)
 8002b56:	4a12      	ldr	r2, [pc, #72]	; (8002ba0 <_sbrk+0x68>)
 8002b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b5a:	4b10      	ldr	r3, [pc, #64]	; (8002b9c <_sbrk+0x64>)
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d207      	bcs.n	8002b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b68:	f006 fa12 	bl	8008f90 <__errno>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	220c      	movs	r2, #12
 8002b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b72:	f04f 33ff 	mov.w	r3, #4294967295
 8002b76:	e009      	b.n	8002b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b78:	4b08      	ldr	r3, [pc, #32]	; (8002b9c <_sbrk+0x64>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b7e:	4b07      	ldr	r3, [pc, #28]	; (8002b9c <_sbrk+0x64>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4413      	add	r3, r2
 8002b86:	4a05      	ldr	r2, [pc, #20]	; (8002b9c <_sbrk+0x64>)
 8002b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	2000c000 	.word	0x2000c000
 8002b98:	00000400 	.word	0x00000400
 8002b9c:	200004f4 	.word	0x200004f4
 8002ba0:	200016e0 	.word	0x200016e0

08002ba4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ba8:	bf00      	nop
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr

08002bb0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b08a      	sub	sp, #40	; 0x28
 8002bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bb6:	f107 0318 	add.w	r3, r7, #24
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	605a      	str	r2, [r3, #4]
 8002bc0:	609a      	str	r2, [r3, #8]
 8002bc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bc4:	f107 0310 	add.w	r3, r7, #16
 8002bc8:	2200      	movs	r2, #0
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002bce:	463b      	mov	r3, r7
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	605a      	str	r2, [r3, #4]
 8002bd6:	609a      	str	r2, [r3, #8]
 8002bd8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002bda:	4b2c      	ldr	r3, [pc, #176]	; (8002c8c <MX_TIM2_Init+0xdc>)
 8002bdc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002be0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8002be2:	4b2a      	ldr	r3, [pc, #168]	; (8002c8c <MX_TIM2_Init+0xdc>)
 8002be4:	2247      	movs	r2, #71	; 0x47
 8002be6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002be8:	4b28      	ldr	r3, [pc, #160]	; (8002c8c <MX_TIM2_Init+0xdc>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002bee:	4b27      	ldr	r3, [pc, #156]	; (8002c8c <MX_TIM2_Init+0xdc>)
 8002bf0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bf4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bf6:	4b25      	ldr	r3, [pc, #148]	; (8002c8c <MX_TIM2_Init+0xdc>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bfc:	4b23      	ldr	r3, [pc, #140]	; (8002c8c <MX_TIM2_Init+0xdc>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c02:	4822      	ldr	r0, [pc, #136]	; (8002c8c <MX_TIM2_Init+0xdc>)
 8002c04:	f003 f866 	bl	8005cd4 <HAL_TIM_Base_Init>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8002c0e:	f7ff fb33 	bl	8002278 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c16:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c18:	f107 0318 	add.w	r3, r7, #24
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	481b      	ldr	r0, [pc, #108]	; (8002c8c <MX_TIM2_Init+0xdc>)
 8002c20:	f003 fc06 	bl	8006430 <HAL_TIM_ConfigClockSource>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002c2a:	f7ff fb25 	bl	8002278 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002c2e:	4817      	ldr	r0, [pc, #92]	; (8002c8c <MX_TIM2_Init+0xdc>)
 8002c30:	f003 f900 	bl	8005e34 <HAL_TIM_IC_Init>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002c3a:	f7ff fb1d 	bl	8002278 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c42:	2300      	movs	r3, #0
 8002c44:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c46:	f107 0310 	add.w	r3, r7, #16
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	480f      	ldr	r0, [pc, #60]	; (8002c8c <MX_TIM2_Init+0xdc>)
 8002c4e:	f003 ff79 	bl	8006b44 <HAL_TIMEx_MasterConfigSynchronization>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8002c58:	f7ff fb0e 	bl	8002278 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002c60:	2301      	movs	r3, #1
 8002c62:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002c64:	2300      	movs	r3, #0
 8002c66:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002c6c:	463b      	mov	r3, r7
 8002c6e:	2200      	movs	r2, #0
 8002c70:	4619      	mov	r1, r3
 8002c72:	4806      	ldr	r0, [pc, #24]	; (8002c8c <MX_TIM2_Init+0xdc>)
 8002c74:	f003 fb40 	bl	80062f8 <HAL_TIM_IC_ConfigChannel>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8002c7e:	f7ff fafb 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002c82:	bf00      	nop
 8002c84:	3728      	adds	r7, #40	; 0x28
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	200004f8 	.word	0x200004f8

08002c90 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08a      	sub	sp, #40	; 0x28
 8002c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c96:	f107 0318 	add.w	r3, r7, #24
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	605a      	str	r2, [r3, #4]
 8002ca0:	609a      	str	r2, [r3, #8]
 8002ca2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ca4:	f107 0310 	add.w	r3, r7, #16
 8002ca8:	2200      	movs	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002cae:	463b      	mov	r3, r7
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	605a      	str	r2, [r3, #4]
 8002cb6:	609a      	str	r2, [r3, #8]
 8002cb8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002cba:	4b2b      	ldr	r3, [pc, #172]	; (8002d68 <MX_TIM3_Init+0xd8>)
 8002cbc:	4a2b      	ldr	r2, [pc, #172]	; (8002d6c <MX_TIM3_Init+0xdc>)
 8002cbe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8002cc0:	4b29      	ldr	r3, [pc, #164]	; (8002d68 <MX_TIM3_Init+0xd8>)
 8002cc2:	2247      	movs	r2, #71	; 0x47
 8002cc4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cc6:	4b28      	ldr	r3, [pc, #160]	; (8002d68 <MX_TIM3_Init+0xd8>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002ccc:	4b26      	ldr	r3, [pc, #152]	; (8002d68 <MX_TIM3_Init+0xd8>)
 8002cce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cd2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cd4:	4b24      	ldr	r3, [pc, #144]	; (8002d68 <MX_TIM3_Init+0xd8>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cda:	4b23      	ldr	r3, [pc, #140]	; (8002d68 <MX_TIM3_Init+0xd8>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002ce0:	4821      	ldr	r0, [pc, #132]	; (8002d68 <MX_TIM3_Init+0xd8>)
 8002ce2:	f002 fff7 	bl	8005cd4 <HAL_TIM_Base_Init>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002cec:	f7ff fac4 	bl	8002278 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cf4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002cf6:	f107 0318 	add.w	r3, r7, #24
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	481a      	ldr	r0, [pc, #104]	; (8002d68 <MX_TIM3_Init+0xd8>)
 8002cfe:	f003 fb97 	bl	8006430 <HAL_TIM_ConfigClockSource>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002d08:	f7ff fab6 	bl	8002278 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002d0c:	4816      	ldr	r0, [pc, #88]	; (8002d68 <MX_TIM3_Init+0xd8>)
 8002d0e:	f003 f891 	bl	8005e34 <HAL_TIM_IC_Init>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002d18:	f7ff faae 	bl	8002278 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d20:	2300      	movs	r3, #0
 8002d22:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d24:	f107 0310 	add.w	r3, r7, #16
 8002d28:	4619      	mov	r1, r3
 8002d2a:	480f      	ldr	r0, [pc, #60]	; (8002d68 <MX_TIM3_Init+0xd8>)
 8002d2c:	f003 ff0a 	bl	8006b44 <HAL_TIMEx_MasterConfigSynchronization>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8002d36:	f7ff fa9f 	bl	8002278 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002d42:	2300      	movs	r3, #0
 8002d44:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002d4a:	463b      	mov	r3, r7
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	4619      	mov	r1, r3
 8002d50:	4805      	ldr	r0, [pc, #20]	; (8002d68 <MX_TIM3_Init+0xd8>)
 8002d52:	f003 fad1 	bl	80062f8 <HAL_TIM_IC_ConfigChannel>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8002d5c:	f7ff fa8c 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002d60:	bf00      	nop
 8002d62:	3728      	adds	r7, #40	; 0x28
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	20000540 	.word	0x20000540
 8002d6c:	40000400 	.word	0x40000400

08002d70 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d76:	f107 0308 	add.w	r3, r7, #8
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	601a      	str	r2, [r3, #0]
 8002d7e:	605a      	str	r2, [r3, #4]
 8002d80:	609a      	str	r2, [r3, #8]
 8002d82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d84:	463b      	mov	r3, r7
 8002d86:	2200      	movs	r2, #0
 8002d88:	601a      	str	r2, [r3, #0]
 8002d8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002d8c:	4b1d      	ldr	r3, [pc, #116]	; (8002e04 <MX_TIM4_Init+0x94>)
 8002d8e:	4a1e      	ldr	r2, [pc, #120]	; (8002e08 <MX_TIM4_Init+0x98>)
 8002d90:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 500-1;
 8002d92:	4b1c      	ldr	r3, [pc, #112]	; (8002e04 <MX_TIM4_Init+0x94>)
 8002d94:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002d98:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d9a:	4b1a      	ldr	r3, [pc, #104]	; (8002e04 <MX_TIM4_Init+0x94>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002da0:	4b18      	ldr	r3, [pc, #96]	; (8002e04 <MX_TIM4_Init+0x94>)
 8002da2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002da6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002da8:	4b16      	ldr	r3, [pc, #88]	; (8002e04 <MX_TIM4_Init+0x94>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dae:	4b15      	ldr	r3, [pc, #84]	; (8002e04 <MX_TIM4_Init+0x94>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002db4:	4813      	ldr	r0, [pc, #76]	; (8002e04 <MX_TIM4_Init+0x94>)
 8002db6:	f002 ff8d 	bl	8005cd4 <HAL_TIM_Base_Init>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002dc0:	f7ff fa5a 	bl	8002278 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dc8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002dca:	f107 0308 	add.w	r3, r7, #8
 8002dce:	4619      	mov	r1, r3
 8002dd0:	480c      	ldr	r0, [pc, #48]	; (8002e04 <MX_TIM4_Init+0x94>)
 8002dd2:	f003 fb2d 	bl	8006430 <HAL_TIM_ConfigClockSource>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002ddc:	f7ff fa4c 	bl	8002278 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002de0:	2300      	movs	r3, #0
 8002de2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002de4:	2300      	movs	r3, #0
 8002de6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002de8:	463b      	mov	r3, r7
 8002dea:	4619      	mov	r1, r3
 8002dec:	4805      	ldr	r0, [pc, #20]	; (8002e04 <MX_TIM4_Init+0x94>)
 8002dee:	f003 fea9 	bl	8006b44 <HAL_TIMEx_MasterConfigSynchronization>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002df8:	f7ff fa3e 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002dfc:	bf00      	nop
 8002dfe:	3718      	adds	r7, #24
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	20000588 	.word	0x20000588
 8002e08:	40000800 	.word	0x40000800

08002e0c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b08c      	sub	sp, #48	; 0x30
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e14:	f107 0320 	add.w	r3, r7, #32
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	605a      	str	r2, [r3, #4]
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e2a:	d12c      	bne.n	8002e86 <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e2c:	4b3d      	ldr	r3, [pc, #244]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002e2e:	69db      	ldr	r3, [r3, #28]
 8002e30:	4a3c      	ldr	r2, [pc, #240]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002e32:	f043 0301 	orr.w	r3, r3, #1
 8002e36:	61d3      	str	r3, [r2, #28]
 8002e38:	4b3a      	ldr	r3, [pc, #232]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002e3a:	69db      	ldr	r3, [r3, #28]
 8002e3c:	f003 0301 	and.w	r3, r3, #1
 8002e40:	61fb      	str	r3, [r7, #28]
 8002e42:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e44:	4b37      	ldr	r3, [pc, #220]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	4a36      	ldr	r2, [pc, #216]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002e4a:	f043 0304 	orr.w	r3, r3, #4
 8002e4e:	6193      	str	r3, [r2, #24]
 8002e50:	4b34      	ldr	r3, [pc, #208]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	f003 0304 	and.w	r3, r3, #4
 8002e58:	61bb      	str	r3, [r7, #24]
 8002e5a:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e60:	2300      	movs	r3, #0
 8002e62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e64:	2300      	movs	r3, #0
 8002e66:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e68:	f107 0320 	add.w	r3, r7, #32
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	482e      	ldr	r0, [pc, #184]	; (8002f28 <HAL_TIM_Base_MspInit+0x11c>)
 8002e70:	f001 f8f6 	bl	8004060 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002e74:	2200      	movs	r2, #0
 8002e76:	2105      	movs	r1, #5
 8002e78:	201c      	movs	r0, #28
 8002e7a:	f000 fc36 	bl	80036ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e7e:	201c      	movs	r0, #28
 8002e80:	f000 fc4f 	bl	8003722 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002e84:	e04a      	b.n	8002f1c <HAL_TIM_Base_MspInit+0x110>
  else if(tim_baseHandle->Instance==TIM3)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a28      	ldr	r2, [pc, #160]	; (8002f2c <HAL_TIM_Base_MspInit+0x120>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d12c      	bne.n	8002eea <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e90:	4b24      	ldr	r3, [pc, #144]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	4a23      	ldr	r2, [pc, #140]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002e96:	f043 0302 	orr.w	r3, r3, #2
 8002e9a:	61d3      	str	r3, [r2, #28]
 8002e9c:	4b21      	ldr	r3, [pc, #132]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ea8:	4b1e      	ldr	r3, [pc, #120]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	4a1d      	ldr	r2, [pc, #116]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002eae:	f043 0304 	orr.w	r3, r3, #4
 8002eb2:	6193      	str	r3, [r2, #24]
 8002eb4:	4b1b      	ldr	r3, [pc, #108]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	f003 0304 	and.w	r3, r3, #4
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ec0:	2340      	movs	r3, #64	; 0x40
 8002ec2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ecc:	f107 0320 	add.w	r3, r7, #32
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4815      	ldr	r0, [pc, #84]	; (8002f28 <HAL_TIM_Base_MspInit+0x11c>)
 8002ed4:	f001 f8c4 	bl	8004060 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2105      	movs	r1, #5
 8002edc:	201d      	movs	r0, #29
 8002ede:	f000 fc04 	bl	80036ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ee2:	201d      	movs	r0, #29
 8002ee4:	f000 fc1d 	bl	8003722 <HAL_NVIC_EnableIRQ>
}
 8002ee8:	e018      	b.n	8002f1c <HAL_TIM_Base_MspInit+0x110>
  else if(tim_baseHandle->Instance==TIM4)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a10      	ldr	r2, [pc, #64]	; (8002f30 <HAL_TIM_Base_MspInit+0x124>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d113      	bne.n	8002f1c <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ef4:	4b0b      	ldr	r3, [pc, #44]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002ef6:	69db      	ldr	r3, [r3, #28]
 8002ef8:	4a0a      	ldr	r2, [pc, #40]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002efa:	f043 0304 	orr.w	r3, r3, #4
 8002efe:	61d3      	str	r3, [r2, #28]
 8002f00:	4b08      	ldr	r3, [pc, #32]	; (8002f24 <HAL_TIM_Base_MspInit+0x118>)
 8002f02:	69db      	ldr	r3, [r3, #28]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	60fb      	str	r3, [r7, #12]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	2105      	movs	r1, #5
 8002f10:	201e      	movs	r0, #30
 8002f12:	f000 fbea 	bl	80036ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002f16:	201e      	movs	r0, #30
 8002f18:	f000 fc03 	bl	8003722 <HAL_NVIC_EnableIRQ>
}
 8002f1c:	bf00      	nop
 8002f1e:	3730      	adds	r7, #48	; 0x30
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40021000 	.word	0x40021000
 8002f28:	40010800 	.word	0x40010800
 8002f2c:	40000400 	.word	0x40000400
 8002f30:	40000800 	.word	0x40000800

08002f34 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f38:	4b11      	ldr	r3, [pc, #68]	; (8002f80 <MX_USART1_UART_Init+0x4c>)
 8002f3a:	4a12      	ldr	r2, [pc, #72]	; (8002f84 <MX_USART1_UART_Init+0x50>)
 8002f3c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f3e:	4b10      	ldr	r3, [pc, #64]	; (8002f80 <MX_USART1_UART_Init+0x4c>)
 8002f40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f44:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f46:	4b0e      	ldr	r3, [pc, #56]	; (8002f80 <MX_USART1_UART_Init+0x4c>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f4c:	4b0c      	ldr	r3, [pc, #48]	; (8002f80 <MX_USART1_UART_Init+0x4c>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f52:	4b0b      	ldr	r3, [pc, #44]	; (8002f80 <MX_USART1_UART_Init+0x4c>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f58:	4b09      	ldr	r3, [pc, #36]	; (8002f80 <MX_USART1_UART_Init+0x4c>)
 8002f5a:	220c      	movs	r2, #12
 8002f5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f5e:	4b08      	ldr	r3, [pc, #32]	; (8002f80 <MX_USART1_UART_Init+0x4c>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f64:	4b06      	ldr	r3, [pc, #24]	; (8002f80 <MX_USART1_UART_Init+0x4c>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f6a:	4805      	ldr	r0, [pc, #20]	; (8002f80 <MX_USART1_UART_Init+0x4c>)
 8002f6c:	f003 fe68 	bl	8006c40 <HAL_UART_Init>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002f76:	f7ff f97f 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f7a:	bf00      	nop
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	200005d0 	.word	0x200005d0
 8002f84:	40013800 	.word	0x40013800

08002f88 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f8c:	4b11      	ldr	r3, [pc, #68]	; (8002fd4 <MX_USART2_UART_Init+0x4c>)
 8002f8e:	4a12      	ldr	r2, [pc, #72]	; (8002fd8 <MX_USART2_UART_Init+0x50>)
 8002f90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f92:	4b10      	ldr	r3, [pc, #64]	; (8002fd4 <MX_USART2_UART_Init+0x4c>)
 8002f94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f9a:	4b0e      	ldr	r3, [pc, #56]	; (8002fd4 <MX_USART2_UART_Init+0x4c>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002fa0:	4b0c      	ldr	r3, [pc, #48]	; (8002fd4 <MX_USART2_UART_Init+0x4c>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002fa6:	4b0b      	ldr	r3, [pc, #44]	; (8002fd4 <MX_USART2_UART_Init+0x4c>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002fac:	4b09      	ldr	r3, [pc, #36]	; (8002fd4 <MX_USART2_UART_Init+0x4c>)
 8002fae:	220c      	movs	r2, #12
 8002fb0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fb2:	4b08      	ldr	r3, [pc, #32]	; (8002fd4 <MX_USART2_UART_Init+0x4c>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <MX_USART2_UART_Init+0x4c>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002fbe:	4805      	ldr	r0, [pc, #20]	; (8002fd4 <MX_USART2_UART_Init+0x4c>)
 8002fc0:	f003 fe3e 	bl	8006c40 <HAL_UART_Init>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002fca:	f7ff f955 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002fce:	bf00      	nop
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20000618 	.word	0x20000618
 8002fd8:	40004400 	.word	0x40004400

08002fdc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002fe0:	4b11      	ldr	r3, [pc, #68]	; (8003028 <MX_USART3_UART_Init+0x4c>)
 8002fe2:	4a12      	ldr	r2, [pc, #72]	; (800302c <MX_USART3_UART_Init+0x50>)
 8002fe4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002fe6:	4b10      	ldr	r3, [pc, #64]	; (8003028 <MX_USART3_UART_Init+0x4c>)
 8002fe8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002fec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002fee:	4b0e      	ldr	r3, [pc, #56]	; (8003028 <MX_USART3_UART_Init+0x4c>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002ff4:	4b0c      	ldr	r3, [pc, #48]	; (8003028 <MX_USART3_UART_Init+0x4c>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002ffa:	4b0b      	ldr	r3, [pc, #44]	; (8003028 <MX_USART3_UART_Init+0x4c>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003000:	4b09      	ldr	r3, [pc, #36]	; (8003028 <MX_USART3_UART_Init+0x4c>)
 8003002:	220c      	movs	r2, #12
 8003004:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003006:	4b08      	ldr	r3, [pc, #32]	; (8003028 <MX_USART3_UART_Init+0x4c>)
 8003008:	2200      	movs	r2, #0
 800300a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800300c:	4b06      	ldr	r3, [pc, #24]	; (8003028 <MX_USART3_UART_Init+0x4c>)
 800300e:	2200      	movs	r2, #0
 8003010:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003012:	4805      	ldr	r0, [pc, #20]	; (8003028 <MX_USART3_UART_Init+0x4c>)
 8003014:	f003 fe14 	bl	8006c40 <HAL_UART_Init>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800301e:	f7ff f92b 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003022:	bf00      	nop
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	20000660 	.word	0x20000660
 800302c:	40004800 	.word	0x40004800

08003030 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08c      	sub	sp, #48	; 0x30
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003038:	f107 0320 	add.w	r3, r7, #32
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	609a      	str	r2, [r3, #8]
 8003044:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a8b      	ldr	r2, [pc, #556]	; (8003278 <HAL_UART_MspInit+0x248>)
 800304c:	4293      	cmp	r3, r2
 800304e:	f040 8087 	bne.w	8003160 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003052:	4b8a      	ldr	r3, [pc, #552]	; (800327c <HAL_UART_MspInit+0x24c>)
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	4a89      	ldr	r2, [pc, #548]	; (800327c <HAL_UART_MspInit+0x24c>)
 8003058:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800305c:	6193      	str	r3, [r2, #24]
 800305e:	4b87      	ldr	r3, [pc, #540]	; (800327c <HAL_UART_MspInit+0x24c>)
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003066:	61fb      	str	r3, [r7, #28]
 8003068:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800306a:	4b84      	ldr	r3, [pc, #528]	; (800327c <HAL_UART_MspInit+0x24c>)
 800306c:	699b      	ldr	r3, [r3, #24]
 800306e:	4a83      	ldr	r2, [pc, #524]	; (800327c <HAL_UART_MspInit+0x24c>)
 8003070:	f043 0304 	orr.w	r3, r3, #4
 8003074:	6193      	str	r3, [r2, #24]
 8003076:	4b81      	ldr	r3, [pc, #516]	; (800327c <HAL_UART_MspInit+0x24c>)
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	f003 0304 	and.w	r3, r3, #4
 800307e:	61bb      	str	r3, [r7, #24]
 8003080:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003082:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003086:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003088:	2302      	movs	r3, #2
 800308a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800308c:	2303      	movs	r3, #3
 800308e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003090:	f107 0320 	add.w	r3, r7, #32
 8003094:	4619      	mov	r1, r3
 8003096:	487a      	ldr	r0, [pc, #488]	; (8003280 <HAL_UART_MspInit+0x250>)
 8003098:	f000 ffe2 	bl	8004060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800309c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030a2:	2300      	movs	r3, #0
 80030a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a6:	2300      	movs	r3, #0
 80030a8:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030aa:	f107 0320 	add.w	r3, r7, #32
 80030ae:	4619      	mov	r1, r3
 80030b0:	4873      	ldr	r0, [pc, #460]	; (8003280 <HAL_UART_MspInit+0x250>)
 80030b2:	f000 ffd5 	bl	8004060 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80030b6:	4b73      	ldr	r3, [pc, #460]	; (8003284 <HAL_UART_MspInit+0x254>)
 80030b8:	4a73      	ldr	r2, [pc, #460]	; (8003288 <HAL_UART_MspInit+0x258>)
 80030ba:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030bc:	4b71      	ldr	r3, [pc, #452]	; (8003284 <HAL_UART_MspInit+0x254>)
 80030be:	2200      	movs	r2, #0
 80030c0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030c2:	4b70      	ldr	r3, [pc, #448]	; (8003284 <HAL_UART_MspInit+0x254>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80030c8:	4b6e      	ldr	r3, [pc, #440]	; (8003284 <HAL_UART_MspInit+0x254>)
 80030ca:	2280      	movs	r2, #128	; 0x80
 80030cc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030ce:	4b6d      	ldr	r3, [pc, #436]	; (8003284 <HAL_UART_MspInit+0x254>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030d4:	4b6b      	ldr	r3, [pc, #428]	; (8003284 <HAL_UART_MspInit+0x254>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80030da:	4b6a      	ldr	r3, [pc, #424]	; (8003284 <HAL_UART_MspInit+0x254>)
 80030dc:	2200      	movs	r2, #0
 80030de:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80030e0:	4b68      	ldr	r3, [pc, #416]	; (8003284 <HAL_UART_MspInit+0x254>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80030e6:	4867      	ldr	r0, [pc, #412]	; (8003284 <HAL_UART_MspInit+0x254>)
 80030e8:	f000 fb36 	bl	8003758 <HAL_DMA_Init>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80030f2:	f7ff f8c1 	bl	8002278 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a62      	ldr	r2, [pc, #392]	; (8003284 <HAL_UART_MspInit+0x254>)
 80030fa:	63da      	str	r2, [r3, #60]	; 0x3c
 80030fc:	4a61      	ldr	r2, [pc, #388]	; (8003284 <HAL_UART_MspInit+0x254>)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8003102:	4b62      	ldr	r3, [pc, #392]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003104:	4a62      	ldr	r2, [pc, #392]	; (8003290 <HAL_UART_MspInit+0x260>)
 8003106:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003108:	4b60      	ldr	r3, [pc, #384]	; (800328c <HAL_UART_MspInit+0x25c>)
 800310a:	2210      	movs	r2, #16
 800310c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800310e:	4b5f      	ldr	r3, [pc, #380]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003110:	2200      	movs	r2, #0
 8003112:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003114:	4b5d      	ldr	r3, [pc, #372]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003116:	2280      	movs	r2, #128	; 0x80
 8003118:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800311a:	4b5c      	ldr	r3, [pc, #368]	; (800328c <HAL_UART_MspInit+0x25c>)
 800311c:	2200      	movs	r2, #0
 800311e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003120:	4b5a      	ldr	r3, [pc, #360]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003122:	2200      	movs	r2, #0
 8003124:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003126:	4b59      	ldr	r3, [pc, #356]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003128:	2200      	movs	r2, #0
 800312a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800312c:	4b57      	ldr	r3, [pc, #348]	; (800328c <HAL_UART_MspInit+0x25c>)
 800312e:	2200      	movs	r2, #0
 8003130:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003132:	4856      	ldr	r0, [pc, #344]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003134:	f000 fb10 	bl	8003758 <HAL_DMA_Init>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 800313e:	f7ff f89b 	bl	8002278 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a51      	ldr	r2, [pc, #324]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003146:	639a      	str	r2, [r3, #56]	; 0x38
 8003148:	4a50      	ldr	r2, [pc, #320]	; (800328c <HAL_UART_MspInit+0x25c>)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800314e:	2200      	movs	r2, #0
 8003150:	2105      	movs	r1, #5
 8003152:	2025      	movs	r0, #37	; 0x25
 8003154:	f000 fac9 	bl	80036ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003158:	2025      	movs	r0, #37	; 0x25
 800315a:	f000 fae2 	bl	8003722 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800315e:	e12f      	b.n	80033c0 <HAL_UART_MspInit+0x390>
  else if(uartHandle->Instance==USART2)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a4b      	ldr	r2, [pc, #300]	; (8003294 <HAL_UART_MspInit+0x264>)
 8003166:	4293      	cmp	r3, r2
 8003168:	f040 809e 	bne.w	80032a8 <HAL_UART_MspInit+0x278>
    __HAL_RCC_USART2_CLK_ENABLE();
 800316c:	4b43      	ldr	r3, [pc, #268]	; (800327c <HAL_UART_MspInit+0x24c>)
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	4a42      	ldr	r2, [pc, #264]	; (800327c <HAL_UART_MspInit+0x24c>)
 8003172:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003176:	61d3      	str	r3, [r2, #28]
 8003178:	4b40      	ldr	r3, [pc, #256]	; (800327c <HAL_UART_MspInit+0x24c>)
 800317a:	69db      	ldr	r3, [r3, #28]
 800317c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003180:	617b      	str	r3, [r7, #20]
 8003182:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003184:	4b3d      	ldr	r3, [pc, #244]	; (800327c <HAL_UART_MspInit+0x24c>)
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	4a3c      	ldr	r2, [pc, #240]	; (800327c <HAL_UART_MspInit+0x24c>)
 800318a:	f043 0304 	orr.w	r3, r3, #4
 800318e:	6193      	str	r3, [r2, #24]
 8003190:	4b3a      	ldr	r3, [pc, #232]	; (800327c <HAL_UART_MspInit+0x24c>)
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	613b      	str	r3, [r7, #16]
 800319a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800319c:	2304      	movs	r3, #4
 800319e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a0:	2302      	movs	r3, #2
 80031a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031a4:	2303      	movs	r3, #3
 80031a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031a8:	f107 0320 	add.w	r3, r7, #32
 80031ac:	4619      	mov	r1, r3
 80031ae:	4834      	ldr	r0, [pc, #208]	; (8003280 <HAL_UART_MspInit+0x250>)
 80031b0:	f000 ff56 	bl	8004060 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80031b4:	2308      	movs	r3, #8
 80031b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031b8:	2300      	movs	r3, #0
 80031ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031bc:	2300      	movs	r3, #0
 80031be:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031c0:	f107 0320 	add.w	r3, r7, #32
 80031c4:	4619      	mov	r1, r3
 80031c6:	482e      	ldr	r0, [pc, #184]	; (8003280 <HAL_UART_MspInit+0x250>)
 80031c8:	f000 ff4a 	bl	8004060 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80031cc:	4b32      	ldr	r3, [pc, #200]	; (8003298 <HAL_UART_MspInit+0x268>)
 80031ce:	4a33      	ldr	r2, [pc, #204]	; (800329c <HAL_UART_MspInit+0x26c>)
 80031d0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031d2:	4b31      	ldr	r3, [pc, #196]	; (8003298 <HAL_UART_MspInit+0x268>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031d8:	4b2f      	ldr	r3, [pc, #188]	; (8003298 <HAL_UART_MspInit+0x268>)
 80031da:	2200      	movs	r2, #0
 80031dc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80031de:	4b2e      	ldr	r3, [pc, #184]	; (8003298 <HAL_UART_MspInit+0x268>)
 80031e0:	2280      	movs	r2, #128	; 0x80
 80031e2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031e4:	4b2c      	ldr	r3, [pc, #176]	; (8003298 <HAL_UART_MspInit+0x268>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031ea:	4b2b      	ldr	r3, [pc, #172]	; (8003298 <HAL_UART_MspInit+0x268>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80031f0:	4b29      	ldr	r3, [pc, #164]	; (8003298 <HAL_UART_MspInit+0x268>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031f6:	4b28      	ldr	r3, [pc, #160]	; (8003298 <HAL_UART_MspInit+0x268>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80031fc:	4826      	ldr	r0, [pc, #152]	; (8003298 <HAL_UART_MspInit+0x268>)
 80031fe:	f000 faab 	bl	8003758 <HAL_DMA_Init>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d001      	beq.n	800320c <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 8003208:	f7ff f836 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a22      	ldr	r2, [pc, #136]	; (8003298 <HAL_UART_MspInit+0x268>)
 8003210:	63da      	str	r2, [r3, #60]	; 0x3c
 8003212:	4a21      	ldr	r2, [pc, #132]	; (8003298 <HAL_UART_MspInit+0x268>)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8003218:	4b21      	ldr	r3, [pc, #132]	; (80032a0 <HAL_UART_MspInit+0x270>)
 800321a:	4a22      	ldr	r2, [pc, #136]	; (80032a4 <HAL_UART_MspInit+0x274>)
 800321c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800321e:	4b20      	ldr	r3, [pc, #128]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003220:	2210      	movs	r2, #16
 8003222:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003224:	4b1e      	ldr	r3, [pc, #120]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003226:	2200      	movs	r2, #0
 8003228:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800322a:	4b1d      	ldr	r3, [pc, #116]	; (80032a0 <HAL_UART_MspInit+0x270>)
 800322c:	2280      	movs	r2, #128	; 0x80
 800322e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003230:	4b1b      	ldr	r3, [pc, #108]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003232:	2200      	movs	r2, #0
 8003234:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003236:	4b1a      	ldr	r3, [pc, #104]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003238:	2200      	movs	r2, #0
 800323a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800323c:	4b18      	ldr	r3, [pc, #96]	; (80032a0 <HAL_UART_MspInit+0x270>)
 800323e:	2200      	movs	r2, #0
 8003240:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003242:	4b17      	ldr	r3, [pc, #92]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003244:	2200      	movs	r2, #0
 8003246:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003248:	4815      	ldr	r0, [pc, #84]	; (80032a0 <HAL_UART_MspInit+0x270>)
 800324a:	f000 fa85 	bl	8003758 <HAL_DMA_Init>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <HAL_UART_MspInit+0x228>
      Error_Handler();
 8003254:	f7ff f810 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a11      	ldr	r2, [pc, #68]	; (80032a0 <HAL_UART_MspInit+0x270>)
 800325c:	639a      	str	r2, [r3, #56]	; 0x38
 800325e:	4a10      	ldr	r2, [pc, #64]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003264:	2200      	movs	r2, #0
 8003266:	2105      	movs	r1, #5
 8003268:	2026      	movs	r0, #38	; 0x26
 800326a:	f000 fa3e 	bl	80036ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800326e:	2026      	movs	r0, #38	; 0x26
 8003270:	f000 fa57 	bl	8003722 <HAL_NVIC_EnableIRQ>
}
 8003274:	e0a4      	b.n	80033c0 <HAL_UART_MspInit+0x390>
 8003276:	bf00      	nop
 8003278:	40013800 	.word	0x40013800
 800327c:	40021000 	.word	0x40021000
 8003280:	40010800 	.word	0x40010800
 8003284:	200006a8 	.word	0x200006a8
 8003288:	40020058 	.word	0x40020058
 800328c:	200006ec 	.word	0x200006ec
 8003290:	40020044 	.word	0x40020044
 8003294:	40004400 	.word	0x40004400
 8003298:	20000730 	.word	0x20000730
 800329c:	4002006c 	.word	0x4002006c
 80032a0:	20000774 	.word	0x20000774
 80032a4:	40020080 	.word	0x40020080
  else if(uartHandle->Instance==USART3)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a46      	ldr	r2, [pc, #280]	; (80033c8 <HAL_UART_MspInit+0x398>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	f040 8086 	bne.w	80033c0 <HAL_UART_MspInit+0x390>
    __HAL_RCC_USART3_CLK_ENABLE();
 80032b4:	4b45      	ldr	r3, [pc, #276]	; (80033cc <HAL_UART_MspInit+0x39c>)
 80032b6:	69db      	ldr	r3, [r3, #28]
 80032b8:	4a44      	ldr	r2, [pc, #272]	; (80033cc <HAL_UART_MspInit+0x39c>)
 80032ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032be:	61d3      	str	r3, [r2, #28]
 80032c0:	4b42      	ldr	r3, [pc, #264]	; (80033cc <HAL_UART_MspInit+0x39c>)
 80032c2:	69db      	ldr	r3, [r3, #28]
 80032c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032cc:	4b3f      	ldr	r3, [pc, #252]	; (80033cc <HAL_UART_MspInit+0x39c>)
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	4a3e      	ldr	r2, [pc, #248]	; (80033cc <HAL_UART_MspInit+0x39c>)
 80032d2:	f043 0308 	orr.w	r3, r3, #8
 80032d6:	6193      	str	r3, [r2, #24]
 80032d8:	4b3c      	ldr	r3, [pc, #240]	; (80033cc <HAL_UART_MspInit+0x39c>)
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	f003 0308 	and.w	r3, r3, #8
 80032e0:	60bb      	str	r3, [r7, #8]
 80032e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80032e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ea:	2302      	movs	r3, #2
 80032ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032ee:	2303      	movs	r3, #3
 80032f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032f2:	f107 0320 	add.w	r3, r7, #32
 80032f6:	4619      	mov	r1, r3
 80032f8:	4835      	ldr	r0, [pc, #212]	; (80033d0 <HAL_UART_MspInit+0x3a0>)
 80032fa:	f000 feb1 	bl	8004060 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80032fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003304:	2300      	movs	r3, #0
 8003306:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003308:	2300      	movs	r3, #0
 800330a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800330c:	f107 0320 	add.w	r3, r7, #32
 8003310:	4619      	mov	r1, r3
 8003312:	482f      	ldr	r0, [pc, #188]	; (80033d0 <HAL_UART_MspInit+0x3a0>)
 8003314:	f000 fea4 	bl	8004060 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8003318:	4b2e      	ldr	r3, [pc, #184]	; (80033d4 <HAL_UART_MspInit+0x3a4>)
 800331a:	4a2f      	ldr	r2, [pc, #188]	; (80033d8 <HAL_UART_MspInit+0x3a8>)
 800331c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800331e:	4b2d      	ldr	r3, [pc, #180]	; (80033d4 <HAL_UART_MspInit+0x3a4>)
 8003320:	2200      	movs	r2, #0
 8003322:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003324:	4b2b      	ldr	r3, [pc, #172]	; (80033d4 <HAL_UART_MspInit+0x3a4>)
 8003326:	2200      	movs	r2, #0
 8003328:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800332a:	4b2a      	ldr	r3, [pc, #168]	; (80033d4 <HAL_UART_MspInit+0x3a4>)
 800332c:	2280      	movs	r2, #128	; 0x80
 800332e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003330:	4b28      	ldr	r3, [pc, #160]	; (80033d4 <HAL_UART_MspInit+0x3a4>)
 8003332:	2200      	movs	r2, #0
 8003334:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003336:	4b27      	ldr	r3, [pc, #156]	; (80033d4 <HAL_UART_MspInit+0x3a4>)
 8003338:	2200      	movs	r2, #0
 800333a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800333c:	4b25      	ldr	r3, [pc, #148]	; (80033d4 <HAL_UART_MspInit+0x3a4>)
 800333e:	2200      	movs	r2, #0
 8003340:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003342:	4b24      	ldr	r3, [pc, #144]	; (80033d4 <HAL_UART_MspInit+0x3a4>)
 8003344:	2200      	movs	r2, #0
 8003346:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003348:	4822      	ldr	r0, [pc, #136]	; (80033d4 <HAL_UART_MspInit+0x3a4>)
 800334a:	f000 fa05 	bl	8003758 <HAL_DMA_Init>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <HAL_UART_MspInit+0x328>
      Error_Handler();
 8003354:	f7fe ff90 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a1e      	ldr	r2, [pc, #120]	; (80033d4 <HAL_UART_MspInit+0x3a4>)
 800335c:	63da      	str	r2, [r3, #60]	; 0x3c
 800335e:	4a1d      	ldr	r2, [pc, #116]	; (80033d4 <HAL_UART_MspInit+0x3a4>)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8003364:	4b1d      	ldr	r3, [pc, #116]	; (80033dc <HAL_UART_MspInit+0x3ac>)
 8003366:	4a1e      	ldr	r2, [pc, #120]	; (80033e0 <HAL_UART_MspInit+0x3b0>)
 8003368:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800336a:	4b1c      	ldr	r3, [pc, #112]	; (80033dc <HAL_UART_MspInit+0x3ac>)
 800336c:	2210      	movs	r2, #16
 800336e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003370:	4b1a      	ldr	r3, [pc, #104]	; (80033dc <HAL_UART_MspInit+0x3ac>)
 8003372:	2200      	movs	r2, #0
 8003374:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003376:	4b19      	ldr	r3, [pc, #100]	; (80033dc <HAL_UART_MspInit+0x3ac>)
 8003378:	2280      	movs	r2, #128	; 0x80
 800337a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800337c:	4b17      	ldr	r3, [pc, #92]	; (80033dc <HAL_UART_MspInit+0x3ac>)
 800337e:	2200      	movs	r2, #0
 8003380:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003382:	4b16      	ldr	r3, [pc, #88]	; (80033dc <HAL_UART_MspInit+0x3ac>)
 8003384:	2200      	movs	r2, #0
 8003386:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003388:	4b14      	ldr	r3, [pc, #80]	; (80033dc <HAL_UART_MspInit+0x3ac>)
 800338a:	2200      	movs	r2, #0
 800338c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800338e:	4b13      	ldr	r3, [pc, #76]	; (80033dc <HAL_UART_MspInit+0x3ac>)
 8003390:	2200      	movs	r2, #0
 8003392:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003394:	4811      	ldr	r0, [pc, #68]	; (80033dc <HAL_UART_MspInit+0x3ac>)
 8003396:	f000 f9df 	bl	8003758 <HAL_DMA_Init>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <HAL_UART_MspInit+0x374>
      Error_Handler();
 80033a0:	f7fe ff6a 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a0d      	ldr	r2, [pc, #52]	; (80033dc <HAL_UART_MspInit+0x3ac>)
 80033a8:	639a      	str	r2, [r3, #56]	; 0x38
 80033aa:	4a0c      	ldr	r2, [pc, #48]	; (80033dc <HAL_UART_MspInit+0x3ac>)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80033b0:	2200      	movs	r2, #0
 80033b2:	2105      	movs	r1, #5
 80033b4:	2027      	movs	r0, #39	; 0x27
 80033b6:	f000 f998 	bl	80036ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80033ba:	2027      	movs	r0, #39	; 0x27
 80033bc:	f000 f9b1 	bl	8003722 <HAL_NVIC_EnableIRQ>
}
 80033c0:	bf00      	nop
 80033c2:	3730      	adds	r7, #48	; 0x30
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	40004800 	.word	0x40004800
 80033cc:	40021000 	.word	0x40021000
 80033d0:	40010c00 	.word	0x40010c00
 80033d4:	200007b8 	.word	0x200007b8
 80033d8:	40020030 	.word	0x40020030
 80033dc:	200007fc 	.word	0x200007fc
 80033e0:	4002001c 	.word	0x4002001c

080033e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80033e4:	f7ff fbde 	bl	8002ba4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80033e8:	480b      	ldr	r0, [pc, #44]	; (8003418 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80033ea:	490c      	ldr	r1, [pc, #48]	; (800341c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80033ec:	4a0c      	ldr	r2, [pc, #48]	; (8003420 <LoopFillZerobss+0x16>)
  movs r3, #0
 80033ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033f0:	e002      	b.n	80033f8 <LoopCopyDataInit>

080033f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033f6:	3304      	adds	r3, #4

080033f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033fc:	d3f9      	bcc.n	80033f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033fe:	4a09      	ldr	r2, [pc, #36]	; (8003424 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003400:	4c09      	ldr	r4, [pc, #36]	; (8003428 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003404:	e001      	b.n	800340a <LoopFillZerobss>

08003406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003408:	3204      	adds	r2, #4

0800340a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800340a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800340c:	d3fb      	bcc.n	8003406 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800340e:	f005 fdc5 	bl	8008f9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003412:	f7fe fecf 	bl	80021b4 <main>
  bx lr
 8003416:	4770      	bx	lr
  ldr r0, =_sdata
 8003418:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800341c:	20000108 	.word	0x20000108
  ldr r2, =_sidata
 8003420:	0800a138 	.word	0x0800a138
  ldr r2, =_sbss
 8003424:	20000108 	.word	0x20000108
  ldr r4, =_ebss
 8003428:	200016e0 	.word	0x200016e0

0800342c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800342c:	e7fe      	b.n	800342c <ADC1_2_IRQHandler>
	...

08003430 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003434:	4b08      	ldr	r3, [pc, #32]	; (8003458 <HAL_Init+0x28>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a07      	ldr	r2, [pc, #28]	; (8003458 <HAL_Init+0x28>)
 800343a:	f043 0310 	orr.w	r3, r3, #16
 800343e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003440:	2003      	movs	r0, #3
 8003442:	f000 f947 	bl	80036d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003446:	200f      	movs	r0, #15
 8003448:	f000 f808 	bl	800345c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800344c:	f7ff faa2 	bl	8002994 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	40022000 	.word	0x40022000

0800345c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003464:	4b12      	ldr	r3, [pc, #72]	; (80034b0 <HAL_InitTick+0x54>)
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	4b12      	ldr	r3, [pc, #72]	; (80034b4 <HAL_InitTick+0x58>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	4619      	mov	r1, r3
 800346e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003472:	fbb3 f3f1 	udiv	r3, r3, r1
 8003476:	fbb2 f3f3 	udiv	r3, r2, r3
 800347a:	4618      	mov	r0, r3
 800347c:	f000 f95f 	bl	800373e <HAL_SYSTICK_Config>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e00e      	b.n	80034a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b0f      	cmp	r3, #15
 800348e:	d80a      	bhi.n	80034a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003490:	2200      	movs	r2, #0
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	f04f 30ff 	mov.w	r0, #4294967295
 8003498:	f000 f927 	bl	80036ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800349c:	4a06      	ldr	r2, [pc, #24]	; (80034b8 <HAL_InitTick+0x5c>)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
 80034a4:	e000      	b.n	80034a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	20000098 	.word	0x20000098
 80034b4:	200000a0 	.word	0x200000a0
 80034b8:	2000009c 	.word	0x2000009c

080034bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034c0:	4b05      	ldr	r3, [pc, #20]	; (80034d8 <HAL_IncTick+0x1c>)
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	461a      	mov	r2, r3
 80034c6:	4b05      	ldr	r3, [pc, #20]	; (80034dc <HAL_IncTick+0x20>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4413      	add	r3, r2
 80034cc:	4a03      	ldr	r2, [pc, #12]	; (80034dc <HAL_IncTick+0x20>)
 80034ce:	6013      	str	r3, [r2, #0]
}
 80034d0:	bf00      	nop
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bc80      	pop	{r7}
 80034d6:	4770      	bx	lr
 80034d8:	200000a0 	.word	0x200000a0
 80034dc:	20000840 	.word	0x20000840

080034e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
  return uwTick;
 80034e4:	4b02      	ldr	r3, [pc, #8]	; (80034f0 <HAL_GetTick+0x10>)
 80034e6:	681b      	ldr	r3, [r3, #0]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr
 80034f0:	20000840 	.word	0x20000840

080034f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034fc:	f7ff fff0 	bl	80034e0 <HAL_GetTick>
 8003500:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800350c:	d005      	beq.n	800351a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800350e:	4b0a      	ldr	r3, [pc, #40]	; (8003538 <HAL_Delay+0x44>)
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	461a      	mov	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	4413      	add	r3, r2
 8003518:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800351a:	bf00      	nop
 800351c:	f7ff ffe0 	bl	80034e0 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	429a      	cmp	r2, r3
 800352a:	d8f7      	bhi.n	800351c <HAL_Delay+0x28>
  {
  }
}
 800352c:	bf00      	nop
 800352e:	bf00      	nop
 8003530:	3710      	adds	r7, #16
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	200000a0 	.word	0x200000a0

0800353c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f003 0307 	and.w	r3, r3, #7
 800354a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800354c:	4b0c      	ldr	r3, [pc, #48]	; (8003580 <__NVIC_SetPriorityGrouping+0x44>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003552:	68ba      	ldr	r2, [r7, #8]
 8003554:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003558:	4013      	ands	r3, r2
 800355a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003564:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800356c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800356e:	4a04      	ldr	r2, [pc, #16]	; (8003580 <__NVIC_SetPriorityGrouping+0x44>)
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	60d3      	str	r3, [r2, #12]
}
 8003574:	bf00      	nop
 8003576:	3714      	adds	r7, #20
 8003578:	46bd      	mov	sp, r7
 800357a:	bc80      	pop	{r7}
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	e000ed00 	.word	0xe000ed00

08003584 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003584:	b480      	push	{r7}
 8003586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003588:	4b04      	ldr	r3, [pc, #16]	; (800359c <__NVIC_GetPriorityGrouping+0x18>)
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	0a1b      	lsrs	r3, r3, #8
 800358e:	f003 0307 	and.w	r3, r3, #7
}
 8003592:	4618      	mov	r0, r3
 8003594:	46bd      	mov	sp, r7
 8003596:	bc80      	pop	{r7}
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	e000ed00 	.word	0xe000ed00

080035a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	db0b      	blt.n	80035ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035b2:	79fb      	ldrb	r3, [r7, #7]
 80035b4:	f003 021f 	and.w	r2, r3, #31
 80035b8:	4906      	ldr	r1, [pc, #24]	; (80035d4 <__NVIC_EnableIRQ+0x34>)
 80035ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035be:	095b      	lsrs	r3, r3, #5
 80035c0:	2001      	movs	r0, #1
 80035c2:	fa00 f202 	lsl.w	r2, r0, r2
 80035c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035ca:	bf00      	nop
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bc80      	pop	{r7}
 80035d2:	4770      	bx	lr
 80035d4:	e000e100 	.word	0xe000e100

080035d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	4603      	mov	r3, r0
 80035e0:	6039      	str	r1, [r7, #0]
 80035e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	db0a      	blt.n	8003602 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	b2da      	uxtb	r2, r3
 80035f0:	490c      	ldr	r1, [pc, #48]	; (8003624 <__NVIC_SetPriority+0x4c>)
 80035f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f6:	0112      	lsls	r2, r2, #4
 80035f8:	b2d2      	uxtb	r2, r2
 80035fa:	440b      	add	r3, r1
 80035fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003600:	e00a      	b.n	8003618 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	b2da      	uxtb	r2, r3
 8003606:	4908      	ldr	r1, [pc, #32]	; (8003628 <__NVIC_SetPriority+0x50>)
 8003608:	79fb      	ldrb	r3, [r7, #7]
 800360a:	f003 030f 	and.w	r3, r3, #15
 800360e:	3b04      	subs	r3, #4
 8003610:	0112      	lsls	r2, r2, #4
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	440b      	add	r3, r1
 8003616:	761a      	strb	r2, [r3, #24]
}
 8003618:	bf00      	nop
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	bc80      	pop	{r7}
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	e000e100 	.word	0xe000e100
 8003628:	e000ed00 	.word	0xe000ed00

0800362c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800362c:	b480      	push	{r7}
 800362e:	b089      	sub	sp, #36	; 0x24
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f003 0307 	and.w	r3, r3, #7
 800363e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	f1c3 0307 	rsb	r3, r3, #7
 8003646:	2b04      	cmp	r3, #4
 8003648:	bf28      	it	cs
 800364a:	2304      	movcs	r3, #4
 800364c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	3304      	adds	r3, #4
 8003652:	2b06      	cmp	r3, #6
 8003654:	d902      	bls.n	800365c <NVIC_EncodePriority+0x30>
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	3b03      	subs	r3, #3
 800365a:	e000      	b.n	800365e <NVIC_EncodePriority+0x32>
 800365c:	2300      	movs	r3, #0
 800365e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003660:	f04f 32ff 	mov.w	r2, #4294967295
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	43da      	mvns	r2, r3
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	401a      	ands	r2, r3
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003674:	f04f 31ff 	mov.w	r1, #4294967295
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	fa01 f303 	lsl.w	r3, r1, r3
 800367e:	43d9      	mvns	r1, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003684:	4313      	orrs	r3, r2
         );
}
 8003686:	4618      	mov	r0, r3
 8003688:	3724      	adds	r7, #36	; 0x24
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr

08003690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3b01      	subs	r3, #1
 800369c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036a0:	d301      	bcc.n	80036a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036a2:	2301      	movs	r3, #1
 80036a4:	e00f      	b.n	80036c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036a6:	4a0a      	ldr	r2, [pc, #40]	; (80036d0 <SysTick_Config+0x40>)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036ae:	210f      	movs	r1, #15
 80036b0:	f04f 30ff 	mov.w	r0, #4294967295
 80036b4:	f7ff ff90 	bl	80035d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036b8:	4b05      	ldr	r3, [pc, #20]	; (80036d0 <SysTick_Config+0x40>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036be:	4b04      	ldr	r3, [pc, #16]	; (80036d0 <SysTick_Config+0x40>)
 80036c0:	2207      	movs	r2, #7
 80036c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3708      	adds	r7, #8
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	e000e010 	.word	0xe000e010

080036d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f7ff ff2d 	bl	800353c <__NVIC_SetPriorityGrouping>
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b086      	sub	sp, #24
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	4603      	mov	r3, r0
 80036f2:	60b9      	str	r1, [r7, #8]
 80036f4:	607a      	str	r2, [r7, #4]
 80036f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036f8:	2300      	movs	r3, #0
 80036fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036fc:	f7ff ff42 	bl	8003584 <__NVIC_GetPriorityGrouping>
 8003700:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	68b9      	ldr	r1, [r7, #8]
 8003706:	6978      	ldr	r0, [r7, #20]
 8003708:	f7ff ff90 	bl	800362c <NVIC_EncodePriority>
 800370c:	4602      	mov	r2, r0
 800370e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003712:	4611      	mov	r1, r2
 8003714:	4618      	mov	r0, r3
 8003716:	f7ff ff5f 	bl	80035d8 <__NVIC_SetPriority>
}
 800371a:	bf00      	nop
 800371c:	3718      	adds	r7, #24
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b082      	sub	sp, #8
 8003726:	af00      	add	r7, sp, #0
 8003728:	4603      	mov	r3, r0
 800372a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800372c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff ff35 	bl	80035a0 <__NVIC_EnableIRQ>
}
 8003736:	bf00      	nop
 8003738:	3708      	adds	r7, #8
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b082      	sub	sp, #8
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7ff ffa2 	bl	8003690 <SysTick_Config>
 800374c:	4603      	mov	r3, r0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3708      	adds	r7, #8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
	...

08003758 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003760:	2300      	movs	r3, #0
 8003762:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d101      	bne.n	800376e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e059      	b.n	8003822 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	461a      	mov	r2, r3
 8003774:	4b2d      	ldr	r3, [pc, #180]	; (800382c <HAL_DMA_Init+0xd4>)
 8003776:	429a      	cmp	r2, r3
 8003778:	d80f      	bhi.n	800379a <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	461a      	mov	r2, r3
 8003780:	4b2b      	ldr	r3, [pc, #172]	; (8003830 <HAL_DMA_Init+0xd8>)
 8003782:	4413      	add	r3, r2
 8003784:	4a2b      	ldr	r2, [pc, #172]	; (8003834 <HAL_DMA_Init+0xdc>)
 8003786:	fba2 2303 	umull	r2, r3, r2, r3
 800378a:	091b      	lsrs	r3, r3, #4
 800378c:	009a      	lsls	r2, r3, #2
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a28      	ldr	r2, [pc, #160]	; (8003838 <HAL_DMA_Init+0xe0>)
 8003796:	63da      	str	r2, [r3, #60]	; 0x3c
 8003798:	e00e      	b.n	80037b8 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	461a      	mov	r2, r3
 80037a0:	4b26      	ldr	r3, [pc, #152]	; (800383c <HAL_DMA_Init+0xe4>)
 80037a2:	4413      	add	r3, r2
 80037a4:	4a23      	ldr	r2, [pc, #140]	; (8003834 <HAL_DMA_Init+0xdc>)
 80037a6:	fba2 2303 	umull	r2, r3, r2, r3
 80037aa:	091b      	lsrs	r3, r3, #4
 80037ac:	009a      	lsls	r2, r3, #2
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a22      	ldr	r2, [pc, #136]	; (8003840 <HAL_DMA_Init+0xe8>)
 80037b6:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2202      	movs	r2, #2
 80037bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80037ce:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80037d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80037dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	69db      	ldr	r3, [r3, #28]
 80037fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	4313      	orrs	r3, r2
 8003800:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3714      	adds	r7, #20
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr
 800382c:	40020407 	.word	0x40020407
 8003830:	bffdfff8 	.word	0xbffdfff8
 8003834:	cccccccd 	.word	0xcccccccd
 8003838:	40020000 	.word	0x40020000
 800383c:	bffdfbf8 	.word	0xbffdfbf8
 8003840:	40020400 	.word	0x40020400

08003844 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b086      	sub	sp, #24
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
 8003850:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003852:	2300      	movs	r3, #0
 8003854:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f893 3020 	ldrb.w	r3, [r3, #32]
 800385c:	2b01      	cmp	r3, #1
 800385e:	d101      	bne.n	8003864 <HAL_DMA_Start_IT+0x20>
 8003860:	2302      	movs	r3, #2
 8003862:	e04b      	b.n	80038fc <HAL_DMA_Start_IT+0xb8>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b01      	cmp	r3, #1
 8003876:	d13a      	bne.n	80038ee <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2202      	movs	r2, #2
 800387c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f022 0201 	bic.w	r2, r2, #1
 8003894:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	68b9      	ldr	r1, [r7, #8]
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f000 fbb1 	bl	8004004 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d008      	beq.n	80038bc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f042 020e 	orr.w	r2, r2, #14
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	e00f      	b.n	80038dc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f022 0204 	bic.w	r2, r2, #4
 80038ca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f042 020a 	orr.w	r2, r2, #10
 80038da:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f042 0201 	orr.w	r2, r2, #1
 80038ea:	601a      	str	r2, [r3, #0]
 80038ec:	e005      	b.n	80038fa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80038f6:	2302      	movs	r3, #2
 80038f8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80038fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800390c:	2300      	movs	r3, #0
 800390e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b02      	cmp	r3, #2
 800391a:	d008      	beq.n	800392e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2204      	movs	r2, #4
 8003920:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e020      	b.n	8003970 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f022 020e 	bic.w	r2, r2, #14
 800393c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f022 0201 	bic.w	r2, r2, #1
 800394c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003956:	2101      	movs	r1, #1
 8003958:	fa01 f202 	lsl.w	r2, r1, r2
 800395c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800396e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003970:	4618      	mov	r0, r3
 8003972:	3714      	adds	r7, #20
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr
	...

0800397c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003984:	2300      	movs	r3, #0
 8003986:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d005      	beq.n	80039a0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2204      	movs	r2, #4
 8003998:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	73fb      	strb	r3, [r7, #15]
 800399e:	e0d6      	b.n	8003b4e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 020e 	bic.w	r2, r2, #14
 80039ae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0201 	bic.w	r2, r2, #1
 80039be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	461a      	mov	r2, r3
 80039c6:	4b64      	ldr	r3, [pc, #400]	; (8003b58 <HAL_DMA_Abort_IT+0x1dc>)
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d958      	bls.n	8003a7e <HAL_DMA_Abort_IT+0x102>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a62      	ldr	r2, [pc, #392]	; (8003b5c <HAL_DMA_Abort_IT+0x1e0>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d04f      	beq.n	8003a76 <HAL_DMA_Abort_IT+0xfa>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a61      	ldr	r2, [pc, #388]	; (8003b60 <HAL_DMA_Abort_IT+0x1e4>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d048      	beq.n	8003a72 <HAL_DMA_Abort_IT+0xf6>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a5f      	ldr	r2, [pc, #380]	; (8003b64 <HAL_DMA_Abort_IT+0x1e8>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d040      	beq.n	8003a6c <HAL_DMA_Abort_IT+0xf0>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a5e      	ldr	r2, [pc, #376]	; (8003b68 <HAL_DMA_Abort_IT+0x1ec>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d038      	beq.n	8003a66 <HAL_DMA_Abort_IT+0xea>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a5c      	ldr	r2, [pc, #368]	; (8003b6c <HAL_DMA_Abort_IT+0x1f0>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d030      	beq.n	8003a60 <HAL_DMA_Abort_IT+0xe4>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a5b      	ldr	r2, [pc, #364]	; (8003b70 <HAL_DMA_Abort_IT+0x1f4>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d028      	beq.n	8003a5a <HAL_DMA_Abort_IT+0xde>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a52      	ldr	r2, [pc, #328]	; (8003b58 <HAL_DMA_Abort_IT+0x1dc>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d020      	beq.n	8003a54 <HAL_DMA_Abort_IT+0xd8>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a57      	ldr	r2, [pc, #348]	; (8003b74 <HAL_DMA_Abort_IT+0x1f8>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d019      	beq.n	8003a50 <HAL_DMA_Abort_IT+0xd4>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a55      	ldr	r2, [pc, #340]	; (8003b78 <HAL_DMA_Abort_IT+0x1fc>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d012      	beq.n	8003a4c <HAL_DMA_Abort_IT+0xd0>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a54      	ldr	r2, [pc, #336]	; (8003b7c <HAL_DMA_Abort_IT+0x200>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d00a      	beq.n	8003a46 <HAL_DMA_Abort_IT+0xca>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a52      	ldr	r2, [pc, #328]	; (8003b80 <HAL_DMA_Abort_IT+0x204>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d102      	bne.n	8003a40 <HAL_DMA_Abort_IT+0xc4>
 8003a3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a3e:	e01b      	b.n	8003a78 <HAL_DMA_Abort_IT+0xfc>
 8003a40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a44:	e018      	b.n	8003a78 <HAL_DMA_Abort_IT+0xfc>
 8003a46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a4a:	e015      	b.n	8003a78 <HAL_DMA_Abort_IT+0xfc>
 8003a4c:	2310      	movs	r3, #16
 8003a4e:	e013      	b.n	8003a78 <HAL_DMA_Abort_IT+0xfc>
 8003a50:	2301      	movs	r3, #1
 8003a52:	e011      	b.n	8003a78 <HAL_DMA_Abort_IT+0xfc>
 8003a54:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a58:	e00e      	b.n	8003a78 <HAL_DMA_Abort_IT+0xfc>
 8003a5a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a5e:	e00b      	b.n	8003a78 <HAL_DMA_Abort_IT+0xfc>
 8003a60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a64:	e008      	b.n	8003a78 <HAL_DMA_Abort_IT+0xfc>
 8003a66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a6a:	e005      	b.n	8003a78 <HAL_DMA_Abort_IT+0xfc>
 8003a6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a70:	e002      	b.n	8003a78 <HAL_DMA_Abort_IT+0xfc>
 8003a72:	2310      	movs	r3, #16
 8003a74:	e000      	b.n	8003a78 <HAL_DMA_Abort_IT+0xfc>
 8003a76:	2301      	movs	r3, #1
 8003a78:	4a42      	ldr	r2, [pc, #264]	; (8003b84 <HAL_DMA_Abort_IT+0x208>)
 8003a7a:	6053      	str	r3, [r2, #4]
 8003a7c:	e057      	b.n	8003b2e <HAL_DMA_Abort_IT+0x1b2>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a36      	ldr	r2, [pc, #216]	; (8003b5c <HAL_DMA_Abort_IT+0x1e0>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d04f      	beq.n	8003b28 <HAL_DMA_Abort_IT+0x1ac>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a34      	ldr	r2, [pc, #208]	; (8003b60 <HAL_DMA_Abort_IT+0x1e4>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d048      	beq.n	8003b24 <HAL_DMA_Abort_IT+0x1a8>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a33      	ldr	r2, [pc, #204]	; (8003b64 <HAL_DMA_Abort_IT+0x1e8>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d040      	beq.n	8003b1e <HAL_DMA_Abort_IT+0x1a2>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a31      	ldr	r2, [pc, #196]	; (8003b68 <HAL_DMA_Abort_IT+0x1ec>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d038      	beq.n	8003b18 <HAL_DMA_Abort_IT+0x19c>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a30      	ldr	r2, [pc, #192]	; (8003b6c <HAL_DMA_Abort_IT+0x1f0>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d030      	beq.n	8003b12 <HAL_DMA_Abort_IT+0x196>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a2e      	ldr	r2, [pc, #184]	; (8003b70 <HAL_DMA_Abort_IT+0x1f4>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d028      	beq.n	8003b0c <HAL_DMA_Abort_IT+0x190>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a26      	ldr	r2, [pc, #152]	; (8003b58 <HAL_DMA_Abort_IT+0x1dc>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d020      	beq.n	8003b06 <HAL_DMA_Abort_IT+0x18a>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a2a      	ldr	r2, [pc, #168]	; (8003b74 <HAL_DMA_Abort_IT+0x1f8>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d019      	beq.n	8003b02 <HAL_DMA_Abort_IT+0x186>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a29      	ldr	r2, [pc, #164]	; (8003b78 <HAL_DMA_Abort_IT+0x1fc>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d012      	beq.n	8003afe <HAL_DMA_Abort_IT+0x182>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a27      	ldr	r2, [pc, #156]	; (8003b7c <HAL_DMA_Abort_IT+0x200>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d00a      	beq.n	8003af8 <HAL_DMA_Abort_IT+0x17c>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a26      	ldr	r2, [pc, #152]	; (8003b80 <HAL_DMA_Abort_IT+0x204>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d102      	bne.n	8003af2 <HAL_DMA_Abort_IT+0x176>
 8003aec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003af0:	e01b      	b.n	8003b2a <HAL_DMA_Abort_IT+0x1ae>
 8003af2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003af6:	e018      	b.n	8003b2a <HAL_DMA_Abort_IT+0x1ae>
 8003af8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003afc:	e015      	b.n	8003b2a <HAL_DMA_Abort_IT+0x1ae>
 8003afe:	2310      	movs	r3, #16
 8003b00:	e013      	b.n	8003b2a <HAL_DMA_Abort_IT+0x1ae>
 8003b02:	2301      	movs	r3, #1
 8003b04:	e011      	b.n	8003b2a <HAL_DMA_Abort_IT+0x1ae>
 8003b06:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b0a:	e00e      	b.n	8003b2a <HAL_DMA_Abort_IT+0x1ae>
 8003b0c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b10:	e00b      	b.n	8003b2a <HAL_DMA_Abort_IT+0x1ae>
 8003b12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b16:	e008      	b.n	8003b2a <HAL_DMA_Abort_IT+0x1ae>
 8003b18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b1c:	e005      	b.n	8003b2a <HAL_DMA_Abort_IT+0x1ae>
 8003b1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b22:	e002      	b.n	8003b2a <HAL_DMA_Abort_IT+0x1ae>
 8003b24:	2310      	movs	r3, #16
 8003b26:	e000      	b.n	8003b2a <HAL_DMA_Abort_IT+0x1ae>
 8003b28:	2301      	movs	r3, #1
 8003b2a:	4a17      	ldr	r2, [pc, #92]	; (8003b88 <HAL_DMA_Abort_IT+0x20c>)
 8003b2c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2201      	movs	r2, #1
 8003b32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d003      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	4798      	blx	r3
    } 
  }
  return status;
 8003b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3710      	adds	r7, #16
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	40020080 	.word	0x40020080
 8003b5c:	40020008 	.word	0x40020008
 8003b60:	4002001c 	.word	0x4002001c
 8003b64:	40020030 	.word	0x40020030
 8003b68:	40020044 	.word	0x40020044
 8003b6c:	40020058 	.word	0x40020058
 8003b70:	4002006c 	.word	0x4002006c
 8003b74:	40020408 	.word	0x40020408
 8003b78:	4002041c 	.word	0x4002041c
 8003b7c:	40020430 	.word	0x40020430
 8003b80:	40020444 	.word	0x40020444
 8003b84:	40020400 	.word	0x40020400
 8003b88:	40020000 	.word	0x40020000

08003b8c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba8:	2204      	movs	r2, #4
 8003baa:	409a      	lsls	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f000 80f1 	beq.w	8003d98 <HAL_DMA_IRQHandler+0x20c>
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	f003 0304 	and.w	r3, r3, #4
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f000 80eb 	beq.w	8003d98 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0320 	and.w	r3, r3, #32
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d107      	bne.n	8003be0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f022 0204 	bic.w	r2, r2, #4
 8003bde:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	461a      	mov	r2, r3
 8003be6:	4b5f      	ldr	r3, [pc, #380]	; (8003d64 <HAL_DMA_IRQHandler+0x1d8>)
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d958      	bls.n	8003c9e <HAL_DMA_IRQHandler+0x112>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a5d      	ldr	r2, [pc, #372]	; (8003d68 <HAL_DMA_IRQHandler+0x1dc>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d04f      	beq.n	8003c96 <HAL_DMA_IRQHandler+0x10a>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a5c      	ldr	r2, [pc, #368]	; (8003d6c <HAL_DMA_IRQHandler+0x1e0>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d048      	beq.n	8003c92 <HAL_DMA_IRQHandler+0x106>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a5a      	ldr	r2, [pc, #360]	; (8003d70 <HAL_DMA_IRQHandler+0x1e4>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d040      	beq.n	8003c8c <HAL_DMA_IRQHandler+0x100>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a59      	ldr	r2, [pc, #356]	; (8003d74 <HAL_DMA_IRQHandler+0x1e8>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d038      	beq.n	8003c86 <HAL_DMA_IRQHandler+0xfa>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a57      	ldr	r2, [pc, #348]	; (8003d78 <HAL_DMA_IRQHandler+0x1ec>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d030      	beq.n	8003c80 <HAL_DMA_IRQHandler+0xf4>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a56      	ldr	r2, [pc, #344]	; (8003d7c <HAL_DMA_IRQHandler+0x1f0>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d028      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xee>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a4d      	ldr	r2, [pc, #308]	; (8003d64 <HAL_DMA_IRQHandler+0x1d8>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d020      	beq.n	8003c74 <HAL_DMA_IRQHandler+0xe8>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a52      	ldr	r2, [pc, #328]	; (8003d80 <HAL_DMA_IRQHandler+0x1f4>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d019      	beq.n	8003c70 <HAL_DMA_IRQHandler+0xe4>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a50      	ldr	r2, [pc, #320]	; (8003d84 <HAL_DMA_IRQHandler+0x1f8>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d012      	beq.n	8003c6c <HAL_DMA_IRQHandler+0xe0>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a4f      	ldr	r2, [pc, #316]	; (8003d88 <HAL_DMA_IRQHandler+0x1fc>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d00a      	beq.n	8003c66 <HAL_DMA_IRQHandler+0xda>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a4d      	ldr	r2, [pc, #308]	; (8003d8c <HAL_DMA_IRQHandler+0x200>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d102      	bne.n	8003c60 <HAL_DMA_IRQHandler+0xd4>
 8003c5a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c5e:	e01b      	b.n	8003c98 <HAL_DMA_IRQHandler+0x10c>
 8003c60:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c64:	e018      	b.n	8003c98 <HAL_DMA_IRQHandler+0x10c>
 8003c66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c6a:	e015      	b.n	8003c98 <HAL_DMA_IRQHandler+0x10c>
 8003c6c:	2340      	movs	r3, #64	; 0x40
 8003c6e:	e013      	b.n	8003c98 <HAL_DMA_IRQHandler+0x10c>
 8003c70:	2304      	movs	r3, #4
 8003c72:	e011      	b.n	8003c98 <HAL_DMA_IRQHandler+0x10c>
 8003c74:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003c78:	e00e      	b.n	8003c98 <HAL_DMA_IRQHandler+0x10c>
 8003c7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003c7e:	e00b      	b.n	8003c98 <HAL_DMA_IRQHandler+0x10c>
 8003c80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c84:	e008      	b.n	8003c98 <HAL_DMA_IRQHandler+0x10c>
 8003c86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c8a:	e005      	b.n	8003c98 <HAL_DMA_IRQHandler+0x10c>
 8003c8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c90:	e002      	b.n	8003c98 <HAL_DMA_IRQHandler+0x10c>
 8003c92:	2340      	movs	r3, #64	; 0x40
 8003c94:	e000      	b.n	8003c98 <HAL_DMA_IRQHandler+0x10c>
 8003c96:	2304      	movs	r3, #4
 8003c98:	4a3d      	ldr	r2, [pc, #244]	; (8003d90 <HAL_DMA_IRQHandler+0x204>)
 8003c9a:	6053      	str	r3, [r2, #4]
 8003c9c:	e057      	b.n	8003d4e <HAL_DMA_IRQHandler+0x1c2>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a31      	ldr	r2, [pc, #196]	; (8003d68 <HAL_DMA_IRQHandler+0x1dc>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d04f      	beq.n	8003d48 <HAL_DMA_IRQHandler+0x1bc>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a2f      	ldr	r2, [pc, #188]	; (8003d6c <HAL_DMA_IRQHandler+0x1e0>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d048      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x1b8>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a2e      	ldr	r2, [pc, #184]	; (8003d70 <HAL_DMA_IRQHandler+0x1e4>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d040      	beq.n	8003d3e <HAL_DMA_IRQHandler+0x1b2>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a2c      	ldr	r2, [pc, #176]	; (8003d74 <HAL_DMA_IRQHandler+0x1e8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d038      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x1ac>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a2b      	ldr	r2, [pc, #172]	; (8003d78 <HAL_DMA_IRQHandler+0x1ec>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d030      	beq.n	8003d32 <HAL_DMA_IRQHandler+0x1a6>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a29      	ldr	r2, [pc, #164]	; (8003d7c <HAL_DMA_IRQHandler+0x1f0>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d028      	beq.n	8003d2c <HAL_DMA_IRQHandler+0x1a0>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a21      	ldr	r2, [pc, #132]	; (8003d64 <HAL_DMA_IRQHandler+0x1d8>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d020      	beq.n	8003d26 <HAL_DMA_IRQHandler+0x19a>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a25      	ldr	r2, [pc, #148]	; (8003d80 <HAL_DMA_IRQHandler+0x1f4>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d019      	beq.n	8003d22 <HAL_DMA_IRQHandler+0x196>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a24      	ldr	r2, [pc, #144]	; (8003d84 <HAL_DMA_IRQHandler+0x1f8>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d012      	beq.n	8003d1e <HAL_DMA_IRQHandler+0x192>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a22      	ldr	r2, [pc, #136]	; (8003d88 <HAL_DMA_IRQHandler+0x1fc>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d00a      	beq.n	8003d18 <HAL_DMA_IRQHandler+0x18c>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a21      	ldr	r2, [pc, #132]	; (8003d8c <HAL_DMA_IRQHandler+0x200>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d102      	bne.n	8003d12 <HAL_DMA_IRQHandler+0x186>
 8003d0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d10:	e01b      	b.n	8003d4a <HAL_DMA_IRQHandler+0x1be>
 8003d12:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d16:	e018      	b.n	8003d4a <HAL_DMA_IRQHandler+0x1be>
 8003d18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d1c:	e015      	b.n	8003d4a <HAL_DMA_IRQHandler+0x1be>
 8003d1e:	2340      	movs	r3, #64	; 0x40
 8003d20:	e013      	b.n	8003d4a <HAL_DMA_IRQHandler+0x1be>
 8003d22:	2304      	movs	r3, #4
 8003d24:	e011      	b.n	8003d4a <HAL_DMA_IRQHandler+0x1be>
 8003d26:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003d2a:	e00e      	b.n	8003d4a <HAL_DMA_IRQHandler+0x1be>
 8003d2c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003d30:	e00b      	b.n	8003d4a <HAL_DMA_IRQHandler+0x1be>
 8003d32:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d36:	e008      	b.n	8003d4a <HAL_DMA_IRQHandler+0x1be>
 8003d38:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d3c:	e005      	b.n	8003d4a <HAL_DMA_IRQHandler+0x1be>
 8003d3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d42:	e002      	b.n	8003d4a <HAL_DMA_IRQHandler+0x1be>
 8003d44:	2340      	movs	r3, #64	; 0x40
 8003d46:	e000      	b.n	8003d4a <HAL_DMA_IRQHandler+0x1be>
 8003d48:	2304      	movs	r3, #4
 8003d4a:	4a12      	ldr	r2, [pc, #72]	; (8003d94 <HAL_DMA_IRQHandler+0x208>)
 8003d4c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f000 8136 	beq.w	8003fc4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003d60:	e130      	b.n	8003fc4 <HAL_DMA_IRQHandler+0x438>
 8003d62:	bf00      	nop
 8003d64:	40020080 	.word	0x40020080
 8003d68:	40020008 	.word	0x40020008
 8003d6c:	4002001c 	.word	0x4002001c
 8003d70:	40020030 	.word	0x40020030
 8003d74:	40020044 	.word	0x40020044
 8003d78:	40020058 	.word	0x40020058
 8003d7c:	4002006c 	.word	0x4002006c
 8003d80:	40020408 	.word	0x40020408
 8003d84:	4002041c 	.word	0x4002041c
 8003d88:	40020430 	.word	0x40020430
 8003d8c:	40020444 	.word	0x40020444
 8003d90:	40020400 	.word	0x40020400
 8003d94:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	409a      	lsls	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	4013      	ands	r3, r2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 80dd 	beq.w	8003f64 <HAL_DMA_IRQHandler+0x3d8>
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	f000 80d7 	beq.w	8003f64 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0320 	and.w	r3, r3, #32
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d10b      	bne.n	8003ddc <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 020a 	bic.w	r2, r2, #10
 8003dd2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	461a      	mov	r2, r3
 8003de2:	4b7b      	ldr	r3, [pc, #492]	; (8003fd0 <HAL_DMA_IRQHandler+0x444>)
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d958      	bls.n	8003e9a <HAL_DMA_IRQHandler+0x30e>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a79      	ldr	r2, [pc, #484]	; (8003fd4 <HAL_DMA_IRQHandler+0x448>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d04f      	beq.n	8003e92 <HAL_DMA_IRQHandler+0x306>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a78      	ldr	r2, [pc, #480]	; (8003fd8 <HAL_DMA_IRQHandler+0x44c>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d048      	beq.n	8003e8e <HAL_DMA_IRQHandler+0x302>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a76      	ldr	r2, [pc, #472]	; (8003fdc <HAL_DMA_IRQHandler+0x450>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d040      	beq.n	8003e88 <HAL_DMA_IRQHandler+0x2fc>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a75      	ldr	r2, [pc, #468]	; (8003fe0 <HAL_DMA_IRQHandler+0x454>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d038      	beq.n	8003e82 <HAL_DMA_IRQHandler+0x2f6>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a73      	ldr	r2, [pc, #460]	; (8003fe4 <HAL_DMA_IRQHandler+0x458>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d030      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x2f0>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a72      	ldr	r2, [pc, #456]	; (8003fe8 <HAL_DMA_IRQHandler+0x45c>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d028      	beq.n	8003e76 <HAL_DMA_IRQHandler+0x2ea>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a69      	ldr	r2, [pc, #420]	; (8003fd0 <HAL_DMA_IRQHandler+0x444>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d020      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x2e4>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a6e      	ldr	r2, [pc, #440]	; (8003fec <HAL_DMA_IRQHandler+0x460>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d019      	beq.n	8003e6c <HAL_DMA_IRQHandler+0x2e0>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a6c      	ldr	r2, [pc, #432]	; (8003ff0 <HAL_DMA_IRQHandler+0x464>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d012      	beq.n	8003e68 <HAL_DMA_IRQHandler+0x2dc>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a6b      	ldr	r2, [pc, #428]	; (8003ff4 <HAL_DMA_IRQHandler+0x468>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d00a      	beq.n	8003e62 <HAL_DMA_IRQHandler+0x2d6>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a69      	ldr	r2, [pc, #420]	; (8003ff8 <HAL_DMA_IRQHandler+0x46c>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d102      	bne.n	8003e5c <HAL_DMA_IRQHandler+0x2d0>
 8003e56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e5a:	e01b      	b.n	8003e94 <HAL_DMA_IRQHandler+0x308>
 8003e5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e60:	e018      	b.n	8003e94 <HAL_DMA_IRQHandler+0x308>
 8003e62:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e66:	e015      	b.n	8003e94 <HAL_DMA_IRQHandler+0x308>
 8003e68:	2320      	movs	r3, #32
 8003e6a:	e013      	b.n	8003e94 <HAL_DMA_IRQHandler+0x308>
 8003e6c:	2302      	movs	r3, #2
 8003e6e:	e011      	b.n	8003e94 <HAL_DMA_IRQHandler+0x308>
 8003e70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e74:	e00e      	b.n	8003e94 <HAL_DMA_IRQHandler+0x308>
 8003e76:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003e7a:	e00b      	b.n	8003e94 <HAL_DMA_IRQHandler+0x308>
 8003e7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e80:	e008      	b.n	8003e94 <HAL_DMA_IRQHandler+0x308>
 8003e82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e86:	e005      	b.n	8003e94 <HAL_DMA_IRQHandler+0x308>
 8003e88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e8c:	e002      	b.n	8003e94 <HAL_DMA_IRQHandler+0x308>
 8003e8e:	2320      	movs	r3, #32
 8003e90:	e000      	b.n	8003e94 <HAL_DMA_IRQHandler+0x308>
 8003e92:	2302      	movs	r3, #2
 8003e94:	4a59      	ldr	r2, [pc, #356]	; (8003ffc <HAL_DMA_IRQHandler+0x470>)
 8003e96:	6053      	str	r3, [r2, #4]
 8003e98:	e057      	b.n	8003f4a <HAL_DMA_IRQHandler+0x3be>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a4d      	ldr	r2, [pc, #308]	; (8003fd4 <HAL_DMA_IRQHandler+0x448>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d04f      	beq.n	8003f44 <HAL_DMA_IRQHandler+0x3b8>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a4b      	ldr	r2, [pc, #300]	; (8003fd8 <HAL_DMA_IRQHandler+0x44c>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d048      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x3b4>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a4a      	ldr	r2, [pc, #296]	; (8003fdc <HAL_DMA_IRQHandler+0x450>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d040      	beq.n	8003f3a <HAL_DMA_IRQHandler+0x3ae>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a48      	ldr	r2, [pc, #288]	; (8003fe0 <HAL_DMA_IRQHandler+0x454>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d038      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x3a8>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a47      	ldr	r2, [pc, #284]	; (8003fe4 <HAL_DMA_IRQHandler+0x458>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d030      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x3a2>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a45      	ldr	r2, [pc, #276]	; (8003fe8 <HAL_DMA_IRQHandler+0x45c>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d028      	beq.n	8003f28 <HAL_DMA_IRQHandler+0x39c>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a3d      	ldr	r2, [pc, #244]	; (8003fd0 <HAL_DMA_IRQHandler+0x444>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d020      	beq.n	8003f22 <HAL_DMA_IRQHandler+0x396>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a41      	ldr	r2, [pc, #260]	; (8003fec <HAL_DMA_IRQHandler+0x460>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d019      	beq.n	8003f1e <HAL_DMA_IRQHandler+0x392>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a40      	ldr	r2, [pc, #256]	; (8003ff0 <HAL_DMA_IRQHandler+0x464>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d012      	beq.n	8003f1a <HAL_DMA_IRQHandler+0x38e>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a3e      	ldr	r2, [pc, #248]	; (8003ff4 <HAL_DMA_IRQHandler+0x468>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d00a      	beq.n	8003f14 <HAL_DMA_IRQHandler+0x388>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a3d      	ldr	r2, [pc, #244]	; (8003ff8 <HAL_DMA_IRQHandler+0x46c>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d102      	bne.n	8003f0e <HAL_DMA_IRQHandler+0x382>
 8003f08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f0c:	e01b      	b.n	8003f46 <HAL_DMA_IRQHandler+0x3ba>
 8003f0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f12:	e018      	b.n	8003f46 <HAL_DMA_IRQHandler+0x3ba>
 8003f14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f18:	e015      	b.n	8003f46 <HAL_DMA_IRQHandler+0x3ba>
 8003f1a:	2320      	movs	r3, #32
 8003f1c:	e013      	b.n	8003f46 <HAL_DMA_IRQHandler+0x3ba>
 8003f1e:	2302      	movs	r3, #2
 8003f20:	e011      	b.n	8003f46 <HAL_DMA_IRQHandler+0x3ba>
 8003f22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f26:	e00e      	b.n	8003f46 <HAL_DMA_IRQHandler+0x3ba>
 8003f28:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003f2c:	e00b      	b.n	8003f46 <HAL_DMA_IRQHandler+0x3ba>
 8003f2e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f32:	e008      	b.n	8003f46 <HAL_DMA_IRQHandler+0x3ba>
 8003f34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f38:	e005      	b.n	8003f46 <HAL_DMA_IRQHandler+0x3ba>
 8003f3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f3e:	e002      	b.n	8003f46 <HAL_DMA_IRQHandler+0x3ba>
 8003f40:	2320      	movs	r3, #32
 8003f42:	e000      	b.n	8003f46 <HAL_DMA_IRQHandler+0x3ba>
 8003f44:	2302      	movs	r3, #2
 8003f46:	4a2e      	ldr	r2, [pc, #184]	; (8004000 <HAL_DMA_IRQHandler+0x474>)
 8003f48:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d034      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003f62:	e02f      	b.n	8003fc4 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f68:	2208      	movs	r2, #8
 8003f6a:	409a      	lsls	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d028      	beq.n	8003fc6 <HAL_DMA_IRQHandler+0x43a>
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	f003 0308 	and.w	r3, r3, #8
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d023      	beq.n	8003fc6 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 020e 	bic.w	r2, r2, #14
 8003f8c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f96:	2101      	movs	r1, #1
 8003f98:	fa01 f202 	lsl.w	r2, r1, r2
 8003f9c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d004      	beq.n	8003fc6 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	4798      	blx	r3
    }
  }
  return;
 8003fc4:	bf00      	nop
 8003fc6:	bf00      	nop
}
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	40020080 	.word	0x40020080
 8003fd4:	40020008 	.word	0x40020008
 8003fd8:	4002001c 	.word	0x4002001c
 8003fdc:	40020030 	.word	0x40020030
 8003fe0:	40020044 	.word	0x40020044
 8003fe4:	40020058 	.word	0x40020058
 8003fe8:	4002006c 	.word	0x4002006c
 8003fec:	40020408 	.word	0x40020408
 8003ff0:	4002041c 	.word	0x4002041c
 8003ff4:	40020430 	.word	0x40020430
 8003ff8:	40020444 	.word	0x40020444
 8003ffc:	40020400 	.word	0x40020400
 8004000:	40020000 	.word	0x40020000

08004004 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	60b9      	str	r1, [r7, #8]
 800400e:	607a      	str	r2, [r7, #4]
 8004010:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800401a:	2101      	movs	r1, #1
 800401c:	fa01 f202 	lsl.w	r2, r1, r2
 8004020:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2b10      	cmp	r3, #16
 8004030:	d108      	bne.n	8004044 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68ba      	ldr	r2, [r7, #8]
 8004040:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004042:	e007      	b.n	8004054 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68ba      	ldr	r2, [r7, #8]
 800404a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	60da      	str	r2, [r3, #12]
}
 8004054:	bf00      	nop
 8004056:	3714      	adds	r7, #20
 8004058:	46bd      	mov	sp, r7
 800405a:	bc80      	pop	{r7}
 800405c:	4770      	bx	lr
	...

08004060 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004060:	b480      	push	{r7}
 8004062:	b08b      	sub	sp, #44	; 0x2c
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800406a:	2300      	movs	r3, #0
 800406c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800406e:	2300      	movs	r3, #0
 8004070:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004072:	e179      	b.n	8004368 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004074:	2201      	movs	r2, #1
 8004076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004078:	fa02 f303 	lsl.w	r3, r2, r3
 800407c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	69fa      	ldr	r2, [r7, #28]
 8004084:	4013      	ands	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004088:	69ba      	ldr	r2, [r7, #24]
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	429a      	cmp	r2, r3
 800408e:	f040 8168 	bne.w	8004362 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	4a96      	ldr	r2, [pc, #600]	; (80042f0 <HAL_GPIO_Init+0x290>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d05e      	beq.n	800415a <HAL_GPIO_Init+0xfa>
 800409c:	4a94      	ldr	r2, [pc, #592]	; (80042f0 <HAL_GPIO_Init+0x290>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d875      	bhi.n	800418e <HAL_GPIO_Init+0x12e>
 80040a2:	4a94      	ldr	r2, [pc, #592]	; (80042f4 <HAL_GPIO_Init+0x294>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d058      	beq.n	800415a <HAL_GPIO_Init+0xfa>
 80040a8:	4a92      	ldr	r2, [pc, #584]	; (80042f4 <HAL_GPIO_Init+0x294>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d86f      	bhi.n	800418e <HAL_GPIO_Init+0x12e>
 80040ae:	4a92      	ldr	r2, [pc, #584]	; (80042f8 <HAL_GPIO_Init+0x298>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d052      	beq.n	800415a <HAL_GPIO_Init+0xfa>
 80040b4:	4a90      	ldr	r2, [pc, #576]	; (80042f8 <HAL_GPIO_Init+0x298>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d869      	bhi.n	800418e <HAL_GPIO_Init+0x12e>
 80040ba:	4a90      	ldr	r2, [pc, #576]	; (80042fc <HAL_GPIO_Init+0x29c>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d04c      	beq.n	800415a <HAL_GPIO_Init+0xfa>
 80040c0:	4a8e      	ldr	r2, [pc, #568]	; (80042fc <HAL_GPIO_Init+0x29c>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d863      	bhi.n	800418e <HAL_GPIO_Init+0x12e>
 80040c6:	4a8e      	ldr	r2, [pc, #568]	; (8004300 <HAL_GPIO_Init+0x2a0>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d046      	beq.n	800415a <HAL_GPIO_Init+0xfa>
 80040cc:	4a8c      	ldr	r2, [pc, #560]	; (8004300 <HAL_GPIO_Init+0x2a0>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d85d      	bhi.n	800418e <HAL_GPIO_Init+0x12e>
 80040d2:	2b12      	cmp	r3, #18
 80040d4:	d82a      	bhi.n	800412c <HAL_GPIO_Init+0xcc>
 80040d6:	2b12      	cmp	r3, #18
 80040d8:	d859      	bhi.n	800418e <HAL_GPIO_Init+0x12e>
 80040da:	a201      	add	r2, pc, #4	; (adr r2, 80040e0 <HAL_GPIO_Init+0x80>)
 80040dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e0:	0800415b 	.word	0x0800415b
 80040e4:	08004135 	.word	0x08004135
 80040e8:	08004147 	.word	0x08004147
 80040ec:	08004189 	.word	0x08004189
 80040f0:	0800418f 	.word	0x0800418f
 80040f4:	0800418f 	.word	0x0800418f
 80040f8:	0800418f 	.word	0x0800418f
 80040fc:	0800418f 	.word	0x0800418f
 8004100:	0800418f 	.word	0x0800418f
 8004104:	0800418f 	.word	0x0800418f
 8004108:	0800418f 	.word	0x0800418f
 800410c:	0800418f 	.word	0x0800418f
 8004110:	0800418f 	.word	0x0800418f
 8004114:	0800418f 	.word	0x0800418f
 8004118:	0800418f 	.word	0x0800418f
 800411c:	0800418f 	.word	0x0800418f
 8004120:	0800418f 	.word	0x0800418f
 8004124:	0800413d 	.word	0x0800413d
 8004128:	08004151 	.word	0x08004151
 800412c:	4a75      	ldr	r2, [pc, #468]	; (8004304 <HAL_GPIO_Init+0x2a4>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d013      	beq.n	800415a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004132:	e02c      	b.n	800418e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	623b      	str	r3, [r7, #32]
          break;
 800413a:	e029      	b.n	8004190 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	3304      	adds	r3, #4
 8004142:	623b      	str	r3, [r7, #32]
          break;
 8004144:	e024      	b.n	8004190 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	3308      	adds	r3, #8
 800414c:	623b      	str	r3, [r7, #32]
          break;
 800414e:	e01f      	b.n	8004190 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	330c      	adds	r3, #12
 8004156:	623b      	str	r3, [r7, #32]
          break;
 8004158:	e01a      	b.n	8004190 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d102      	bne.n	8004168 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004162:	2304      	movs	r3, #4
 8004164:	623b      	str	r3, [r7, #32]
          break;
 8004166:	e013      	b.n	8004190 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d105      	bne.n	800417c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004170:	2308      	movs	r3, #8
 8004172:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	69fa      	ldr	r2, [r7, #28]
 8004178:	611a      	str	r2, [r3, #16]
          break;
 800417a:	e009      	b.n	8004190 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800417c:	2308      	movs	r3, #8
 800417e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	69fa      	ldr	r2, [r7, #28]
 8004184:	615a      	str	r2, [r3, #20]
          break;
 8004186:	e003      	b.n	8004190 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004188:	2300      	movs	r3, #0
 800418a:	623b      	str	r3, [r7, #32]
          break;
 800418c:	e000      	b.n	8004190 <HAL_GPIO_Init+0x130>
          break;
 800418e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	2bff      	cmp	r3, #255	; 0xff
 8004194:	d801      	bhi.n	800419a <HAL_GPIO_Init+0x13a>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	e001      	b.n	800419e <HAL_GPIO_Init+0x13e>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	3304      	adds	r3, #4
 800419e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	2bff      	cmp	r3, #255	; 0xff
 80041a4:	d802      	bhi.n	80041ac <HAL_GPIO_Init+0x14c>
 80041a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	e002      	b.n	80041b2 <HAL_GPIO_Init+0x152>
 80041ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ae:	3b08      	subs	r3, #8
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	210f      	movs	r1, #15
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	fa01 f303 	lsl.w	r3, r1, r3
 80041c0:	43db      	mvns	r3, r3
 80041c2:	401a      	ands	r2, r3
 80041c4:	6a39      	ldr	r1, [r7, #32]
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	fa01 f303 	lsl.w	r3, r1, r3
 80041cc:	431a      	orrs	r2, r3
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f000 80c1 	beq.w	8004362 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80041e0:	4b49      	ldr	r3, [pc, #292]	; (8004308 <HAL_GPIO_Init+0x2a8>)
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	4a48      	ldr	r2, [pc, #288]	; (8004308 <HAL_GPIO_Init+0x2a8>)
 80041e6:	f043 0301 	orr.w	r3, r3, #1
 80041ea:	6193      	str	r3, [r2, #24]
 80041ec:	4b46      	ldr	r3, [pc, #280]	; (8004308 <HAL_GPIO_Init+0x2a8>)
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	f003 0301 	and.w	r3, r3, #1
 80041f4:	60bb      	str	r3, [r7, #8]
 80041f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80041f8:	4a44      	ldr	r2, [pc, #272]	; (800430c <HAL_GPIO_Init+0x2ac>)
 80041fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fc:	089b      	lsrs	r3, r3, #2
 80041fe:	3302      	adds	r3, #2
 8004200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004204:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004208:	f003 0303 	and.w	r3, r3, #3
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	220f      	movs	r2, #15
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	43db      	mvns	r3, r3
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	4013      	ands	r3, r2
 800421a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a3c      	ldr	r2, [pc, #240]	; (8004310 <HAL_GPIO_Init+0x2b0>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d01f      	beq.n	8004264 <HAL_GPIO_Init+0x204>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a3b      	ldr	r2, [pc, #236]	; (8004314 <HAL_GPIO_Init+0x2b4>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d019      	beq.n	8004260 <HAL_GPIO_Init+0x200>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a3a      	ldr	r2, [pc, #232]	; (8004318 <HAL_GPIO_Init+0x2b8>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d013      	beq.n	800425c <HAL_GPIO_Init+0x1fc>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a39      	ldr	r2, [pc, #228]	; (800431c <HAL_GPIO_Init+0x2bc>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d00d      	beq.n	8004258 <HAL_GPIO_Init+0x1f8>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a38      	ldr	r2, [pc, #224]	; (8004320 <HAL_GPIO_Init+0x2c0>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d007      	beq.n	8004254 <HAL_GPIO_Init+0x1f4>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a37      	ldr	r2, [pc, #220]	; (8004324 <HAL_GPIO_Init+0x2c4>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d101      	bne.n	8004250 <HAL_GPIO_Init+0x1f0>
 800424c:	2305      	movs	r3, #5
 800424e:	e00a      	b.n	8004266 <HAL_GPIO_Init+0x206>
 8004250:	2306      	movs	r3, #6
 8004252:	e008      	b.n	8004266 <HAL_GPIO_Init+0x206>
 8004254:	2304      	movs	r3, #4
 8004256:	e006      	b.n	8004266 <HAL_GPIO_Init+0x206>
 8004258:	2303      	movs	r3, #3
 800425a:	e004      	b.n	8004266 <HAL_GPIO_Init+0x206>
 800425c:	2302      	movs	r3, #2
 800425e:	e002      	b.n	8004266 <HAL_GPIO_Init+0x206>
 8004260:	2301      	movs	r3, #1
 8004262:	e000      	b.n	8004266 <HAL_GPIO_Init+0x206>
 8004264:	2300      	movs	r3, #0
 8004266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004268:	f002 0203 	and.w	r2, r2, #3
 800426c:	0092      	lsls	r2, r2, #2
 800426e:	4093      	lsls	r3, r2
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	4313      	orrs	r3, r2
 8004274:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004276:	4925      	ldr	r1, [pc, #148]	; (800430c <HAL_GPIO_Init+0x2ac>)
 8004278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427a:	089b      	lsrs	r3, r3, #2
 800427c:	3302      	adds	r3, #2
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d006      	beq.n	800429e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004290:	4b25      	ldr	r3, [pc, #148]	; (8004328 <HAL_GPIO_Init+0x2c8>)
 8004292:	689a      	ldr	r2, [r3, #8]
 8004294:	4924      	ldr	r1, [pc, #144]	; (8004328 <HAL_GPIO_Init+0x2c8>)
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	4313      	orrs	r3, r2
 800429a:	608b      	str	r3, [r1, #8]
 800429c:	e006      	b.n	80042ac <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800429e:	4b22      	ldr	r3, [pc, #136]	; (8004328 <HAL_GPIO_Init+0x2c8>)
 80042a0:	689a      	ldr	r2, [r3, #8]
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	43db      	mvns	r3, r3
 80042a6:	4920      	ldr	r1, [pc, #128]	; (8004328 <HAL_GPIO_Init+0x2c8>)
 80042a8:	4013      	ands	r3, r2
 80042aa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d006      	beq.n	80042c6 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80042b8:	4b1b      	ldr	r3, [pc, #108]	; (8004328 <HAL_GPIO_Init+0x2c8>)
 80042ba:	68da      	ldr	r2, [r3, #12]
 80042bc:	491a      	ldr	r1, [pc, #104]	; (8004328 <HAL_GPIO_Init+0x2c8>)
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	60cb      	str	r3, [r1, #12]
 80042c4:	e006      	b.n	80042d4 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80042c6:	4b18      	ldr	r3, [pc, #96]	; (8004328 <HAL_GPIO_Init+0x2c8>)
 80042c8:	68da      	ldr	r2, [r3, #12]
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	43db      	mvns	r3, r3
 80042ce:	4916      	ldr	r1, [pc, #88]	; (8004328 <HAL_GPIO_Init+0x2c8>)
 80042d0:	4013      	ands	r3, r2
 80042d2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d025      	beq.n	800432c <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80042e0:	4b11      	ldr	r3, [pc, #68]	; (8004328 <HAL_GPIO_Init+0x2c8>)
 80042e2:	685a      	ldr	r2, [r3, #4]
 80042e4:	4910      	ldr	r1, [pc, #64]	; (8004328 <HAL_GPIO_Init+0x2c8>)
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	604b      	str	r3, [r1, #4]
 80042ec:	e025      	b.n	800433a <HAL_GPIO_Init+0x2da>
 80042ee:	bf00      	nop
 80042f0:	10320000 	.word	0x10320000
 80042f4:	10310000 	.word	0x10310000
 80042f8:	10220000 	.word	0x10220000
 80042fc:	10210000 	.word	0x10210000
 8004300:	10120000 	.word	0x10120000
 8004304:	10110000 	.word	0x10110000
 8004308:	40021000 	.word	0x40021000
 800430c:	40010000 	.word	0x40010000
 8004310:	40010800 	.word	0x40010800
 8004314:	40010c00 	.word	0x40010c00
 8004318:	40011000 	.word	0x40011000
 800431c:	40011400 	.word	0x40011400
 8004320:	40011800 	.word	0x40011800
 8004324:	40011c00 	.word	0x40011c00
 8004328:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800432c:	4b15      	ldr	r3, [pc, #84]	; (8004384 <HAL_GPIO_Init+0x324>)
 800432e:	685a      	ldr	r2, [r3, #4]
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	43db      	mvns	r3, r3
 8004334:	4913      	ldr	r1, [pc, #76]	; (8004384 <HAL_GPIO_Init+0x324>)
 8004336:	4013      	ands	r3, r2
 8004338:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d006      	beq.n	8004354 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004346:	4b0f      	ldr	r3, [pc, #60]	; (8004384 <HAL_GPIO_Init+0x324>)
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	490e      	ldr	r1, [pc, #56]	; (8004384 <HAL_GPIO_Init+0x324>)
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	4313      	orrs	r3, r2
 8004350:	600b      	str	r3, [r1, #0]
 8004352:	e006      	b.n	8004362 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004354:	4b0b      	ldr	r3, [pc, #44]	; (8004384 <HAL_GPIO_Init+0x324>)
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	43db      	mvns	r3, r3
 800435c:	4909      	ldr	r1, [pc, #36]	; (8004384 <HAL_GPIO_Init+0x324>)
 800435e:	4013      	ands	r3, r2
 8004360:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004364:	3301      	adds	r3, #1
 8004366:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436e:	fa22 f303 	lsr.w	r3, r2, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	f47f ae7e 	bne.w	8004074 <HAL_GPIO_Init+0x14>
  }
}
 8004378:	bf00      	nop
 800437a:	bf00      	nop
 800437c:	372c      	adds	r7, #44	; 0x2c
 800437e:	46bd      	mov	sp, r7
 8004380:	bc80      	pop	{r7}
 8004382:	4770      	bx	lr
 8004384:	40010400 	.word	0x40010400

08004388 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004388:	b480      	push	{r7}
 800438a:	b085      	sub	sp, #20
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	460b      	mov	r3, r1
 8004392:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	689a      	ldr	r2, [r3, #8]
 8004398:	887b      	ldrh	r3, [r7, #2]
 800439a:	4013      	ands	r3, r2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d002      	beq.n	80043a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80043a0:	2301      	movs	r3, #1
 80043a2:	73fb      	strb	r3, [r7, #15]
 80043a4:	e001      	b.n	80043aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80043a6:	2300      	movs	r3, #0
 80043a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bc80      	pop	{r7}
 80043b4:	4770      	bx	lr

080043b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b083      	sub	sp, #12
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
 80043be:	460b      	mov	r3, r1
 80043c0:	807b      	strh	r3, [r7, #2]
 80043c2:	4613      	mov	r3, r2
 80043c4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80043c6:	787b      	ldrb	r3, [r7, #1]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d003      	beq.n	80043d4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043cc:	887a      	ldrh	r2, [r7, #2]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80043d2:	e003      	b.n	80043dc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80043d4:	887b      	ldrh	r3, [r7, #2]
 80043d6:	041a      	lsls	r2, r3, #16
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	611a      	str	r2, [r3, #16]
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bc80      	pop	{r7}
 80043e4:	4770      	bx	lr
	...

080043e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e12b      	b.n	8004652 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d106      	bne.n	8004414 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f7fd fe92 	bl	8002138 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2224      	movs	r2, #36	; 0x24
 8004418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f022 0201 	bic.w	r2, r2, #1
 800442a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800443a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800444a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800444c:	f001 fbfc 	bl	8005c48 <HAL_RCC_GetPCLK1Freq>
 8004450:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	4a81      	ldr	r2, [pc, #516]	; (800465c <HAL_I2C_Init+0x274>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d807      	bhi.n	800446c <HAL_I2C_Init+0x84>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4a80      	ldr	r2, [pc, #512]	; (8004660 <HAL_I2C_Init+0x278>)
 8004460:	4293      	cmp	r3, r2
 8004462:	bf94      	ite	ls
 8004464:	2301      	movls	r3, #1
 8004466:	2300      	movhi	r3, #0
 8004468:	b2db      	uxtb	r3, r3
 800446a:	e006      	b.n	800447a <HAL_I2C_Init+0x92>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	4a7d      	ldr	r2, [pc, #500]	; (8004664 <HAL_I2C_Init+0x27c>)
 8004470:	4293      	cmp	r3, r2
 8004472:	bf94      	ite	ls
 8004474:	2301      	movls	r3, #1
 8004476:	2300      	movhi	r3, #0
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e0e7      	b.n	8004652 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	4a78      	ldr	r2, [pc, #480]	; (8004668 <HAL_I2C_Init+0x280>)
 8004486:	fba2 2303 	umull	r2, r3, r2, r3
 800448a:	0c9b      	lsrs	r3, r3, #18
 800448c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	430a      	orrs	r2, r1
 80044a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	4a6a      	ldr	r2, [pc, #424]	; (800465c <HAL_I2C_Init+0x274>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d802      	bhi.n	80044bc <HAL_I2C_Init+0xd4>
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	3301      	adds	r3, #1
 80044ba:	e009      	b.n	80044d0 <HAL_I2C_Init+0xe8>
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80044c2:	fb02 f303 	mul.w	r3, r2, r3
 80044c6:	4a69      	ldr	r2, [pc, #420]	; (800466c <HAL_I2C_Init+0x284>)
 80044c8:	fba2 2303 	umull	r2, r3, r2, r3
 80044cc:	099b      	lsrs	r3, r3, #6
 80044ce:	3301      	adds	r3, #1
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	6812      	ldr	r2, [r2, #0]
 80044d4:	430b      	orrs	r3, r1
 80044d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	69db      	ldr	r3, [r3, #28]
 80044de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80044e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	495c      	ldr	r1, [pc, #368]	; (800465c <HAL_I2C_Init+0x274>)
 80044ec:	428b      	cmp	r3, r1
 80044ee:	d819      	bhi.n	8004524 <HAL_I2C_Init+0x13c>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	1e59      	subs	r1, r3, #1
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	005b      	lsls	r3, r3, #1
 80044fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80044fe:	1c59      	adds	r1, r3, #1
 8004500:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004504:	400b      	ands	r3, r1
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00a      	beq.n	8004520 <HAL_I2C_Init+0x138>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	1e59      	subs	r1, r3, #1
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	005b      	lsls	r3, r3, #1
 8004514:	fbb1 f3f3 	udiv	r3, r1, r3
 8004518:	3301      	adds	r3, #1
 800451a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800451e:	e051      	b.n	80045c4 <HAL_I2C_Init+0x1dc>
 8004520:	2304      	movs	r3, #4
 8004522:	e04f      	b.n	80045c4 <HAL_I2C_Init+0x1dc>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d111      	bne.n	8004550 <HAL_I2C_Init+0x168>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	1e58      	subs	r0, r3, #1
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6859      	ldr	r1, [r3, #4]
 8004534:	460b      	mov	r3, r1
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	440b      	add	r3, r1
 800453a:	fbb0 f3f3 	udiv	r3, r0, r3
 800453e:	3301      	adds	r3, #1
 8004540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004544:	2b00      	cmp	r3, #0
 8004546:	bf0c      	ite	eq
 8004548:	2301      	moveq	r3, #1
 800454a:	2300      	movne	r3, #0
 800454c:	b2db      	uxtb	r3, r3
 800454e:	e012      	b.n	8004576 <HAL_I2C_Init+0x18e>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	1e58      	subs	r0, r3, #1
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6859      	ldr	r1, [r3, #4]
 8004558:	460b      	mov	r3, r1
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	440b      	add	r3, r1
 800455e:	0099      	lsls	r1, r3, #2
 8004560:	440b      	add	r3, r1
 8004562:	fbb0 f3f3 	udiv	r3, r0, r3
 8004566:	3301      	adds	r3, #1
 8004568:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800456c:	2b00      	cmp	r3, #0
 800456e:	bf0c      	ite	eq
 8004570:	2301      	moveq	r3, #1
 8004572:	2300      	movne	r3, #0
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <HAL_I2C_Init+0x196>
 800457a:	2301      	movs	r3, #1
 800457c:	e022      	b.n	80045c4 <HAL_I2C_Init+0x1dc>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d10e      	bne.n	80045a4 <HAL_I2C_Init+0x1bc>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	1e58      	subs	r0, r3, #1
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6859      	ldr	r1, [r3, #4]
 800458e:	460b      	mov	r3, r1
 8004590:	005b      	lsls	r3, r3, #1
 8004592:	440b      	add	r3, r1
 8004594:	fbb0 f3f3 	udiv	r3, r0, r3
 8004598:	3301      	adds	r3, #1
 800459a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800459e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045a2:	e00f      	b.n	80045c4 <HAL_I2C_Init+0x1dc>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	1e58      	subs	r0, r3, #1
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6859      	ldr	r1, [r3, #4]
 80045ac:	460b      	mov	r3, r1
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	440b      	add	r3, r1
 80045b2:	0099      	lsls	r1, r3, #2
 80045b4:	440b      	add	r3, r1
 80045b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80045ba:	3301      	adds	r3, #1
 80045bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	6809      	ldr	r1, [r1, #0]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	69da      	ldr	r2, [r3, #28]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	431a      	orrs	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80045f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6911      	ldr	r1, [r2, #16]
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	68d2      	ldr	r2, [r2, #12]
 80045fe:	4311      	orrs	r1, r2
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	6812      	ldr	r2, [r2, #0]
 8004604:	430b      	orrs	r3, r1
 8004606:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	695a      	ldr	r2, [r3, #20]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	430a      	orrs	r2, r1
 8004622:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f042 0201 	orr.w	r2, r2, #1
 8004632:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2220      	movs	r2, #32
 800463e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	000186a0 	.word	0x000186a0
 8004660:	001e847f 	.word	0x001e847f
 8004664:	003d08ff 	.word	0x003d08ff
 8004668:	431bde83 	.word	0x431bde83
 800466c:	10624dd3 	.word	0x10624dd3

08004670 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b088      	sub	sp, #32
 8004674:	af02      	add	r7, sp, #8
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	4608      	mov	r0, r1
 800467a:	4611      	mov	r1, r2
 800467c:	461a      	mov	r2, r3
 800467e:	4603      	mov	r3, r0
 8004680:	817b      	strh	r3, [r7, #10]
 8004682:	460b      	mov	r3, r1
 8004684:	813b      	strh	r3, [r7, #8]
 8004686:	4613      	mov	r3, r2
 8004688:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800468a:	f7fe ff29 	bl	80034e0 <HAL_GetTick>
 800468e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004696:	b2db      	uxtb	r3, r3
 8004698:	2b20      	cmp	r3, #32
 800469a:	f040 80d9 	bne.w	8004850 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	9300      	str	r3, [sp, #0]
 80046a2:	2319      	movs	r3, #25
 80046a4:	2201      	movs	r2, #1
 80046a6:	496d      	ldr	r1, [pc, #436]	; (800485c <HAL_I2C_Mem_Write+0x1ec>)
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	f000 fccd 	bl	8005048 <I2C_WaitOnFlagUntilTimeout>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80046b4:	2302      	movs	r3, #2
 80046b6:	e0cc      	b.n	8004852 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d101      	bne.n	80046c6 <HAL_I2C_Mem_Write+0x56>
 80046c2:	2302      	movs	r3, #2
 80046c4:	e0c5      	b.n	8004852 <HAL_I2C_Mem_Write+0x1e2>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d007      	beq.n	80046ec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f042 0201 	orr.w	r2, r2, #1
 80046ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2221      	movs	r2, #33	; 0x21
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2240      	movs	r2, #64	; 0x40
 8004708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6a3a      	ldr	r2, [r7, #32]
 8004716:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800471c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004722:	b29a      	uxth	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	4a4d      	ldr	r2, [pc, #308]	; (8004860 <HAL_I2C_Mem_Write+0x1f0>)
 800472c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800472e:	88f8      	ldrh	r0, [r7, #6]
 8004730:	893a      	ldrh	r2, [r7, #8]
 8004732:	8979      	ldrh	r1, [r7, #10]
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	9301      	str	r3, [sp, #4]
 8004738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800473a:	9300      	str	r3, [sp, #0]
 800473c:	4603      	mov	r3, r0
 800473e:	68f8      	ldr	r0, [r7, #12]
 8004740:	f000 fb04 	bl	8004d4c <I2C_RequestMemoryWrite>
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d052      	beq.n	80047f0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e081      	b.n	8004852 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800474e:	697a      	ldr	r2, [r7, #20]
 8004750:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f000 fd92 	bl	800527c <I2C_WaitOnTXEFlagUntilTimeout>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00d      	beq.n	800477a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	2b04      	cmp	r3, #4
 8004764:	d107      	bne.n	8004776 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004774:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e06b      	b.n	8004852 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477e:	781a      	ldrb	r2, [r3, #0]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478a:	1c5a      	adds	r2, r3, #1
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004794:	3b01      	subs	r3, #1
 8004796:	b29a      	uxth	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	3b01      	subs	r3, #1
 80047a4:	b29a      	uxth	r2, r3
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b04      	cmp	r3, #4
 80047b6:	d11b      	bne.n	80047f0 <HAL_I2C_Mem_Write+0x180>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d017      	beq.n	80047f0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c4:	781a      	ldrb	r2, [r3, #0]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d0:	1c5a      	adds	r2, r3, #1
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047da:	3b01      	subs	r3, #1
 80047dc:	b29a      	uxth	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	3b01      	subs	r3, #1
 80047ea:	b29a      	uxth	r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1aa      	bne.n	800474e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047f8:	697a      	ldr	r2, [r7, #20]
 80047fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f000 fd85 	bl	800530c <I2C_WaitOnBTFFlagUntilTimeout>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00d      	beq.n	8004824 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480c:	2b04      	cmp	r3, #4
 800480e:	d107      	bne.n	8004820 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800481e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e016      	b.n	8004852 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004832:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2220      	movs	r2, #32
 8004838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800484c:	2300      	movs	r3, #0
 800484e:	e000      	b.n	8004852 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004850:	2302      	movs	r3, #2
  }
}
 8004852:	4618      	mov	r0, r3
 8004854:	3718      	adds	r7, #24
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	00100002 	.word	0x00100002
 8004860:	ffff0000 	.word	0xffff0000

08004864 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b08c      	sub	sp, #48	; 0x30
 8004868:	af02      	add	r7, sp, #8
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	4608      	mov	r0, r1
 800486e:	4611      	mov	r1, r2
 8004870:	461a      	mov	r2, r3
 8004872:	4603      	mov	r3, r0
 8004874:	817b      	strh	r3, [r7, #10]
 8004876:	460b      	mov	r3, r1
 8004878:	813b      	strh	r3, [r7, #8]
 800487a:	4613      	mov	r3, r2
 800487c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800487e:	2300      	movs	r3, #0
 8004880:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004882:	f7fe fe2d 	bl	80034e0 <HAL_GetTick>
 8004886:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800488e:	b2db      	uxtb	r3, r3
 8004890:	2b20      	cmp	r3, #32
 8004892:	f040 8250 	bne.w	8004d36 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004898:	9300      	str	r3, [sp, #0]
 800489a:	2319      	movs	r3, #25
 800489c:	2201      	movs	r2, #1
 800489e:	4982      	ldr	r1, [pc, #520]	; (8004aa8 <HAL_I2C_Mem_Read+0x244>)
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f000 fbd1 	bl	8005048 <I2C_WaitOnFlagUntilTimeout>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80048ac:	2302      	movs	r3, #2
 80048ae:	e243      	b.n	8004d38 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d101      	bne.n	80048be <HAL_I2C_Mem_Read+0x5a>
 80048ba:	2302      	movs	r3, #2
 80048bc:	e23c      	b.n	8004d38 <HAL_I2C_Mem_Read+0x4d4>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d007      	beq.n	80048e4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0201 	orr.w	r2, r2, #1
 80048e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2222      	movs	r2, #34	; 0x22
 80048f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2240      	movs	r2, #64	; 0x40
 8004900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800490e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004914:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800491a:	b29a      	uxth	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	4a62      	ldr	r2, [pc, #392]	; (8004aac <HAL_I2C_Mem_Read+0x248>)
 8004924:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004926:	88f8      	ldrh	r0, [r7, #6]
 8004928:	893a      	ldrh	r2, [r7, #8]
 800492a:	8979      	ldrh	r1, [r7, #10]
 800492c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492e:	9301      	str	r3, [sp, #4]
 8004930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004932:	9300      	str	r3, [sp, #0]
 8004934:	4603      	mov	r3, r0
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f000 fa9e 	bl	8004e78 <I2C_RequestMemoryRead>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e1f8      	b.n	8004d38 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800494a:	2b00      	cmp	r3, #0
 800494c:	d113      	bne.n	8004976 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800494e:	2300      	movs	r3, #0
 8004950:	61fb      	str	r3, [r7, #28]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	695b      	ldr	r3, [r3, #20]
 8004958:	61fb      	str	r3, [r7, #28]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	699b      	ldr	r3, [r3, #24]
 8004960:	61fb      	str	r3, [r7, #28]
 8004962:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004972:	601a      	str	r2, [r3, #0]
 8004974:	e1cc      	b.n	8004d10 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800497a:	2b01      	cmp	r3, #1
 800497c:	d11e      	bne.n	80049bc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800498c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800498e:	b672      	cpsid	i
}
 8004990:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004992:	2300      	movs	r3, #0
 8004994:	61bb      	str	r3, [r7, #24]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	61bb      	str	r3, [r7, #24]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	699b      	ldr	r3, [r3, #24]
 80049a4:	61bb      	str	r3, [r7, #24]
 80049a6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80049b8:	b662      	cpsie	i
}
 80049ba:	e035      	b.n	8004a28 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d11e      	bne.n	8004a02 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049d2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80049d4:	b672      	cpsid	i
}
 80049d6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d8:	2300      	movs	r3, #0
 80049da:	617b      	str	r3, [r7, #20]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	617b      	str	r3, [r7, #20]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	699b      	ldr	r3, [r3, #24]
 80049ea:	617b      	str	r3, [r7, #20]
 80049ec:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049fc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80049fe:	b662      	cpsie	i
}
 8004a00:	e012      	b.n	8004a28 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a10:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a12:	2300      	movs	r3, #0
 8004a14:	613b      	str	r3, [r7, #16]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	695b      	ldr	r3, [r3, #20]
 8004a1c:	613b      	str	r3, [r7, #16]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	613b      	str	r3, [r7, #16]
 8004a26:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004a28:	e172      	b.n	8004d10 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a2e:	2b03      	cmp	r3, #3
 8004a30:	f200 811f 	bhi.w	8004c72 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d123      	bne.n	8004a84 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 fcab 	bl	800539c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d001      	beq.n	8004a50 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e173      	b.n	8004d38 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	691a      	ldr	r2, [r3, #16]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5a:	b2d2      	uxtb	r2, r2
 8004a5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a62:	1c5a      	adds	r2, r3, #1
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a82:	e145      	b.n	8004d10 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d152      	bne.n	8004b32 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8e:	9300      	str	r3, [sp, #0]
 8004a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a92:	2200      	movs	r2, #0
 8004a94:	4906      	ldr	r1, [pc, #24]	; (8004ab0 <HAL_I2C_Mem_Read+0x24c>)
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f000 fad6 	bl	8005048 <I2C_WaitOnFlagUntilTimeout>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d008      	beq.n	8004ab4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e148      	b.n	8004d38 <HAL_I2C_Mem_Read+0x4d4>
 8004aa6:	bf00      	nop
 8004aa8:	00100002 	.word	0x00100002
 8004aac:	ffff0000 	.word	0xffff0000
 8004ab0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004ab4:	b672      	cpsid	i
}
 8004ab6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ac6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	691a      	ldr	r2, [r3, #16]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad2:	b2d2      	uxtb	r2, r2
 8004ad4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ada:	1c5a      	adds	r2, r3, #1
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	3b01      	subs	r3, #1
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004afa:	b662      	cpsie	i
}
 8004afc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	691a      	ldr	r2, [r3, #16]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b08:	b2d2      	uxtb	r2, r2
 8004b0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b10:	1c5a      	adds	r2, r3, #1
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b30:	e0ee      	b.n	8004d10 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b34:	9300      	str	r3, [sp, #0]
 8004b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b38:	2200      	movs	r2, #0
 8004b3a:	4981      	ldr	r1, [pc, #516]	; (8004d40 <HAL_I2C_Mem_Read+0x4dc>)
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f000 fa83 	bl	8005048 <I2C_WaitOnFlagUntilTimeout>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e0f5      	b.n	8004d38 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b5a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004b5c:	b672      	cpsid	i
}
 8004b5e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	691a      	ldr	r2, [r3, #16]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6a:	b2d2      	uxtb	r2, r2
 8004b6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b72:	1c5a      	adds	r2, r3, #1
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b92:	4b6c      	ldr	r3, [pc, #432]	; (8004d44 <HAL_I2C_Mem_Read+0x4e0>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	08db      	lsrs	r3, r3, #3
 8004b98:	4a6b      	ldr	r2, [pc, #428]	; (8004d48 <HAL_I2C_Mem_Read+0x4e4>)
 8004b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9e:	0a1a      	lsrs	r2, r3, #8
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	4413      	add	r3, r2
 8004ba6:	00da      	lsls	r2, r3, #3
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004bac:	6a3b      	ldr	r3, [r7, #32]
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004bb2:	6a3b      	ldr	r3, [r7, #32]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d118      	bne.n	8004bea <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2220      	movs	r2, #32
 8004bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd2:	f043 0220 	orr.w	r2, r3, #32
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004bda:	b662      	cpsie	i
}
 8004bdc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e0a6      	b.n	8004d38 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	f003 0304 	and.w	r3, r3, #4
 8004bf4:	2b04      	cmp	r3, #4
 8004bf6:	d1d9      	bne.n	8004bac <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	691a      	ldr	r2, [r3, #16]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c12:	b2d2      	uxtb	r2, r2
 8004c14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1a:	1c5a      	adds	r2, r3, #1
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c24:	3b01      	subs	r3, #1
 8004c26:	b29a      	uxth	r2, r3
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	3b01      	subs	r3, #1
 8004c34:	b29a      	uxth	r2, r3
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004c3a:	b662      	cpsie	i
}
 8004c3c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	691a      	ldr	r2, [r3, #16]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c48:	b2d2      	uxtb	r2, r2
 8004c4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c50:	1c5a      	adds	r2, r3, #1
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c70:	e04e      	b.n	8004d10 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c74:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004c76:	68f8      	ldr	r0, [r7, #12]
 8004c78:	f000 fb90 	bl	800539c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e058      	b.n	8004d38 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	691a      	ldr	r2, [r3, #16]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c90:	b2d2      	uxtb	r2, r2
 8004c92:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c98:	1c5a      	adds	r2, r3, #1
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ca2:	3b01      	subs	r3, #1
 8004ca4:	b29a      	uxth	r2, r3
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	f003 0304 	and.w	r3, r3, #4
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d124      	bne.n	8004d10 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cca:	2b03      	cmp	r3, #3
 8004ccc:	d107      	bne.n	8004cde <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cdc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	691a      	ldr	r2, [r3, #16]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce8:	b2d2      	uxtb	r2, r2
 8004cea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf0:	1c5a      	adds	r2, r3, #1
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	3b01      	subs	r3, #1
 8004d0a:	b29a      	uxth	r2, r3
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	f47f ae88 	bne.w	8004a2a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2220      	movs	r2, #32
 8004d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d32:	2300      	movs	r3, #0
 8004d34:	e000      	b.n	8004d38 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8004d36:	2302      	movs	r3, #2
  }
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3728      	adds	r7, #40	; 0x28
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	00010004 	.word	0x00010004
 8004d44:	20000098 	.word	0x20000098
 8004d48:	14f8b589 	.word	0x14f8b589

08004d4c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b088      	sub	sp, #32
 8004d50:	af02      	add	r7, sp, #8
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	4608      	mov	r0, r1
 8004d56:	4611      	mov	r1, r2
 8004d58:	461a      	mov	r2, r3
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	817b      	strh	r3, [r7, #10]
 8004d5e:	460b      	mov	r3, r1
 8004d60:	813b      	strh	r3, [r7, #8]
 8004d62:	4613      	mov	r3, r2
 8004d64:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d78:	9300      	str	r3, [sp, #0]
 8004d7a:	6a3b      	ldr	r3, [r7, #32]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d82:	68f8      	ldr	r0, [r7, #12]
 8004d84:	f000 f960 	bl	8005048 <I2C_WaitOnFlagUntilTimeout>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00d      	beq.n	8004daa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d9c:	d103      	bne.n	8004da6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004da4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e05f      	b.n	8004e6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004daa:	897b      	ldrh	r3, [r7, #10]
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	461a      	mov	r2, r3
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004db8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dbc:	6a3a      	ldr	r2, [r7, #32]
 8004dbe:	492d      	ldr	r1, [pc, #180]	; (8004e74 <I2C_RequestMemoryWrite+0x128>)
 8004dc0:	68f8      	ldr	r0, [r7, #12]
 8004dc2:	f000 f9bb 	bl	800513c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d001      	beq.n	8004dd0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e04c      	b.n	8004e6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	617b      	str	r3, [r7, #20]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	617b      	str	r3, [r7, #20]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	617b      	str	r3, [r7, #20]
 8004de4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004de8:	6a39      	ldr	r1, [r7, #32]
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 fa46 	bl	800527c <I2C_WaitOnTXEFlagUntilTimeout>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00d      	beq.n	8004e12 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfa:	2b04      	cmp	r3, #4
 8004dfc:	d107      	bne.n	8004e0e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e02b      	b.n	8004e6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e12:	88fb      	ldrh	r3, [r7, #6]
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d105      	bne.n	8004e24 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e18:	893b      	ldrh	r3, [r7, #8]
 8004e1a:	b2da      	uxtb	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	611a      	str	r2, [r3, #16]
 8004e22:	e021      	b.n	8004e68 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004e24:	893b      	ldrh	r3, [r7, #8]
 8004e26:	0a1b      	lsrs	r3, r3, #8
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	b2da      	uxtb	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e34:	6a39      	ldr	r1, [r7, #32]
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	f000 fa20 	bl	800527c <I2C_WaitOnTXEFlagUntilTimeout>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00d      	beq.n	8004e5e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	2b04      	cmp	r3, #4
 8004e48:	d107      	bne.n	8004e5a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e005      	b.n	8004e6a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e5e:	893b      	ldrh	r3, [r7, #8]
 8004e60:	b2da      	uxtb	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3718      	adds	r7, #24
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	00010002 	.word	0x00010002

08004e78 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b088      	sub	sp, #32
 8004e7c:	af02      	add	r7, sp, #8
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	4608      	mov	r0, r1
 8004e82:	4611      	mov	r1, r2
 8004e84:	461a      	mov	r2, r3
 8004e86:	4603      	mov	r3, r0
 8004e88:	817b      	strh	r3, [r7, #10]
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	813b      	strh	r3, [r7, #8]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ea0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004eb0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb4:	9300      	str	r3, [sp, #0]
 8004eb6:	6a3b      	ldr	r3, [r7, #32]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ebe:	68f8      	ldr	r0, [r7, #12]
 8004ec0:	f000 f8c2 	bl	8005048 <I2C_WaitOnFlagUntilTimeout>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00d      	beq.n	8004ee6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ed4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ed8:	d103      	bne.n	8004ee2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ee0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e0aa      	b.n	800503c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ee6:	897b      	ldrh	r3, [r7, #10]
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	461a      	mov	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ef4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef8:	6a3a      	ldr	r2, [r7, #32]
 8004efa:	4952      	ldr	r1, [pc, #328]	; (8005044 <I2C_RequestMemoryRead+0x1cc>)
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f000 f91d 	bl	800513c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d001      	beq.n	8004f0c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e097      	b.n	800503c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	617b      	str	r3, [r7, #20]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	617b      	str	r3, [r7, #20]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	699b      	ldr	r3, [r3, #24]
 8004f1e:	617b      	str	r3, [r7, #20]
 8004f20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f24:	6a39      	ldr	r1, [r7, #32]
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 f9a8 	bl	800527c <I2C_WaitOnTXEFlagUntilTimeout>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00d      	beq.n	8004f4e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f36:	2b04      	cmp	r3, #4
 8004f38:	d107      	bne.n	8004f4a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e076      	b.n	800503c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f4e:	88fb      	ldrh	r3, [r7, #6]
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d105      	bne.n	8004f60 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f54:	893b      	ldrh	r3, [r7, #8]
 8004f56:	b2da      	uxtb	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	611a      	str	r2, [r3, #16]
 8004f5e:	e021      	b.n	8004fa4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f60:	893b      	ldrh	r3, [r7, #8]
 8004f62:	0a1b      	lsrs	r3, r3, #8
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	b2da      	uxtb	r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f70:	6a39      	ldr	r1, [r7, #32]
 8004f72:	68f8      	ldr	r0, [r7, #12]
 8004f74:	f000 f982 	bl	800527c <I2C_WaitOnTXEFlagUntilTimeout>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00d      	beq.n	8004f9a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f82:	2b04      	cmp	r3, #4
 8004f84:	d107      	bne.n	8004f96 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e050      	b.n	800503c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f9a:	893b      	ldrh	r3, [r7, #8]
 8004f9c:	b2da      	uxtb	r2, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fa6:	6a39      	ldr	r1, [r7, #32]
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f000 f967 	bl	800527c <I2C_WaitOnTXEFlagUntilTimeout>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d00d      	beq.n	8004fd0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb8:	2b04      	cmp	r3, #4
 8004fba:	d107      	bne.n	8004fcc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e035      	b.n	800503c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fde:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe2:	9300      	str	r3, [sp, #0]
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004fec:	68f8      	ldr	r0, [r7, #12]
 8004fee:	f000 f82b 	bl	8005048 <I2C_WaitOnFlagUntilTimeout>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00d      	beq.n	8005014 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005002:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005006:	d103      	bne.n	8005010 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800500e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	e013      	b.n	800503c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005014:	897b      	ldrh	r3, [r7, #10]
 8005016:	b2db      	uxtb	r3, r3
 8005018:	f043 0301 	orr.w	r3, r3, #1
 800501c:	b2da      	uxtb	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005026:	6a3a      	ldr	r2, [r7, #32]
 8005028:	4906      	ldr	r1, [pc, #24]	; (8005044 <I2C_RequestMemoryRead+0x1cc>)
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f000 f886 	bl	800513c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e000      	b.n	800503c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	3718      	adds	r7, #24
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	00010002 	.word	0x00010002

08005048 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	603b      	str	r3, [r7, #0]
 8005054:	4613      	mov	r3, r2
 8005056:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005058:	e048      	b.n	80050ec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005060:	d044      	beq.n	80050ec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005062:	f7fe fa3d 	bl	80034e0 <HAL_GetTick>
 8005066:	4602      	mov	r2, r0
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	1ad3      	subs	r3, r2, r3
 800506c:	683a      	ldr	r2, [r7, #0]
 800506e:	429a      	cmp	r2, r3
 8005070:	d302      	bcc.n	8005078 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d139      	bne.n	80050ec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	0c1b      	lsrs	r3, r3, #16
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b01      	cmp	r3, #1
 8005080:	d10d      	bne.n	800509e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	695b      	ldr	r3, [r3, #20]
 8005088:	43da      	mvns	r2, r3
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	4013      	ands	r3, r2
 800508e:	b29b      	uxth	r3, r3
 8005090:	2b00      	cmp	r3, #0
 8005092:	bf0c      	ite	eq
 8005094:	2301      	moveq	r3, #1
 8005096:	2300      	movne	r3, #0
 8005098:	b2db      	uxtb	r3, r3
 800509a:	461a      	mov	r2, r3
 800509c:	e00c      	b.n	80050b8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	699b      	ldr	r3, [r3, #24]
 80050a4:	43da      	mvns	r2, r3
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	4013      	ands	r3, r2
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	bf0c      	ite	eq
 80050b0:	2301      	moveq	r3, #1
 80050b2:	2300      	movne	r3, #0
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	461a      	mov	r2, r3
 80050b8:	79fb      	ldrb	r3, [r7, #7]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d116      	bne.n	80050ec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2220      	movs	r2, #32
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d8:	f043 0220 	orr.w	r2, r3, #32
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e023      	b.n	8005134 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	0c1b      	lsrs	r3, r3, #16
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d10d      	bne.n	8005112 <I2C_WaitOnFlagUntilTimeout+0xca>
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	695b      	ldr	r3, [r3, #20]
 80050fc:	43da      	mvns	r2, r3
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	4013      	ands	r3, r2
 8005102:	b29b      	uxth	r3, r3
 8005104:	2b00      	cmp	r3, #0
 8005106:	bf0c      	ite	eq
 8005108:	2301      	moveq	r3, #1
 800510a:	2300      	movne	r3, #0
 800510c:	b2db      	uxtb	r3, r3
 800510e:	461a      	mov	r2, r3
 8005110:	e00c      	b.n	800512c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	43da      	mvns	r2, r3
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	4013      	ands	r3, r2
 800511e:	b29b      	uxth	r3, r3
 8005120:	2b00      	cmp	r3, #0
 8005122:	bf0c      	ite	eq
 8005124:	2301      	moveq	r3, #1
 8005126:	2300      	movne	r3, #0
 8005128:	b2db      	uxtb	r3, r3
 800512a:	461a      	mov	r2, r3
 800512c:	79fb      	ldrb	r3, [r7, #7]
 800512e:	429a      	cmp	r2, r3
 8005130:	d093      	beq.n	800505a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005132:	2300      	movs	r3, #0
}
 8005134:	4618      	mov	r0, r3
 8005136:	3710      	adds	r7, #16
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	60b9      	str	r1, [r7, #8]
 8005146:	607a      	str	r2, [r7, #4]
 8005148:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800514a:	e071      	b.n	8005230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005156:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800515a:	d123      	bne.n	80051a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800516a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005174:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2220      	movs	r2, #32
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005190:	f043 0204 	orr.w	r2, r3, #4
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e067      	b.n	8005274 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051aa:	d041      	beq.n	8005230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051ac:	f7fe f998 	bl	80034e0 <HAL_GetTick>
 80051b0:	4602      	mov	r2, r0
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d302      	bcc.n	80051c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d136      	bne.n	8005230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	0c1b      	lsrs	r3, r3, #16
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d10c      	bne.n	80051e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	43da      	mvns	r2, r3
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	4013      	ands	r3, r2
 80051d8:	b29b      	uxth	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	bf14      	ite	ne
 80051de:	2301      	movne	r3, #1
 80051e0:	2300      	moveq	r3, #0
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	e00b      	b.n	80051fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	699b      	ldr	r3, [r3, #24]
 80051ec:	43da      	mvns	r2, r3
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	4013      	ands	r3, r2
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	bf14      	ite	ne
 80051f8:	2301      	movne	r3, #1
 80051fa:	2300      	moveq	r3, #0
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d016      	beq.n	8005230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2220      	movs	r2, #32
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521c:	f043 0220 	orr.w	r2, r3, #32
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e021      	b.n	8005274 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	0c1b      	lsrs	r3, r3, #16
 8005234:	b2db      	uxtb	r3, r3
 8005236:	2b01      	cmp	r3, #1
 8005238:	d10c      	bne.n	8005254 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	43da      	mvns	r2, r3
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	4013      	ands	r3, r2
 8005246:	b29b      	uxth	r3, r3
 8005248:	2b00      	cmp	r3, #0
 800524a:	bf14      	ite	ne
 800524c:	2301      	movne	r3, #1
 800524e:	2300      	moveq	r3, #0
 8005250:	b2db      	uxtb	r3, r3
 8005252:	e00b      	b.n	800526c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	43da      	mvns	r2, r3
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	4013      	ands	r3, r2
 8005260:	b29b      	uxth	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	bf14      	ite	ne
 8005266:	2301      	movne	r3, #1
 8005268:	2300      	moveq	r3, #0
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b00      	cmp	r3, #0
 800526e:	f47f af6d 	bne.w	800514c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005288:	e034      	b.n	80052f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f000 f8e3 	bl	8005456 <I2C_IsAcknowledgeFailed>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d001      	beq.n	800529a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e034      	b.n	8005304 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a0:	d028      	beq.n	80052f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052a2:	f7fe f91d 	bl	80034e0 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	68ba      	ldr	r2, [r7, #8]
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d302      	bcc.n	80052b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d11d      	bne.n	80052f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052c2:	2b80      	cmp	r3, #128	; 0x80
 80052c4:	d016      	beq.n	80052f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e0:	f043 0220 	orr.w	r2, r3, #32
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e007      	b.n	8005304 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052fe:	2b80      	cmp	r3, #128	; 0x80
 8005300:	d1c3      	bne.n	800528a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3710      	adds	r7, #16
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005318:	e034      	b.n	8005384 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f000 f89b 	bl	8005456 <I2C_IsAcknowledgeFailed>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d001      	beq.n	800532a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e034      	b.n	8005394 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005330:	d028      	beq.n	8005384 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005332:	f7fe f8d5 	bl	80034e0 <HAL_GetTick>
 8005336:	4602      	mov	r2, r0
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	429a      	cmp	r2, r3
 8005340:	d302      	bcc.n	8005348 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d11d      	bne.n	8005384 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	f003 0304 	and.w	r3, r3, #4
 8005352:	2b04      	cmp	r3, #4
 8005354:	d016      	beq.n	8005384 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2220      	movs	r2, #32
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005370:	f043 0220 	orr.w	r2, r3, #32
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e007      	b.n	8005394 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	f003 0304 	and.w	r3, r3, #4
 800538e:	2b04      	cmp	r3, #4
 8005390:	d1c3      	bne.n	800531a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80053a8:	e049      	b.n	800543e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	695b      	ldr	r3, [r3, #20]
 80053b0:	f003 0310 	and.w	r3, r3, #16
 80053b4:	2b10      	cmp	r3, #16
 80053b6:	d119      	bne.n	80053ec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f06f 0210 	mvn.w	r2, #16
 80053c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2220      	movs	r2, #32
 80053cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e030      	b.n	800544e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053ec:	f7fe f878 	bl	80034e0 <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	68ba      	ldr	r2, [r7, #8]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d302      	bcc.n	8005402 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d11d      	bne.n	800543e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	695b      	ldr	r3, [r3, #20]
 8005408:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800540c:	2b40      	cmp	r3, #64	; 0x40
 800540e:	d016      	beq.n	800543e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2200      	movs	r2, #0
 8005414:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2220      	movs	r2, #32
 800541a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	f043 0220 	orr.w	r2, r3, #32
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e007      	b.n	800544e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005448:	2b40      	cmp	r3, #64	; 0x40
 800544a:	d1ae      	bne.n	80053aa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3710      	adds	r7, #16
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}

08005456 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005456:	b480      	push	{r7}
 8005458:	b083      	sub	sp, #12
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	695b      	ldr	r3, [r3, #20]
 8005464:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005468:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800546c:	d11b      	bne.n	80054a6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005476:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2220      	movs	r2, #32
 8005482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005492:	f043 0204 	orr.w	r2, r3, #4
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e000      	b.n	80054a8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bc80      	pop	{r7}
 80054b0:	4770      	bx	lr
	...

080054b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d101      	bne.n	80054c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e272      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	f000 8087 	beq.w	80055e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80054d4:	4b92      	ldr	r3, [pc, #584]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f003 030c 	and.w	r3, r3, #12
 80054dc:	2b04      	cmp	r3, #4
 80054de:	d00c      	beq.n	80054fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80054e0:	4b8f      	ldr	r3, [pc, #572]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f003 030c 	and.w	r3, r3, #12
 80054e8:	2b08      	cmp	r3, #8
 80054ea:	d112      	bne.n	8005512 <HAL_RCC_OscConfig+0x5e>
 80054ec:	4b8c      	ldr	r3, [pc, #560]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054f8:	d10b      	bne.n	8005512 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054fa:	4b89      	ldr	r3, [pc, #548]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d06c      	beq.n	80055e0 <HAL_RCC_OscConfig+0x12c>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d168      	bne.n	80055e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e24c      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800551a:	d106      	bne.n	800552a <HAL_RCC_OscConfig+0x76>
 800551c:	4b80      	ldr	r3, [pc, #512]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a7f      	ldr	r2, [pc, #508]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005526:	6013      	str	r3, [r2, #0]
 8005528:	e02e      	b.n	8005588 <HAL_RCC_OscConfig+0xd4>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d10c      	bne.n	800554c <HAL_RCC_OscConfig+0x98>
 8005532:	4b7b      	ldr	r3, [pc, #492]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a7a      	ldr	r2, [pc, #488]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005538:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800553c:	6013      	str	r3, [r2, #0]
 800553e:	4b78      	ldr	r3, [pc, #480]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a77      	ldr	r2, [pc, #476]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005544:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005548:	6013      	str	r3, [r2, #0]
 800554a:	e01d      	b.n	8005588 <HAL_RCC_OscConfig+0xd4>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005554:	d10c      	bne.n	8005570 <HAL_RCC_OscConfig+0xbc>
 8005556:	4b72      	ldr	r3, [pc, #456]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a71      	ldr	r2, [pc, #452]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 800555c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005560:	6013      	str	r3, [r2, #0]
 8005562:	4b6f      	ldr	r3, [pc, #444]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a6e      	ldr	r2, [pc, #440]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800556c:	6013      	str	r3, [r2, #0]
 800556e:	e00b      	b.n	8005588 <HAL_RCC_OscConfig+0xd4>
 8005570:	4b6b      	ldr	r3, [pc, #428]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a6a      	ldr	r2, [pc, #424]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005576:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800557a:	6013      	str	r3, [r2, #0]
 800557c:	4b68      	ldr	r3, [pc, #416]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a67      	ldr	r2, [pc, #412]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005582:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005586:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d013      	beq.n	80055b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005590:	f7fd ffa6 	bl	80034e0 <HAL_GetTick>
 8005594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005596:	e008      	b.n	80055aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005598:	f7fd ffa2 	bl	80034e0 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	2b64      	cmp	r3, #100	; 0x64
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e200      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055aa:	4b5d      	ldr	r3, [pc, #372]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d0f0      	beq.n	8005598 <HAL_RCC_OscConfig+0xe4>
 80055b6:	e014      	b.n	80055e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055b8:	f7fd ff92 	bl	80034e0 <HAL_GetTick>
 80055bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055be:	e008      	b.n	80055d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055c0:	f7fd ff8e 	bl	80034e0 <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	2b64      	cmp	r3, #100	; 0x64
 80055cc:	d901      	bls.n	80055d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e1ec      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055d2:	4b53      	ldr	r3, [pc, #332]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d1f0      	bne.n	80055c0 <HAL_RCC_OscConfig+0x10c>
 80055de:	e000      	b.n	80055e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 0302 	and.w	r3, r3, #2
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d063      	beq.n	80056b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80055ee:	4b4c      	ldr	r3, [pc, #304]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	f003 030c 	and.w	r3, r3, #12
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00b      	beq.n	8005612 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80055fa:	4b49      	ldr	r3, [pc, #292]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f003 030c 	and.w	r3, r3, #12
 8005602:	2b08      	cmp	r3, #8
 8005604:	d11c      	bne.n	8005640 <HAL_RCC_OscConfig+0x18c>
 8005606:	4b46      	ldr	r3, [pc, #280]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800560e:	2b00      	cmp	r3, #0
 8005610:	d116      	bne.n	8005640 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005612:	4b43      	ldr	r3, [pc, #268]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0302 	and.w	r3, r3, #2
 800561a:	2b00      	cmp	r3, #0
 800561c:	d005      	beq.n	800562a <HAL_RCC_OscConfig+0x176>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	2b01      	cmp	r3, #1
 8005624:	d001      	beq.n	800562a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e1c0      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800562a:	4b3d      	ldr	r3, [pc, #244]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	00db      	lsls	r3, r3, #3
 8005638:	4939      	ldr	r1, [pc, #228]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 800563a:	4313      	orrs	r3, r2
 800563c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800563e:	e03a      	b.n	80056b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d020      	beq.n	800568a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005648:	4b36      	ldr	r3, [pc, #216]	; (8005724 <HAL_RCC_OscConfig+0x270>)
 800564a:	2201      	movs	r2, #1
 800564c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800564e:	f7fd ff47 	bl	80034e0 <HAL_GetTick>
 8005652:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005654:	e008      	b.n	8005668 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005656:	f7fd ff43 	bl	80034e0 <HAL_GetTick>
 800565a:	4602      	mov	r2, r0
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	2b02      	cmp	r3, #2
 8005662:	d901      	bls.n	8005668 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005664:	2303      	movs	r3, #3
 8005666:	e1a1      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005668:	4b2d      	ldr	r3, [pc, #180]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0302 	and.w	r3, r3, #2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d0f0      	beq.n	8005656 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005674:	4b2a      	ldr	r3, [pc, #168]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	695b      	ldr	r3, [r3, #20]
 8005680:	00db      	lsls	r3, r3, #3
 8005682:	4927      	ldr	r1, [pc, #156]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 8005684:	4313      	orrs	r3, r2
 8005686:	600b      	str	r3, [r1, #0]
 8005688:	e015      	b.n	80056b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800568a:	4b26      	ldr	r3, [pc, #152]	; (8005724 <HAL_RCC_OscConfig+0x270>)
 800568c:	2200      	movs	r2, #0
 800568e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005690:	f7fd ff26 	bl	80034e0 <HAL_GetTick>
 8005694:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005696:	e008      	b.n	80056aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005698:	f7fd ff22 	bl	80034e0 <HAL_GetTick>
 800569c:	4602      	mov	r2, r0
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d901      	bls.n	80056aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	e180      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056aa:	4b1d      	ldr	r3, [pc, #116]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0302 	and.w	r3, r3, #2
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1f0      	bne.n	8005698 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0308 	and.w	r3, r3, #8
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d03a      	beq.n	8005738 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	699b      	ldr	r3, [r3, #24]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d019      	beq.n	80056fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056ca:	4b17      	ldr	r3, [pc, #92]	; (8005728 <HAL_RCC_OscConfig+0x274>)
 80056cc:	2201      	movs	r2, #1
 80056ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056d0:	f7fd ff06 	bl	80034e0 <HAL_GetTick>
 80056d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056d6:	e008      	b.n	80056ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056d8:	f7fd ff02 	bl	80034e0 <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d901      	bls.n	80056ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e160      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056ea:	4b0d      	ldr	r3, [pc, #52]	; (8005720 <HAL_RCC_OscConfig+0x26c>)
 80056ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ee:	f003 0302 	and.w	r3, r3, #2
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d0f0      	beq.n	80056d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80056f6:	2001      	movs	r0, #1
 80056f8:	f000 face 	bl	8005c98 <RCC_Delay>
 80056fc:	e01c      	b.n	8005738 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056fe:	4b0a      	ldr	r3, [pc, #40]	; (8005728 <HAL_RCC_OscConfig+0x274>)
 8005700:	2200      	movs	r2, #0
 8005702:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005704:	f7fd feec 	bl	80034e0 <HAL_GetTick>
 8005708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800570a:	e00f      	b.n	800572c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800570c:	f7fd fee8 	bl	80034e0 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	2b02      	cmp	r3, #2
 8005718:	d908      	bls.n	800572c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e146      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
 800571e:	bf00      	nop
 8005720:	40021000 	.word	0x40021000
 8005724:	42420000 	.word	0x42420000
 8005728:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800572c:	4b92      	ldr	r3, [pc, #584]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 800572e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005730:	f003 0302 	and.w	r3, r3, #2
 8005734:	2b00      	cmp	r3, #0
 8005736:	d1e9      	bne.n	800570c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0304 	and.w	r3, r3, #4
 8005740:	2b00      	cmp	r3, #0
 8005742:	f000 80a6 	beq.w	8005892 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005746:	2300      	movs	r3, #0
 8005748:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800574a:	4b8b      	ldr	r3, [pc, #556]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 800574c:	69db      	ldr	r3, [r3, #28]
 800574e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d10d      	bne.n	8005772 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005756:	4b88      	ldr	r3, [pc, #544]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	4a87      	ldr	r2, [pc, #540]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 800575c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005760:	61d3      	str	r3, [r2, #28]
 8005762:	4b85      	ldr	r3, [pc, #532]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 8005764:	69db      	ldr	r3, [r3, #28]
 8005766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800576a:	60bb      	str	r3, [r7, #8]
 800576c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800576e:	2301      	movs	r3, #1
 8005770:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005772:	4b82      	ldr	r3, [pc, #520]	; (800597c <HAL_RCC_OscConfig+0x4c8>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800577a:	2b00      	cmp	r3, #0
 800577c:	d118      	bne.n	80057b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800577e:	4b7f      	ldr	r3, [pc, #508]	; (800597c <HAL_RCC_OscConfig+0x4c8>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a7e      	ldr	r2, [pc, #504]	; (800597c <HAL_RCC_OscConfig+0x4c8>)
 8005784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005788:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800578a:	f7fd fea9 	bl	80034e0 <HAL_GetTick>
 800578e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005790:	e008      	b.n	80057a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005792:	f7fd fea5 	bl	80034e0 <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	2b64      	cmp	r3, #100	; 0x64
 800579e:	d901      	bls.n	80057a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e103      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057a4:	4b75      	ldr	r3, [pc, #468]	; (800597c <HAL_RCC_OscConfig+0x4c8>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d0f0      	beq.n	8005792 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d106      	bne.n	80057c6 <HAL_RCC_OscConfig+0x312>
 80057b8:	4b6f      	ldr	r3, [pc, #444]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80057ba:	6a1b      	ldr	r3, [r3, #32]
 80057bc:	4a6e      	ldr	r2, [pc, #440]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80057be:	f043 0301 	orr.w	r3, r3, #1
 80057c2:	6213      	str	r3, [r2, #32]
 80057c4:	e02d      	b.n	8005822 <HAL_RCC_OscConfig+0x36e>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10c      	bne.n	80057e8 <HAL_RCC_OscConfig+0x334>
 80057ce:	4b6a      	ldr	r3, [pc, #424]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80057d0:	6a1b      	ldr	r3, [r3, #32]
 80057d2:	4a69      	ldr	r2, [pc, #420]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80057d4:	f023 0301 	bic.w	r3, r3, #1
 80057d8:	6213      	str	r3, [r2, #32]
 80057da:	4b67      	ldr	r3, [pc, #412]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	4a66      	ldr	r2, [pc, #408]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80057e0:	f023 0304 	bic.w	r3, r3, #4
 80057e4:	6213      	str	r3, [r2, #32]
 80057e6:	e01c      	b.n	8005822 <HAL_RCC_OscConfig+0x36e>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	2b05      	cmp	r3, #5
 80057ee:	d10c      	bne.n	800580a <HAL_RCC_OscConfig+0x356>
 80057f0:	4b61      	ldr	r3, [pc, #388]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	4a60      	ldr	r2, [pc, #384]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80057f6:	f043 0304 	orr.w	r3, r3, #4
 80057fa:	6213      	str	r3, [r2, #32]
 80057fc:	4b5e      	ldr	r3, [pc, #376]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80057fe:	6a1b      	ldr	r3, [r3, #32]
 8005800:	4a5d      	ldr	r2, [pc, #372]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 8005802:	f043 0301 	orr.w	r3, r3, #1
 8005806:	6213      	str	r3, [r2, #32]
 8005808:	e00b      	b.n	8005822 <HAL_RCC_OscConfig+0x36e>
 800580a:	4b5b      	ldr	r3, [pc, #364]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	4a5a      	ldr	r2, [pc, #360]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 8005810:	f023 0301 	bic.w	r3, r3, #1
 8005814:	6213      	str	r3, [r2, #32]
 8005816:	4b58      	ldr	r3, [pc, #352]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	4a57      	ldr	r2, [pc, #348]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 800581c:	f023 0304 	bic.w	r3, r3, #4
 8005820:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d015      	beq.n	8005856 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800582a:	f7fd fe59 	bl	80034e0 <HAL_GetTick>
 800582e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005830:	e00a      	b.n	8005848 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005832:	f7fd fe55 	bl	80034e0 <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005840:	4293      	cmp	r3, r2
 8005842:	d901      	bls.n	8005848 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	e0b1      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005848:	4b4b      	ldr	r3, [pc, #300]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	f003 0302 	and.w	r3, r3, #2
 8005850:	2b00      	cmp	r3, #0
 8005852:	d0ee      	beq.n	8005832 <HAL_RCC_OscConfig+0x37e>
 8005854:	e014      	b.n	8005880 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005856:	f7fd fe43 	bl	80034e0 <HAL_GetTick>
 800585a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800585c:	e00a      	b.n	8005874 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800585e:	f7fd fe3f 	bl	80034e0 <HAL_GetTick>
 8005862:	4602      	mov	r2, r0
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	f241 3288 	movw	r2, #5000	; 0x1388
 800586c:	4293      	cmp	r3, r2
 800586e:	d901      	bls.n	8005874 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e09b      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005874:	4b40      	ldr	r3, [pc, #256]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 8005876:	6a1b      	ldr	r3, [r3, #32]
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1ee      	bne.n	800585e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005880:	7dfb      	ldrb	r3, [r7, #23]
 8005882:	2b01      	cmp	r3, #1
 8005884:	d105      	bne.n	8005892 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005886:	4b3c      	ldr	r3, [pc, #240]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 8005888:	69db      	ldr	r3, [r3, #28]
 800588a:	4a3b      	ldr	r2, [pc, #236]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 800588c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005890:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	69db      	ldr	r3, [r3, #28]
 8005896:	2b00      	cmp	r3, #0
 8005898:	f000 8087 	beq.w	80059aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800589c:	4b36      	ldr	r3, [pc, #216]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f003 030c 	and.w	r3, r3, #12
 80058a4:	2b08      	cmp	r3, #8
 80058a6:	d061      	beq.n	800596c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	69db      	ldr	r3, [r3, #28]
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	d146      	bne.n	800593e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058b0:	4b33      	ldr	r3, [pc, #204]	; (8005980 <HAL_RCC_OscConfig+0x4cc>)
 80058b2:	2200      	movs	r2, #0
 80058b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058b6:	f7fd fe13 	bl	80034e0 <HAL_GetTick>
 80058ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058bc:	e008      	b.n	80058d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058be:	f7fd fe0f 	bl	80034e0 <HAL_GetTick>
 80058c2:	4602      	mov	r2, r0
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	d901      	bls.n	80058d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	e06d      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058d0:	4b29      	ldr	r3, [pc, #164]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d1f0      	bne.n	80058be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058e4:	d108      	bne.n	80058f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80058e6:	4b24      	ldr	r3, [pc, #144]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	4921      	ldr	r1, [pc, #132]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80058f8:	4b1f      	ldr	r3, [pc, #124]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a19      	ldr	r1, [r3, #32]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005908:	430b      	orrs	r3, r1
 800590a:	491b      	ldr	r1, [pc, #108]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 800590c:	4313      	orrs	r3, r2
 800590e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005910:	4b1b      	ldr	r3, [pc, #108]	; (8005980 <HAL_RCC_OscConfig+0x4cc>)
 8005912:	2201      	movs	r2, #1
 8005914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005916:	f7fd fde3 	bl	80034e0 <HAL_GetTick>
 800591a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800591c:	e008      	b.n	8005930 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800591e:	f7fd fddf 	bl	80034e0 <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	2b02      	cmp	r3, #2
 800592a:	d901      	bls.n	8005930 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e03d      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005930:	4b11      	ldr	r3, [pc, #68]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005938:	2b00      	cmp	r3, #0
 800593a:	d0f0      	beq.n	800591e <HAL_RCC_OscConfig+0x46a>
 800593c:	e035      	b.n	80059aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800593e:	4b10      	ldr	r3, [pc, #64]	; (8005980 <HAL_RCC_OscConfig+0x4cc>)
 8005940:	2200      	movs	r2, #0
 8005942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005944:	f7fd fdcc 	bl	80034e0 <HAL_GetTick>
 8005948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800594a:	e008      	b.n	800595e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800594c:	f7fd fdc8 	bl	80034e0 <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	2b02      	cmp	r3, #2
 8005958:	d901      	bls.n	800595e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e026      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800595e:	4b06      	ldr	r3, [pc, #24]	; (8005978 <HAL_RCC_OscConfig+0x4c4>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005966:	2b00      	cmp	r3, #0
 8005968:	d1f0      	bne.n	800594c <HAL_RCC_OscConfig+0x498>
 800596a:	e01e      	b.n	80059aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	69db      	ldr	r3, [r3, #28]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d107      	bne.n	8005984 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e019      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
 8005978:	40021000 	.word	0x40021000
 800597c:	40007000 	.word	0x40007000
 8005980:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005984:	4b0b      	ldr	r3, [pc, #44]	; (80059b4 <HAL_RCC_OscConfig+0x500>)
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a1b      	ldr	r3, [r3, #32]
 8005994:	429a      	cmp	r2, r3
 8005996:	d106      	bne.n	80059a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d001      	beq.n	80059aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e000      	b.n	80059ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3718      	adds	r7, #24
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	40021000 	.word	0x40021000

080059b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b084      	sub	sp, #16
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d101      	bne.n	80059cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e0d0      	b.n	8005b6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059cc:	4b6a      	ldr	r3, [pc, #424]	; (8005b78 <HAL_RCC_ClockConfig+0x1c0>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0307 	and.w	r3, r3, #7
 80059d4:	683a      	ldr	r2, [r7, #0]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d910      	bls.n	80059fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059da:	4b67      	ldr	r3, [pc, #412]	; (8005b78 <HAL_RCC_ClockConfig+0x1c0>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f023 0207 	bic.w	r2, r3, #7
 80059e2:	4965      	ldr	r1, [pc, #404]	; (8005b78 <HAL_RCC_ClockConfig+0x1c0>)
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059ea:	4b63      	ldr	r3, [pc, #396]	; (8005b78 <HAL_RCC_ClockConfig+0x1c0>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0307 	and.w	r3, r3, #7
 80059f2:	683a      	ldr	r2, [r7, #0]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d001      	beq.n	80059fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e0b8      	b.n	8005b6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 0302 	and.w	r3, r3, #2
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d020      	beq.n	8005a4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 0304 	and.w	r3, r3, #4
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d005      	beq.n	8005a20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a14:	4b59      	ldr	r3, [pc, #356]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	4a58      	ldr	r2, [pc, #352]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005a1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005a1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 0308 	and.w	r3, r3, #8
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d005      	beq.n	8005a38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a2c:	4b53      	ldr	r3, [pc, #332]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	4a52      	ldr	r2, [pc, #328]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005a32:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005a36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a38:	4b50      	ldr	r3, [pc, #320]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	494d      	ldr	r1, [pc, #308]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0301 	and.w	r3, r3, #1
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d040      	beq.n	8005ad8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d107      	bne.n	8005a6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a5e:	4b47      	ldr	r3, [pc, #284]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d115      	bne.n	8005a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e07f      	b.n	8005b6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d107      	bne.n	8005a86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a76:	4b41      	ldr	r3, [pc, #260]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d109      	bne.n	8005a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e073      	b.n	8005b6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a86:	4b3d      	ldr	r3, [pc, #244]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 0302 	and.w	r3, r3, #2
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d101      	bne.n	8005a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e06b      	b.n	8005b6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a96:	4b39      	ldr	r3, [pc, #228]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	f023 0203 	bic.w	r2, r3, #3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	4936      	ldr	r1, [pc, #216]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005aa8:	f7fd fd1a 	bl	80034e0 <HAL_GetTick>
 8005aac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aae:	e00a      	b.n	8005ac6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ab0:	f7fd fd16 	bl	80034e0 <HAL_GetTick>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	f241 3288 	movw	r2, #5000	; 0x1388
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d901      	bls.n	8005ac6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e053      	b.n	8005b6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ac6:	4b2d      	ldr	r3, [pc, #180]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f003 020c 	and.w	r2, r3, #12
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d1eb      	bne.n	8005ab0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ad8:	4b27      	ldr	r3, [pc, #156]	; (8005b78 <HAL_RCC_ClockConfig+0x1c0>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f003 0307 	and.w	r3, r3, #7
 8005ae0:	683a      	ldr	r2, [r7, #0]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d210      	bcs.n	8005b08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ae6:	4b24      	ldr	r3, [pc, #144]	; (8005b78 <HAL_RCC_ClockConfig+0x1c0>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f023 0207 	bic.w	r2, r3, #7
 8005aee:	4922      	ldr	r1, [pc, #136]	; (8005b78 <HAL_RCC_ClockConfig+0x1c0>)
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005af6:	4b20      	ldr	r3, [pc, #128]	; (8005b78 <HAL_RCC_ClockConfig+0x1c0>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0307 	and.w	r3, r3, #7
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d001      	beq.n	8005b08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e032      	b.n	8005b6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 0304 	and.w	r3, r3, #4
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d008      	beq.n	8005b26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b14:	4b19      	ldr	r3, [pc, #100]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	4916      	ldr	r1, [pc, #88]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0308 	and.w	r3, r3, #8
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d009      	beq.n	8005b46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005b32:	4b12      	ldr	r3, [pc, #72]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	00db      	lsls	r3, r3, #3
 8005b40:	490e      	ldr	r1, [pc, #56]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005b42:	4313      	orrs	r3, r2
 8005b44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b46:	f000 f821 	bl	8005b8c <HAL_RCC_GetSysClockFreq>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	4b0b      	ldr	r3, [pc, #44]	; (8005b7c <HAL_RCC_ClockConfig+0x1c4>)
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	091b      	lsrs	r3, r3, #4
 8005b52:	f003 030f 	and.w	r3, r3, #15
 8005b56:	490a      	ldr	r1, [pc, #40]	; (8005b80 <HAL_RCC_ClockConfig+0x1c8>)
 8005b58:	5ccb      	ldrb	r3, [r1, r3]
 8005b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8005b5e:	4a09      	ldr	r2, [pc, #36]	; (8005b84 <HAL_RCC_ClockConfig+0x1cc>)
 8005b60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005b62:	4b09      	ldr	r3, [pc, #36]	; (8005b88 <HAL_RCC_ClockConfig+0x1d0>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7fd fc78 	bl	800345c <HAL_InitTick>

  return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	40022000 	.word	0x40022000
 8005b7c:	40021000 	.word	0x40021000
 8005b80:	0800a05c 	.word	0x0800a05c
 8005b84:	20000098 	.word	0x20000098
 8005b88:	2000009c 	.word	0x2000009c

08005b8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b087      	sub	sp, #28
 8005b90:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005b92:	2300      	movs	r3, #0
 8005b94:	60fb      	str	r3, [r7, #12]
 8005b96:	2300      	movs	r3, #0
 8005b98:	60bb      	str	r3, [r7, #8]
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	617b      	str	r3, [r7, #20]
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005ba6:	4b1e      	ldr	r3, [pc, #120]	; (8005c20 <HAL_RCC_GetSysClockFreq+0x94>)
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f003 030c 	and.w	r3, r3, #12
 8005bb2:	2b04      	cmp	r3, #4
 8005bb4:	d002      	beq.n	8005bbc <HAL_RCC_GetSysClockFreq+0x30>
 8005bb6:	2b08      	cmp	r3, #8
 8005bb8:	d003      	beq.n	8005bc2 <HAL_RCC_GetSysClockFreq+0x36>
 8005bba:	e027      	b.n	8005c0c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005bbc:	4b19      	ldr	r3, [pc, #100]	; (8005c24 <HAL_RCC_GetSysClockFreq+0x98>)
 8005bbe:	613b      	str	r3, [r7, #16]
      break;
 8005bc0:	e027      	b.n	8005c12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	0c9b      	lsrs	r3, r3, #18
 8005bc6:	f003 030f 	and.w	r3, r3, #15
 8005bca:	4a17      	ldr	r2, [pc, #92]	; (8005c28 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005bcc:	5cd3      	ldrb	r3, [r2, r3]
 8005bce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d010      	beq.n	8005bfc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005bda:	4b11      	ldr	r3, [pc, #68]	; (8005c20 <HAL_RCC_GetSysClockFreq+0x94>)
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	0c5b      	lsrs	r3, r3, #17
 8005be0:	f003 0301 	and.w	r3, r3, #1
 8005be4:	4a11      	ldr	r2, [pc, #68]	; (8005c2c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005be6:	5cd3      	ldrb	r3, [r2, r3]
 8005be8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a0d      	ldr	r2, [pc, #52]	; (8005c24 <HAL_RCC_GetSysClockFreq+0x98>)
 8005bee:	fb03 f202 	mul.w	r2, r3, r2
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bf8:	617b      	str	r3, [r7, #20]
 8005bfa:	e004      	b.n	8005c06 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a0c      	ldr	r2, [pc, #48]	; (8005c30 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005c00:	fb02 f303 	mul.w	r3, r2, r3
 8005c04:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	613b      	str	r3, [r7, #16]
      break;
 8005c0a:	e002      	b.n	8005c12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005c0c:	4b05      	ldr	r3, [pc, #20]	; (8005c24 <HAL_RCC_GetSysClockFreq+0x98>)
 8005c0e:	613b      	str	r3, [r7, #16]
      break;
 8005c10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c12:	693b      	ldr	r3, [r7, #16]
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	371c      	adds	r7, #28
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bc80      	pop	{r7}
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	40021000 	.word	0x40021000
 8005c24:	007a1200 	.word	0x007a1200
 8005c28:	0800a074 	.word	0x0800a074
 8005c2c:	0800a084 	.word	0x0800a084
 8005c30:	003d0900 	.word	0x003d0900

08005c34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c34:	b480      	push	{r7}
 8005c36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c38:	4b02      	ldr	r3, [pc, #8]	; (8005c44 <HAL_RCC_GetHCLKFreq+0x10>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bc80      	pop	{r7}
 8005c42:	4770      	bx	lr
 8005c44:	20000098 	.word	0x20000098

08005c48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c4c:	f7ff fff2 	bl	8005c34 <HAL_RCC_GetHCLKFreq>
 8005c50:	4602      	mov	r2, r0
 8005c52:	4b05      	ldr	r3, [pc, #20]	; (8005c68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	0a1b      	lsrs	r3, r3, #8
 8005c58:	f003 0307 	and.w	r3, r3, #7
 8005c5c:	4903      	ldr	r1, [pc, #12]	; (8005c6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c5e:	5ccb      	ldrb	r3, [r1, r3]
 8005c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	bd80      	pop	{r7, pc}
 8005c68:	40021000 	.word	0x40021000
 8005c6c:	0800a06c 	.word	0x0800a06c

08005c70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c74:	f7ff ffde 	bl	8005c34 <HAL_RCC_GetHCLKFreq>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	4b05      	ldr	r3, [pc, #20]	; (8005c90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	0adb      	lsrs	r3, r3, #11
 8005c80:	f003 0307 	and.w	r3, r3, #7
 8005c84:	4903      	ldr	r1, [pc, #12]	; (8005c94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c86:	5ccb      	ldrb	r3, [r1, r3]
 8005c88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	40021000 	.word	0x40021000
 8005c94:	0800a06c 	.word	0x0800a06c

08005c98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b085      	sub	sp, #20
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005ca0:	4b0a      	ldr	r3, [pc, #40]	; (8005ccc <RCC_Delay+0x34>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a0a      	ldr	r2, [pc, #40]	; (8005cd0 <RCC_Delay+0x38>)
 8005ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8005caa:	0a5b      	lsrs	r3, r3, #9
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	fb02 f303 	mul.w	r3, r2, r3
 8005cb2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005cb4:	bf00      	nop
  }
  while (Delay --);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	1e5a      	subs	r2, r3, #1
 8005cba:	60fa      	str	r2, [r7, #12]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d1f9      	bne.n	8005cb4 <RCC_Delay+0x1c>
}
 8005cc0:	bf00      	nop
 8005cc2:	bf00      	nop
 8005cc4:	3714      	adds	r7, #20
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bc80      	pop	{r7}
 8005cca:	4770      	bx	lr
 8005ccc:	20000098 	.word	0x20000098
 8005cd0:	10624dd3 	.word	0x10624dd3

08005cd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b082      	sub	sp, #8
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d101      	bne.n	8005ce6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e041      	b.n	8005d6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d106      	bne.n	8005d00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f7fd f886 	bl	8002e0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2202      	movs	r2, #2
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	3304      	adds	r3, #4
 8005d10:	4619      	mov	r1, r3
 8005d12:	4610      	mov	r0, r2
 8005d14:	f000 fcbc 	bl	8006690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3708      	adds	r7, #8
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
	...

08005d74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d001      	beq.n	8005d8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e044      	b.n	8005e16 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2202      	movs	r2, #2
 8005d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68da      	ldr	r2, [r3, #12]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f042 0201 	orr.w	r2, r2, #1
 8005da2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a1d      	ldr	r2, [pc, #116]	; (8005e20 <HAL_TIM_Base_Start_IT+0xac>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d018      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x6c>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a1c      	ldr	r2, [pc, #112]	; (8005e24 <HAL_TIM_Base_Start_IT+0xb0>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d013      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x6c>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dc0:	d00e      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x6c>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a18      	ldr	r2, [pc, #96]	; (8005e28 <HAL_TIM_Base_Start_IT+0xb4>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d009      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x6c>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a16      	ldr	r2, [pc, #88]	; (8005e2c <HAL_TIM_Base_Start_IT+0xb8>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d004      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x6c>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a15      	ldr	r2, [pc, #84]	; (8005e30 <HAL_TIM_Base_Start_IT+0xbc>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d111      	bne.n	8005e04 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f003 0307 	and.w	r3, r3, #7
 8005dea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2b06      	cmp	r3, #6
 8005df0:	d010      	beq.n	8005e14 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f042 0201 	orr.w	r2, r2, #1
 8005e00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e02:	e007      	b.n	8005e14 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f042 0201 	orr.w	r2, r2, #1
 8005e12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e14:	2300      	movs	r3, #0
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3714      	adds	r7, #20
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bc80      	pop	{r7}
 8005e1e:	4770      	bx	lr
 8005e20:	40012c00 	.word	0x40012c00
 8005e24:	40013400 	.word	0x40013400
 8005e28:	40000400 	.word	0x40000400
 8005e2c:	40000800 	.word	0x40000800
 8005e30:	40000c00 	.word	0x40000c00

08005e34 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d101      	bne.n	8005e46 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e041      	b.n	8005eca <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d106      	bne.n	8005e60 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 f839 	bl	8005ed2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2202      	movs	r2, #2
 8005e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	3304      	adds	r3, #4
 8005e70:	4619      	mov	r1, r3
 8005e72:	4610      	mov	r0, r2
 8005e74:	f000 fc0c 	bl	8006690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3708      	adds	r7, #8
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b083      	sub	sp, #12
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bc80      	pop	{r7}
 8005ee2:	4770      	bx	lr

08005ee4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d104      	bne.n	8005f02 <HAL_TIM_IC_Start_IT+0x1e>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	e013      	b.n	8005f2a <HAL_TIM_IC_Start_IT+0x46>
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	2b04      	cmp	r3, #4
 8005f06:	d104      	bne.n	8005f12 <HAL_TIM_IC_Start_IT+0x2e>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	e00b      	b.n	8005f2a <HAL_TIM_IC_Start_IT+0x46>
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	2b08      	cmp	r3, #8
 8005f16:	d104      	bne.n	8005f22 <HAL_TIM_IC_Start_IT+0x3e>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	e003      	b.n	8005f2a <HAL_TIM_IC_Start_IT+0x46>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d104      	bne.n	8005f3c <HAL_TIM_IC_Start_IT+0x58>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	e013      	b.n	8005f64 <HAL_TIM_IC_Start_IT+0x80>
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	2b04      	cmp	r3, #4
 8005f40:	d104      	bne.n	8005f4c <HAL_TIM_IC_Start_IT+0x68>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	e00b      	b.n	8005f64 <HAL_TIM_IC_Start_IT+0x80>
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	2b08      	cmp	r3, #8
 8005f50:	d104      	bne.n	8005f5c <HAL_TIM_IC_Start_IT+0x78>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	e003      	b.n	8005f64 <HAL_TIM_IC_Start_IT+0x80>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f66:	7bbb      	ldrb	r3, [r7, #14]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d102      	bne.n	8005f72 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f6c:	7b7b      	ldrb	r3, [r7, #13]
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d001      	beq.n	8005f76 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e0c2      	b.n	80060fc <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d104      	bne.n	8005f86 <HAL_TIM_IC_Start_IT+0xa2>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f84:	e013      	b.n	8005fae <HAL_TIM_IC_Start_IT+0xca>
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	2b04      	cmp	r3, #4
 8005f8a:	d104      	bne.n	8005f96 <HAL_TIM_IC_Start_IT+0xb2>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f94:	e00b      	b.n	8005fae <HAL_TIM_IC_Start_IT+0xca>
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	2b08      	cmp	r3, #8
 8005f9a:	d104      	bne.n	8005fa6 <HAL_TIM_IC_Start_IT+0xc2>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2202      	movs	r2, #2
 8005fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fa4:	e003      	b.n	8005fae <HAL_TIM_IC_Start_IT+0xca>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2202      	movs	r2, #2
 8005faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d104      	bne.n	8005fbe <HAL_TIM_IC_Start_IT+0xda>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2202      	movs	r2, #2
 8005fb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fbc:	e013      	b.n	8005fe6 <HAL_TIM_IC_Start_IT+0x102>
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	2b04      	cmp	r3, #4
 8005fc2:	d104      	bne.n	8005fce <HAL_TIM_IC_Start_IT+0xea>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005fcc:	e00b      	b.n	8005fe6 <HAL_TIM_IC_Start_IT+0x102>
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	2b08      	cmp	r3, #8
 8005fd2:	d104      	bne.n	8005fde <HAL_TIM_IC_Start_IT+0xfa>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2202      	movs	r2, #2
 8005fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fdc:	e003      	b.n	8005fe6 <HAL_TIM_IC_Start_IT+0x102>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2202      	movs	r2, #2
 8005fe2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	2b0c      	cmp	r3, #12
 8005fea:	d841      	bhi.n	8006070 <HAL_TIM_IC_Start_IT+0x18c>
 8005fec:	a201      	add	r2, pc, #4	; (adr r2, 8005ff4 <HAL_TIM_IC_Start_IT+0x110>)
 8005fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ff2:	bf00      	nop
 8005ff4:	08006029 	.word	0x08006029
 8005ff8:	08006071 	.word	0x08006071
 8005ffc:	08006071 	.word	0x08006071
 8006000:	08006071 	.word	0x08006071
 8006004:	0800603b 	.word	0x0800603b
 8006008:	08006071 	.word	0x08006071
 800600c:	08006071 	.word	0x08006071
 8006010:	08006071 	.word	0x08006071
 8006014:	0800604d 	.word	0x0800604d
 8006018:	08006071 	.word	0x08006071
 800601c:	08006071 	.word	0x08006071
 8006020:	08006071 	.word	0x08006071
 8006024:	0800605f 	.word	0x0800605f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68da      	ldr	r2, [r3, #12]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f042 0202 	orr.w	r2, r2, #2
 8006036:	60da      	str	r2, [r3, #12]
      break;
 8006038:	e01d      	b.n	8006076 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68da      	ldr	r2, [r3, #12]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f042 0204 	orr.w	r2, r2, #4
 8006048:	60da      	str	r2, [r3, #12]
      break;
 800604a:	e014      	b.n	8006076 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68da      	ldr	r2, [r3, #12]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f042 0208 	orr.w	r2, r2, #8
 800605a:	60da      	str	r2, [r3, #12]
      break;
 800605c:	e00b      	b.n	8006076 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68da      	ldr	r2, [r3, #12]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f042 0210 	orr.w	r2, r2, #16
 800606c:	60da      	str	r2, [r3, #12]
      break;
 800606e:	e002      	b.n	8006076 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	73fb      	strb	r3, [r7, #15]
      break;
 8006074:	bf00      	nop
  }

  if (status == HAL_OK)
 8006076:	7bfb      	ldrb	r3, [r7, #15]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d13e      	bne.n	80060fa <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2201      	movs	r2, #1
 8006082:	6839      	ldr	r1, [r7, #0]
 8006084:	4618      	mov	r0, r3
 8006086:	f000 fd38 	bl	8006afa <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a1d      	ldr	r2, [pc, #116]	; (8006104 <HAL_TIM_IC_Start_IT+0x220>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d018      	beq.n	80060c6 <HAL_TIM_IC_Start_IT+0x1e2>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a1b      	ldr	r2, [pc, #108]	; (8006108 <HAL_TIM_IC_Start_IT+0x224>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d013      	beq.n	80060c6 <HAL_TIM_IC_Start_IT+0x1e2>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060a6:	d00e      	beq.n	80060c6 <HAL_TIM_IC_Start_IT+0x1e2>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a17      	ldr	r2, [pc, #92]	; (800610c <HAL_TIM_IC_Start_IT+0x228>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d009      	beq.n	80060c6 <HAL_TIM_IC_Start_IT+0x1e2>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a16      	ldr	r2, [pc, #88]	; (8006110 <HAL_TIM_IC_Start_IT+0x22c>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d004      	beq.n	80060c6 <HAL_TIM_IC_Start_IT+0x1e2>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a14      	ldr	r2, [pc, #80]	; (8006114 <HAL_TIM_IC_Start_IT+0x230>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d111      	bne.n	80060ea <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f003 0307 	and.w	r3, r3, #7
 80060d0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	2b06      	cmp	r3, #6
 80060d6:	d010      	beq.n	80060fa <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0201 	orr.w	r2, r2, #1
 80060e6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e8:	e007      	b.n	80060fa <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f042 0201 	orr.w	r2, r2, #1
 80060f8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80060fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	40012c00 	.word	0x40012c00
 8006108:	40013400 	.word	0x40013400
 800610c:	40000400 	.word	0x40000400
 8006110:	40000800 	.word	0x40000800
 8006114:	40000c00 	.word	0x40000c00

08006118 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b00      	cmp	r3, #0
 8006138:	d020      	beq.n	800617c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f003 0302 	and.w	r3, r3, #2
 8006140:	2b00      	cmp	r3, #0
 8006142:	d01b      	beq.n	800617c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f06f 0202 	mvn.w	r2, #2
 800614c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2201      	movs	r2, #1
 8006152:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	f003 0303 	and.w	r3, r3, #3
 800615e:	2b00      	cmp	r3, #0
 8006160:	d003      	beq.n	800616a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f7fb fb3a 	bl	80017dc <HAL_TIM_IC_CaptureCallback>
 8006168:	e005      	b.n	8006176 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 fa75 	bl	800665a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 fa7b 	bl	800666c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	f003 0304 	and.w	r3, r3, #4
 8006182:	2b00      	cmp	r3, #0
 8006184:	d020      	beq.n	80061c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f003 0304 	and.w	r3, r3, #4
 800618c:	2b00      	cmp	r3, #0
 800618e:	d01b      	beq.n	80061c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f06f 0204 	mvn.w	r2, #4
 8006198:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2202      	movs	r2, #2
 800619e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	699b      	ldr	r3, [r3, #24]
 80061a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d003      	beq.n	80061b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f7fb fb14 	bl	80017dc <HAL_TIM_IC_CaptureCallback>
 80061b4:	e005      	b.n	80061c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 fa4f 	bl	800665a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f000 fa55 	bl	800666c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	f003 0308 	and.w	r3, r3, #8
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d020      	beq.n	8006214 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f003 0308 	and.w	r3, r3, #8
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d01b      	beq.n	8006214 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f06f 0208 	mvn.w	r2, #8
 80061e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2204      	movs	r2, #4
 80061ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	69db      	ldr	r3, [r3, #28]
 80061f2:	f003 0303 	and.w	r3, r3, #3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d003      	beq.n	8006202 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f7fb faee 	bl	80017dc <HAL_TIM_IC_CaptureCallback>
 8006200:	e005      	b.n	800620e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 fa29 	bl	800665a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 fa2f 	bl	800666c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f003 0310 	and.w	r3, r3, #16
 800621a:	2b00      	cmp	r3, #0
 800621c:	d020      	beq.n	8006260 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f003 0310 	and.w	r3, r3, #16
 8006224:	2b00      	cmp	r3, #0
 8006226:	d01b      	beq.n	8006260 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f06f 0210 	mvn.w	r2, #16
 8006230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2208      	movs	r2, #8
 8006236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	69db      	ldr	r3, [r3, #28]
 800623e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7fb fac8 	bl	80017dc <HAL_TIM_IC_CaptureCallback>
 800624c:	e005      	b.n	800625a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 fa03 	bl	800665a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f000 fa09 	bl	800666c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00c      	beq.n	8006284 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	2b00      	cmp	r3, #0
 8006272:	d007      	beq.n	8006284 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f06f 0201 	mvn.w	r2, #1
 800627c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f000 f9e2 	bl	8006648 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00c      	beq.n	80062a8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006294:	2b00      	cmp	r3, #0
 8006296:	d007      	beq.n	80062a8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80062a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 fcc3 	bl	8006c2e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00c      	beq.n	80062cc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d007      	beq.n	80062cc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80062c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 f9d9 	bl	800667e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f003 0320 	and.w	r3, r3, #32
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00c      	beq.n	80062f0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f003 0320 	and.w	r3, r3, #32
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d007      	beq.n	80062f0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f06f 0220 	mvn.w	r2, #32
 80062e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 fc96 	bl	8006c1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80062f0:	bf00      	nop
 80062f2:	3710      	adds	r7, #16
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b086      	sub	sp, #24
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006304:	2300      	movs	r3, #0
 8006306:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800630e:	2b01      	cmp	r3, #1
 8006310:	d101      	bne.n	8006316 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006312:	2302      	movs	r3, #2
 8006314:	e088      	b.n	8006428 <HAL_TIM_IC_ConfigChannel+0x130>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2201      	movs	r2, #1
 800631a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d11b      	bne.n	800635c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006334:	f000 fa32 	bl	800679c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	699a      	ldr	r2, [r3, #24]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f022 020c 	bic.w	r2, r2, #12
 8006346:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	6999      	ldr	r1, [r3, #24]
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	689a      	ldr	r2, [r3, #8]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	430a      	orrs	r2, r1
 8006358:	619a      	str	r2, [r3, #24]
 800635a:	e060      	b.n	800641e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2b04      	cmp	r3, #4
 8006360:	d11c      	bne.n	800639c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006372:	f000 faa7 	bl	80068c4 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	699a      	ldr	r2, [r3, #24]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006384:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	6999      	ldr	r1, [r3, #24]
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	021a      	lsls	r2, r3, #8
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	430a      	orrs	r2, r1
 8006398:	619a      	str	r2, [r3, #24]
 800639a:	e040      	b.n	800641e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2b08      	cmp	r3, #8
 80063a0:	d11b      	bne.n	80063da <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80063b2:	f000 faf2 	bl	800699a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	69da      	ldr	r2, [r3, #28]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f022 020c 	bic.w	r2, r2, #12
 80063c4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	69d9      	ldr	r1, [r3, #28]
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	689a      	ldr	r2, [r3, #8]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	430a      	orrs	r2, r1
 80063d6:	61da      	str	r2, [r3, #28]
 80063d8:	e021      	b.n	800641e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2b0c      	cmp	r3, #12
 80063de:	d11c      	bne.n	800641a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80063f0:	f000 fb0e 	bl	8006a10 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	69da      	ldr	r2, [r3, #28]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006402:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	69d9      	ldr	r1, [r3, #28]
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	021a      	lsls	r2, r3, #8
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	430a      	orrs	r2, r1
 8006416:	61da      	str	r2, [r3, #28]
 8006418:	e001      	b.n	800641e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2200      	movs	r2, #0
 8006422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006426:	7dfb      	ldrb	r3, [r7, #23]
}
 8006428:	4618      	mov	r0, r3
 800642a:	3718      	adds	r7, #24
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800643a:	2300      	movs	r3, #0
 800643c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006444:	2b01      	cmp	r3, #1
 8006446:	d101      	bne.n	800644c <HAL_TIM_ConfigClockSource+0x1c>
 8006448:	2302      	movs	r3, #2
 800644a:	e0b4      	b.n	80065b6 <HAL_TIM_ConfigClockSource+0x186>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2202      	movs	r2, #2
 8006458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800646a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006472:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68ba      	ldr	r2, [r7, #8]
 800647a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006484:	d03e      	beq.n	8006504 <HAL_TIM_ConfigClockSource+0xd4>
 8006486:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800648a:	f200 8087 	bhi.w	800659c <HAL_TIM_ConfigClockSource+0x16c>
 800648e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006492:	f000 8086 	beq.w	80065a2 <HAL_TIM_ConfigClockSource+0x172>
 8006496:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800649a:	d87f      	bhi.n	800659c <HAL_TIM_ConfigClockSource+0x16c>
 800649c:	2b70      	cmp	r3, #112	; 0x70
 800649e:	d01a      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0xa6>
 80064a0:	2b70      	cmp	r3, #112	; 0x70
 80064a2:	d87b      	bhi.n	800659c <HAL_TIM_ConfigClockSource+0x16c>
 80064a4:	2b60      	cmp	r3, #96	; 0x60
 80064a6:	d050      	beq.n	800654a <HAL_TIM_ConfigClockSource+0x11a>
 80064a8:	2b60      	cmp	r3, #96	; 0x60
 80064aa:	d877      	bhi.n	800659c <HAL_TIM_ConfigClockSource+0x16c>
 80064ac:	2b50      	cmp	r3, #80	; 0x50
 80064ae:	d03c      	beq.n	800652a <HAL_TIM_ConfigClockSource+0xfa>
 80064b0:	2b50      	cmp	r3, #80	; 0x50
 80064b2:	d873      	bhi.n	800659c <HAL_TIM_ConfigClockSource+0x16c>
 80064b4:	2b40      	cmp	r3, #64	; 0x40
 80064b6:	d058      	beq.n	800656a <HAL_TIM_ConfigClockSource+0x13a>
 80064b8:	2b40      	cmp	r3, #64	; 0x40
 80064ba:	d86f      	bhi.n	800659c <HAL_TIM_ConfigClockSource+0x16c>
 80064bc:	2b30      	cmp	r3, #48	; 0x30
 80064be:	d064      	beq.n	800658a <HAL_TIM_ConfigClockSource+0x15a>
 80064c0:	2b30      	cmp	r3, #48	; 0x30
 80064c2:	d86b      	bhi.n	800659c <HAL_TIM_ConfigClockSource+0x16c>
 80064c4:	2b20      	cmp	r3, #32
 80064c6:	d060      	beq.n	800658a <HAL_TIM_ConfigClockSource+0x15a>
 80064c8:	2b20      	cmp	r3, #32
 80064ca:	d867      	bhi.n	800659c <HAL_TIM_ConfigClockSource+0x16c>
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d05c      	beq.n	800658a <HAL_TIM_ConfigClockSource+0x15a>
 80064d0:	2b10      	cmp	r3, #16
 80064d2:	d05a      	beq.n	800658a <HAL_TIM_ConfigClockSource+0x15a>
 80064d4:	e062      	b.n	800659c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80064e6:	f000 fae9 	bl	8006abc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80064f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68ba      	ldr	r2, [r7, #8]
 8006500:	609a      	str	r2, [r3, #8]
      break;
 8006502:	e04f      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006514:	f000 fad2 	bl	8006abc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	689a      	ldr	r2, [r3, #8]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006526:	609a      	str	r2, [r3, #8]
      break;
 8006528:	e03c      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006536:	461a      	mov	r2, r3
 8006538:	f000 f996 	bl	8006868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2150      	movs	r1, #80	; 0x50
 8006542:	4618      	mov	r0, r3
 8006544:	f000 faa0 	bl	8006a88 <TIM_ITRx_SetConfig>
      break;
 8006548:	e02c      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006556:	461a      	mov	r2, r3
 8006558:	f000 f9f0 	bl	800693c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	2160      	movs	r1, #96	; 0x60
 8006562:	4618      	mov	r0, r3
 8006564:	f000 fa90 	bl	8006a88 <TIM_ITRx_SetConfig>
      break;
 8006568:	e01c      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006576:	461a      	mov	r2, r3
 8006578:	f000 f976 	bl	8006868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2140      	movs	r1, #64	; 0x40
 8006582:	4618      	mov	r0, r3
 8006584:	f000 fa80 	bl	8006a88 <TIM_ITRx_SetConfig>
      break;
 8006588:	e00c      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4619      	mov	r1, r3
 8006594:	4610      	mov	r0, r2
 8006596:	f000 fa77 	bl	8006a88 <TIM_ITRx_SetConfig>
      break;
 800659a:	e003      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	73fb      	strb	r3, [r7, #15]
      break;
 80065a0:	e000      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80065a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3710      	adds	r7, #16
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
	...

080065c0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b085      	sub	sp, #20
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80065ca:	2300      	movs	r3, #0
 80065cc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	2b0c      	cmp	r3, #12
 80065d2:	d831      	bhi.n	8006638 <HAL_TIM_ReadCapturedValue+0x78>
 80065d4:	a201      	add	r2, pc, #4	; (adr r2, 80065dc <HAL_TIM_ReadCapturedValue+0x1c>)
 80065d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065da:	bf00      	nop
 80065dc:	08006611 	.word	0x08006611
 80065e0:	08006639 	.word	0x08006639
 80065e4:	08006639 	.word	0x08006639
 80065e8:	08006639 	.word	0x08006639
 80065ec:	0800661b 	.word	0x0800661b
 80065f0:	08006639 	.word	0x08006639
 80065f4:	08006639 	.word	0x08006639
 80065f8:	08006639 	.word	0x08006639
 80065fc:	08006625 	.word	0x08006625
 8006600:	08006639 	.word	0x08006639
 8006604:	08006639 	.word	0x08006639
 8006608:	08006639 	.word	0x08006639
 800660c:	0800662f 	.word	0x0800662f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006616:	60fb      	str	r3, [r7, #12]

      break;
 8006618:	e00f      	b.n	800663a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006620:	60fb      	str	r3, [r7, #12]

      break;
 8006622:	e00a      	b.n	800663a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800662a:	60fb      	str	r3, [r7, #12]

      break;
 800662c:	e005      	b.n	800663a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006634:	60fb      	str	r3, [r7, #12]

      break;
 8006636:	e000      	b.n	800663a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006638:	bf00      	nop
  }

  return tmpreg;
 800663a:	68fb      	ldr	r3, [r7, #12]
}
 800663c:	4618      	mov	r0, r3
 800663e:	3714      	adds	r7, #20
 8006640:	46bd      	mov	sp, r7
 8006642:	bc80      	pop	{r7}
 8006644:	4770      	bx	lr
 8006646:	bf00      	nop

08006648 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006650:	bf00      	nop
 8006652:	370c      	adds	r7, #12
 8006654:	46bd      	mov	sp, r7
 8006656:	bc80      	pop	{r7}
 8006658:	4770      	bx	lr

0800665a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800665a:	b480      	push	{r7}
 800665c:	b083      	sub	sp, #12
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006662:	bf00      	nop
 8006664:	370c      	adds	r7, #12
 8006666:	46bd      	mov	sp, r7
 8006668:	bc80      	pop	{r7}
 800666a:	4770      	bx	lr

0800666c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	bc80      	pop	{r7}
 800667c:	4770      	bx	lr

0800667e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800667e:	b480      	push	{r7}
 8006680:	b083      	sub	sp, #12
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006686:	bf00      	nop
 8006688:	370c      	adds	r7, #12
 800668a:	46bd      	mov	sp, r7
 800668c:	bc80      	pop	{r7}
 800668e:	4770      	bx	lr

08006690 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006690:	b480      	push	{r7}
 8006692:	b085      	sub	sp, #20
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a39      	ldr	r2, [pc, #228]	; (8006788 <TIM_Base_SetConfig+0xf8>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d013      	beq.n	80066d0 <TIM_Base_SetConfig+0x40>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	4a38      	ldr	r2, [pc, #224]	; (800678c <TIM_Base_SetConfig+0xfc>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d00f      	beq.n	80066d0 <TIM_Base_SetConfig+0x40>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066b6:	d00b      	beq.n	80066d0 <TIM_Base_SetConfig+0x40>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	4a35      	ldr	r2, [pc, #212]	; (8006790 <TIM_Base_SetConfig+0x100>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d007      	beq.n	80066d0 <TIM_Base_SetConfig+0x40>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a34      	ldr	r2, [pc, #208]	; (8006794 <TIM_Base_SetConfig+0x104>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d003      	beq.n	80066d0 <TIM_Base_SetConfig+0x40>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a33      	ldr	r2, [pc, #204]	; (8006798 <TIM_Base_SetConfig+0x108>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d108      	bne.n	80066e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	4313      	orrs	r3, r2
 80066e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a28      	ldr	r2, [pc, #160]	; (8006788 <TIM_Base_SetConfig+0xf8>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d013      	beq.n	8006712 <TIM_Base_SetConfig+0x82>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a27      	ldr	r2, [pc, #156]	; (800678c <TIM_Base_SetConfig+0xfc>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d00f      	beq.n	8006712 <TIM_Base_SetConfig+0x82>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066f8:	d00b      	beq.n	8006712 <TIM_Base_SetConfig+0x82>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a24      	ldr	r2, [pc, #144]	; (8006790 <TIM_Base_SetConfig+0x100>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d007      	beq.n	8006712 <TIM_Base_SetConfig+0x82>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a23      	ldr	r2, [pc, #140]	; (8006794 <TIM_Base_SetConfig+0x104>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d003      	beq.n	8006712 <TIM_Base_SetConfig+0x82>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a22      	ldr	r2, [pc, #136]	; (8006798 <TIM_Base_SetConfig+0x108>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d108      	bne.n	8006724 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006718:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	4313      	orrs	r3, r2
 8006722:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	695b      	ldr	r3, [r3, #20]
 800672e:	4313      	orrs	r3, r2
 8006730:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	689a      	ldr	r2, [r3, #8]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a0f      	ldr	r2, [pc, #60]	; (8006788 <TIM_Base_SetConfig+0xf8>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d003      	beq.n	8006758 <TIM_Base_SetConfig+0xc8>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a0e      	ldr	r2, [pc, #56]	; (800678c <TIM_Base_SetConfig+0xfc>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d103      	bne.n	8006760 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	691a      	ldr	r2, [r3, #16]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2201      	movs	r2, #1
 8006764:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	f003 0301 	and.w	r3, r3, #1
 800676e:	2b00      	cmp	r3, #0
 8006770:	d005      	beq.n	800677e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	f023 0201 	bic.w	r2, r3, #1
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	611a      	str	r2, [r3, #16]
  }
}
 800677e:	bf00      	nop
 8006780:	3714      	adds	r7, #20
 8006782:	46bd      	mov	sp, r7
 8006784:	bc80      	pop	{r7}
 8006786:	4770      	bx	lr
 8006788:	40012c00 	.word	0x40012c00
 800678c:	40013400 	.word	0x40013400
 8006790:	40000400 	.word	0x40000400
 8006794:	40000800 	.word	0x40000800
 8006798:	40000c00 	.word	0x40000c00

0800679c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800679c:	b480      	push	{r7}
 800679e:	b087      	sub	sp, #28
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	607a      	str	r2, [r7, #4]
 80067a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6a1b      	ldr	r3, [r3, #32]
 80067ae:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6a1b      	ldr	r3, [r3, #32]
 80067b4:	f023 0201 	bic.w	r2, r3, #1
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	699b      	ldr	r3, [r3, #24]
 80067c0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	4a23      	ldr	r2, [pc, #140]	; (8006854 <TIM_TI1_SetConfig+0xb8>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d013      	beq.n	80067f2 <TIM_TI1_SetConfig+0x56>
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	4a22      	ldr	r2, [pc, #136]	; (8006858 <TIM_TI1_SetConfig+0xbc>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d00f      	beq.n	80067f2 <TIM_TI1_SetConfig+0x56>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067d8:	d00b      	beq.n	80067f2 <TIM_TI1_SetConfig+0x56>
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	4a1f      	ldr	r2, [pc, #124]	; (800685c <TIM_TI1_SetConfig+0xc0>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d007      	beq.n	80067f2 <TIM_TI1_SetConfig+0x56>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	4a1e      	ldr	r2, [pc, #120]	; (8006860 <TIM_TI1_SetConfig+0xc4>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d003      	beq.n	80067f2 <TIM_TI1_SetConfig+0x56>
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	4a1d      	ldr	r2, [pc, #116]	; (8006864 <TIM_TI1_SetConfig+0xc8>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d101      	bne.n	80067f6 <TIM_TI1_SetConfig+0x5a>
 80067f2:	2301      	movs	r3, #1
 80067f4:	e000      	b.n	80067f8 <TIM_TI1_SetConfig+0x5c>
 80067f6:	2300      	movs	r3, #0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d008      	beq.n	800680e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	f023 0303 	bic.w	r3, r3, #3
 8006802:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006804:	697a      	ldr	r2, [r7, #20]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4313      	orrs	r3, r2
 800680a:	617b      	str	r3, [r7, #20]
 800680c:	e003      	b.n	8006816 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	f043 0301 	orr.w	r3, r3, #1
 8006814:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800681c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	011b      	lsls	r3, r3, #4
 8006822:	b2db      	uxtb	r3, r3
 8006824:	697a      	ldr	r2, [r7, #20]
 8006826:	4313      	orrs	r3, r2
 8006828:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	f023 030a 	bic.w	r3, r3, #10
 8006830:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	f003 030a 	and.w	r3, r3, #10
 8006838:	693a      	ldr	r2, [r7, #16]
 800683a:	4313      	orrs	r3, r2
 800683c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	697a      	ldr	r2, [r7, #20]
 8006842:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	693a      	ldr	r2, [r7, #16]
 8006848:	621a      	str	r2, [r3, #32]
}
 800684a:	bf00      	nop
 800684c:	371c      	adds	r7, #28
 800684e:	46bd      	mov	sp, r7
 8006850:	bc80      	pop	{r7}
 8006852:	4770      	bx	lr
 8006854:	40012c00 	.word	0x40012c00
 8006858:	40013400 	.word	0x40013400
 800685c:	40000400 	.word	0x40000400
 8006860:	40000800 	.word	0x40000800
 8006864:	40000c00 	.word	0x40000c00

08006868 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006868:	b480      	push	{r7}
 800686a:	b087      	sub	sp, #28
 800686c:	af00      	add	r7, sp, #0
 800686e:	60f8      	str	r0, [r7, #12]
 8006870:	60b9      	str	r1, [r7, #8]
 8006872:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6a1b      	ldr	r3, [r3, #32]
 8006878:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6a1b      	ldr	r3, [r3, #32]
 800687e:	f023 0201 	bic.w	r2, r3, #1
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	011b      	lsls	r3, r3, #4
 8006898:	693a      	ldr	r2, [r7, #16]
 800689a:	4313      	orrs	r3, r2
 800689c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f023 030a 	bic.w	r3, r3, #10
 80068a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068a6:	697a      	ldr	r2, [r7, #20]
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	697a      	ldr	r2, [r7, #20]
 80068b8:	621a      	str	r2, [r3, #32]
}
 80068ba:	bf00      	nop
 80068bc:	371c      	adds	r7, #28
 80068be:	46bd      	mov	sp, r7
 80068c0:	bc80      	pop	{r7}
 80068c2:	4770      	bx	lr

080068c4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b087      	sub	sp, #28
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]
 80068d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	6a1b      	ldr	r3, [r3, #32]
 80068dc:	f023 0210 	bic.w	r2, r3, #16
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	021b      	lsls	r3, r3, #8
 80068f6:	693a      	ldr	r2, [r7, #16]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006902:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	031b      	lsls	r3, r3, #12
 8006908:	b29b      	uxth	r3, r3
 800690a:	693a      	ldr	r2, [r7, #16]
 800690c:	4313      	orrs	r3, r2
 800690e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006916:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	011b      	lsls	r3, r3, #4
 800691c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006920:	697a      	ldr	r2, [r7, #20]
 8006922:	4313      	orrs	r3, r2
 8006924:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	693a      	ldr	r2, [r7, #16]
 800692a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	621a      	str	r2, [r3, #32]
}
 8006932:	bf00      	nop
 8006934:	371c      	adds	r7, #28
 8006936:	46bd      	mov	sp, r7
 8006938:	bc80      	pop	{r7}
 800693a:	4770      	bx	lr

0800693c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800693c:	b480      	push	{r7}
 800693e:	b087      	sub	sp, #28
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6a1b      	ldr	r3, [r3, #32]
 800694c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6a1b      	ldr	r3, [r3, #32]
 8006952:	f023 0210 	bic.w	r2, r3, #16
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006966:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	031b      	lsls	r3, r3, #12
 800696c:	693a      	ldr	r2, [r7, #16]
 800696e:	4313      	orrs	r3, r2
 8006970:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006978:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	011b      	lsls	r3, r3, #4
 800697e:	697a      	ldr	r2, [r7, #20]
 8006980:	4313      	orrs	r3, r2
 8006982:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	693a      	ldr	r2, [r7, #16]
 8006988:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	697a      	ldr	r2, [r7, #20]
 800698e:	621a      	str	r2, [r3, #32]
}
 8006990:	bf00      	nop
 8006992:	371c      	adds	r7, #28
 8006994:	46bd      	mov	sp, r7
 8006996:	bc80      	pop	{r7}
 8006998:	4770      	bx	lr

0800699a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800699a:	b480      	push	{r7}
 800699c:	b087      	sub	sp, #28
 800699e:	af00      	add	r7, sp, #0
 80069a0:	60f8      	str	r0, [r7, #12]
 80069a2:	60b9      	str	r1, [r7, #8]
 80069a4:	607a      	str	r2, [r7, #4]
 80069a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6a1b      	ldr	r3, [r3, #32]
 80069ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	f023 0303 	bic.w	r3, r3, #3
 80069c6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80069c8:	693a      	ldr	r2, [r7, #16]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80069d0:	693b      	ldr	r3, [r7, #16]
 80069d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80069d6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	011b      	lsls	r3, r3, #4
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	693a      	ldr	r2, [r7, #16]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069ea:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	021b      	lsls	r3, r3, #8
 80069f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	693a      	ldr	r2, [r7, #16]
 80069fe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	621a      	str	r2, [r3, #32]
}
 8006a06:	bf00      	nop
 8006a08:	371c      	adds	r7, #28
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bc80      	pop	{r7}
 8006a0e:	4770      	bx	lr

08006a10 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b087      	sub	sp, #28
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	607a      	str	r2, [r7, #4]
 8006a1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	6a1b      	ldr	r3, [r3, #32]
 8006a22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6a1b      	ldr	r3, [r3, #32]
 8006a28:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	69db      	ldr	r3, [r3, #28]
 8006a34:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a3c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	021b      	lsls	r3, r3, #8
 8006a42:	693a      	ldr	r2, [r7, #16]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a4e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	031b      	lsls	r3, r3, #12
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	693a      	ldr	r2, [r7, #16]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a62:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	031b      	lsls	r3, r3, #12
 8006a68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a6c:	697a      	ldr	r2, [r7, #20]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	693a      	ldr	r2, [r7, #16]
 8006a76:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	697a      	ldr	r2, [r7, #20]
 8006a7c:	621a      	str	r2, [r3, #32]
}
 8006a7e:	bf00      	nop
 8006a80:	371c      	adds	r7, #28
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bc80      	pop	{r7}
 8006a86:	4770      	bx	lr

08006a88 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a9e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006aa0:	683a      	ldr	r2, [r7, #0]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	f043 0307 	orr.w	r3, r3, #7
 8006aaa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	68fa      	ldr	r2, [r7, #12]
 8006ab0:	609a      	str	r2, [r3, #8]
}
 8006ab2:	bf00      	nop
 8006ab4:	3714      	adds	r7, #20
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bc80      	pop	{r7}
 8006aba:	4770      	bx	lr

08006abc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b087      	sub	sp, #28
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	607a      	str	r2, [r7, #4]
 8006ac8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ad6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	021a      	lsls	r2, r3, #8
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	431a      	orrs	r2, r3
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	609a      	str	r2, [r3, #8]
}
 8006af0:	bf00      	nop
 8006af2:	371c      	adds	r7, #28
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bc80      	pop	{r7}
 8006af8:	4770      	bx	lr

08006afa <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006afa:	b480      	push	{r7}
 8006afc:	b087      	sub	sp, #28
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	60f8      	str	r0, [r7, #12]
 8006b02:	60b9      	str	r1, [r7, #8]
 8006b04:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	f003 031f 	and.w	r3, r3, #31
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b12:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6a1a      	ldr	r2, [r3, #32]
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	43db      	mvns	r3, r3
 8006b1c:	401a      	ands	r2, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	6a1a      	ldr	r2, [r3, #32]
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	f003 031f 	and.w	r3, r3, #31
 8006b2c:	6879      	ldr	r1, [r7, #4]
 8006b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b32:	431a      	orrs	r2, r3
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	621a      	str	r2, [r3, #32]
}
 8006b38:	bf00      	nop
 8006b3a:	371c      	adds	r7, #28
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bc80      	pop	{r7}
 8006b40:	4770      	bx	lr
	...

08006b44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b085      	sub	sp, #20
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d101      	bne.n	8006b5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b58:	2302      	movs	r3, #2
 8006b5a:	e050      	b.n	8006bfe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2202      	movs	r2, #2
 8006b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68fa      	ldr	r2, [r7, #12]
 8006b94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a1b      	ldr	r2, [pc, #108]	; (8006c08 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d018      	beq.n	8006bd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a19      	ldr	r2, [pc, #100]	; (8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d013      	beq.n	8006bd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bb2:	d00e      	beq.n	8006bd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a15      	ldr	r2, [pc, #84]	; (8006c10 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d009      	beq.n	8006bd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a14      	ldr	r2, [pc, #80]	; (8006c14 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d004      	beq.n	8006bd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a12      	ldr	r2, [pc, #72]	; (8006c18 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d10c      	bne.n	8006bec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	68ba      	ldr	r2, [r7, #8]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68ba      	ldr	r2, [r7, #8]
 8006bea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3714      	adds	r7, #20
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bc80      	pop	{r7}
 8006c06:	4770      	bx	lr
 8006c08:	40012c00 	.word	0x40012c00
 8006c0c:	40013400 	.word	0x40013400
 8006c10:	40000400 	.word	0x40000400
 8006c14:	40000800 	.word	0x40000800
 8006c18:	40000c00 	.word	0x40000c00

08006c1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c24:	bf00      	nop
 8006c26:	370c      	adds	r7, #12
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bc80      	pop	{r7}
 8006c2c:	4770      	bx	lr

08006c2e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c2e:	b480      	push	{r7}
 8006c30:	b083      	sub	sp, #12
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c36:	bf00      	nop
 8006c38:	370c      	adds	r7, #12
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bc80      	pop	{r7}
 8006c3e:	4770      	bx	lr

08006c40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b082      	sub	sp, #8
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e042      	b.n	8006cd8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d106      	bne.n	8006c6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f7fc f9e2 	bl	8003030 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2224      	movs	r2, #36	; 0x24
 8006c70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68da      	ldr	r2, [r3, #12]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 ff47 	bl	8007b18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	691a      	ldr	r2, [r3, #16]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	695a      	ldr	r2, [r3, #20]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ca8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	68da      	ldr	r2, [r3, #12]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006cb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2220      	movs	r2, #32
 8006cc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2220      	movs	r2, #32
 8006ccc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006cd6:	2300      	movs	r3, #0
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3708      	adds	r7, #8
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b08a      	sub	sp, #40	; 0x28
 8006ce4:	af02      	add	r7, sp, #8
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	60b9      	str	r1, [r7, #8]
 8006cea:	603b      	str	r3, [r7, #0]
 8006cec:	4613      	mov	r3, r2
 8006cee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	2b20      	cmp	r3, #32
 8006cfe:	d175      	bne.n	8006dec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d002      	beq.n	8006d0c <HAL_UART_Transmit+0x2c>
 8006d06:	88fb      	ldrh	r3, [r7, #6]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d101      	bne.n	8006d10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e06e      	b.n	8006dee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2200      	movs	r2, #0
 8006d14:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2221      	movs	r2, #33	; 0x21
 8006d1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d1e:	f7fc fbdf 	bl	80034e0 <HAL_GetTick>
 8006d22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	88fa      	ldrh	r2, [r7, #6]
 8006d28:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	88fa      	ldrh	r2, [r7, #6]
 8006d2e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d38:	d108      	bne.n	8006d4c <HAL_UART_Transmit+0x6c>
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d104      	bne.n	8006d4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d42:	2300      	movs	r3, #0
 8006d44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	61bb      	str	r3, [r7, #24]
 8006d4a:	e003      	b.n	8006d54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d50:	2300      	movs	r3, #0
 8006d52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d54:	e02e      	b.n	8006db4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	9300      	str	r3, [sp, #0]
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	2180      	movs	r1, #128	; 0x80
 8006d60:	68f8      	ldr	r0, [r7, #12]
 8006d62:	f000 fc23 	bl	80075ac <UART_WaitOnFlagUntilTimeout>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d005      	beq.n	8006d78 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2220      	movs	r2, #32
 8006d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8006d74:	2303      	movs	r3, #3
 8006d76:	e03a      	b.n	8006dee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d10b      	bne.n	8006d96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d7e:	69bb      	ldr	r3, [r7, #24]
 8006d80:	881b      	ldrh	r3, [r3, #0]
 8006d82:	461a      	mov	r2, r3
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006d8e:	69bb      	ldr	r3, [r7, #24]
 8006d90:	3302      	adds	r3, #2
 8006d92:	61bb      	str	r3, [r7, #24]
 8006d94:	e007      	b.n	8006da6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d96:	69fb      	ldr	r3, [r7, #28]
 8006d98:	781a      	ldrb	r2, [r3, #0]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	3301      	adds	r3, #1
 8006da4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	3b01      	subs	r3, #1
 8006dae:	b29a      	uxth	r2, r3
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d1cb      	bne.n	8006d56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	9300      	str	r3, [sp, #0]
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	2140      	movs	r1, #64	; 0x40
 8006dc8:	68f8      	ldr	r0, [r7, #12]
 8006dca:	f000 fbef 	bl	80075ac <UART_WaitOnFlagUntilTimeout>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d005      	beq.n	8006de0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2220      	movs	r2, #32
 8006dd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	e006      	b.n	8006dee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2220      	movs	r2, #32
 8006de4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8006de8:	2300      	movs	r3, #0
 8006dea:	e000      	b.n	8006dee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006dec:	2302      	movs	r3, #2
  }
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3720      	adds	r7, #32
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}

08006df6 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006df6:	b580      	push	{r7, lr}
 8006df8:	b084      	sub	sp, #16
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	60f8      	str	r0, [r7, #12]
 8006dfe:	60b9      	str	r1, [r7, #8]
 8006e00:	4613      	mov	r3, r2
 8006e02:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	2b20      	cmp	r3, #32
 8006e0e:	d112      	bne.n	8006e36 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d002      	beq.n	8006e1c <HAL_UART_Receive_DMA+0x26>
 8006e16:	88fb      	ldrh	r3, [r7, #6]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d101      	bne.n	8006e20 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	e00b      	b.n	8006e38 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2200      	movs	r2, #0
 8006e24:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006e26:	88fb      	ldrh	r3, [r7, #6]
 8006e28:	461a      	mov	r2, r3
 8006e2a:	68b9      	ldr	r1, [r7, #8]
 8006e2c:	68f8      	ldr	r0, [r7, #12]
 8006e2e:	f000 fc17 	bl	8007660 <UART_Start_Receive_DMA>
 8006e32:	4603      	mov	r3, r0
 8006e34:	e000      	b.n	8006e38 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006e36:	2302      	movs	r3, #2
  }
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3710      	adds	r7, #16
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}

08006e40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b0ba      	sub	sp, #232	; 0xe8
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006e66:	2300      	movs	r3, #0
 8006e68:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e76:	f003 030f 	and.w	r3, r3, #15
 8006e7a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006e7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d10f      	bne.n	8006ea6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e8a:	f003 0320 	and.w	r3, r3, #32
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d009      	beq.n	8006ea6 <HAL_UART_IRQHandler+0x66>
 8006e92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e96:	f003 0320 	and.w	r3, r3, #32
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d003      	beq.n	8006ea6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f000 fd7c 	bl	800799c <UART_Receive_IT>
      return;
 8006ea4:	e25b      	b.n	800735e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006ea6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	f000 80de 	beq.w	800706c <HAL_UART_IRQHandler+0x22c>
 8006eb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006eb4:	f003 0301 	and.w	r3, r3, #1
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d106      	bne.n	8006eca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006ebc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ec0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	f000 80d1 	beq.w	800706c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ece:	f003 0301 	and.w	r3, r3, #1
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00b      	beq.n	8006eee <HAL_UART_IRQHandler+0xae>
 8006ed6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d005      	beq.n	8006eee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ee6:	f043 0201 	orr.w	r2, r3, #1
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ef2:	f003 0304 	and.w	r3, r3, #4
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00b      	beq.n	8006f12 <HAL_UART_IRQHandler+0xd2>
 8006efa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006efe:	f003 0301 	and.w	r3, r3, #1
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d005      	beq.n	8006f12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f0a:	f043 0202 	orr.w	r2, r3, #2
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f16:	f003 0302 	and.w	r3, r3, #2
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d00b      	beq.n	8006f36 <HAL_UART_IRQHandler+0xf6>
 8006f1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f22:	f003 0301 	and.w	r3, r3, #1
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d005      	beq.n	8006f36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f2e:	f043 0204 	orr.w	r2, r3, #4
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f3a:	f003 0308 	and.w	r3, r3, #8
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d011      	beq.n	8006f66 <HAL_UART_IRQHandler+0x126>
 8006f42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f46:	f003 0320 	and.w	r3, r3, #32
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d105      	bne.n	8006f5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f52:	f003 0301 	and.w	r3, r3, #1
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d005      	beq.n	8006f66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f5e:	f043 0208 	orr.w	r2, r3, #8
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f000 81f2 	beq.w	8007354 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f74:	f003 0320 	and.w	r3, r3, #32
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d008      	beq.n	8006f8e <HAL_UART_IRQHandler+0x14e>
 8006f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f80:	f003 0320 	and.w	r3, r3, #32
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d002      	beq.n	8006f8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 fd07 	bl	800799c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	695b      	ldr	r3, [r3, #20]
 8006f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	bf14      	ite	ne
 8006f9c:	2301      	movne	r3, #1
 8006f9e:	2300      	moveq	r3, #0
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006faa:	f003 0308 	and.w	r3, r3, #8
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d103      	bne.n	8006fba <HAL_UART_IRQHandler+0x17a>
 8006fb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d04f      	beq.n	800705a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 fc11 	bl	80077e2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	695b      	ldr	r3, [r3, #20]
 8006fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d041      	beq.n	8007052 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	3314      	adds	r3, #20
 8006fd4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006fdc:	e853 3f00 	ldrex	r3, [r3]
 8006fe0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006fe4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006fe8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	3314      	adds	r3, #20
 8006ff6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006ffa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006ffe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007002:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007006:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800700a:	e841 2300 	strex	r3, r2, [r1]
 800700e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007012:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d1d9      	bne.n	8006fce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800701e:	2b00      	cmp	r3, #0
 8007020:	d013      	beq.n	800704a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007026:	4a7e      	ldr	r2, [pc, #504]	; (8007220 <HAL_UART_IRQHandler+0x3e0>)
 8007028:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800702e:	4618      	mov	r0, r3
 8007030:	f7fc fca4 	bl	800397c <HAL_DMA_Abort_IT>
 8007034:	4603      	mov	r3, r0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d016      	beq.n	8007068 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800703e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007044:	4610      	mov	r0, r2
 8007046:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007048:	e00e      	b.n	8007068 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f99c 	bl	8007388 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007050:	e00a      	b.n	8007068 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 f998 	bl	8007388 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007058:	e006      	b.n	8007068 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f000 f994 	bl	8007388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8007066:	e175      	b.n	8007354 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007068:	bf00      	nop
    return;
 800706a:	e173      	b.n	8007354 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007070:	2b01      	cmp	r3, #1
 8007072:	f040 814f 	bne.w	8007314 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800707a:	f003 0310 	and.w	r3, r3, #16
 800707e:	2b00      	cmp	r3, #0
 8007080:	f000 8148 	beq.w	8007314 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007088:	f003 0310 	and.w	r3, r3, #16
 800708c:	2b00      	cmp	r3, #0
 800708e:	f000 8141 	beq.w	8007314 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007092:	2300      	movs	r3, #0
 8007094:	60bb      	str	r3, [r7, #8]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	60bb      	str	r3, [r7, #8]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	60bb      	str	r3, [r7, #8]
 80070a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	695b      	ldr	r3, [r3, #20]
 80070ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	f000 80b6 	beq.w	8007224 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	f000 8145 	beq.w	8007358 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80070d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070d6:	429a      	cmp	r2, r3
 80070d8:	f080 813e 	bcs.w	8007358 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070e2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070e8:	699b      	ldr	r3, [r3, #24]
 80070ea:	2b20      	cmp	r3, #32
 80070ec:	f000 8088 	beq.w	8007200 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	330c      	adds	r3, #12
 80070f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80070fe:	e853 3f00 	ldrex	r3, [r3]
 8007102:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007106:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800710a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800710e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	330c      	adds	r3, #12
 8007118:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800711c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007120:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007124:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007128:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800712c:	e841 2300 	strex	r3, r2, [r1]
 8007130:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007134:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007138:	2b00      	cmp	r3, #0
 800713a:	d1d9      	bne.n	80070f0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	3314      	adds	r3, #20
 8007142:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007144:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007146:	e853 3f00 	ldrex	r3, [r3]
 800714a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800714c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800714e:	f023 0301 	bic.w	r3, r3, #1
 8007152:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	3314      	adds	r3, #20
 800715c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007160:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007164:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007166:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007168:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800716c:	e841 2300 	strex	r3, r2, [r1]
 8007170:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007172:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1e1      	bne.n	800713c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	3314      	adds	r3, #20
 800717e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007180:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007182:	e853 3f00 	ldrex	r3, [r3]
 8007186:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007188:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800718a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800718e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	3314      	adds	r3, #20
 8007198:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800719c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800719e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80071a2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80071a4:	e841 2300 	strex	r3, r2, [r1]
 80071a8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80071aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1e3      	bne.n	8007178 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2220      	movs	r2, #32
 80071b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	330c      	adds	r3, #12
 80071c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071c8:	e853 3f00 	ldrex	r3, [r3]
 80071cc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80071ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071d0:	f023 0310 	bic.w	r3, r3, #16
 80071d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	330c      	adds	r3, #12
 80071de:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80071e2:	65ba      	str	r2, [r7, #88]	; 0x58
 80071e4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80071e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80071ea:	e841 2300 	strex	r3, r2, [r1]
 80071ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80071f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1e3      	bne.n	80071be <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071fa:	4618      	mov	r0, r3
 80071fc:	f7fc fb82 	bl	8003904 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2202      	movs	r2, #2
 8007204:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800720e:	b29b      	uxth	r3, r3
 8007210:	1ad3      	subs	r3, r2, r3
 8007212:	b29b      	uxth	r3, r3
 8007214:	4619      	mov	r1, r3
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 f8bf 	bl	800739a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800721c:	e09c      	b.n	8007358 <HAL_UART_IRQHandler+0x518>
 800721e:	bf00      	nop
 8007220:	080078a7 	.word	0x080078a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800722c:	b29b      	uxth	r3, r3
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007238:	b29b      	uxth	r3, r3
 800723a:	2b00      	cmp	r3, #0
 800723c:	f000 808e 	beq.w	800735c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007240:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007244:	2b00      	cmp	r3, #0
 8007246:	f000 8089 	beq.w	800735c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	330c      	adds	r3, #12
 8007250:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007254:	e853 3f00 	ldrex	r3, [r3]
 8007258:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800725a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800725c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007260:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	330c      	adds	r3, #12
 800726a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800726e:	647a      	str	r2, [r7, #68]	; 0x44
 8007270:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007272:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007274:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007276:	e841 2300 	strex	r3, r2, [r1]
 800727a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800727c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1e3      	bne.n	800724a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	3314      	adds	r3, #20
 8007288:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800728c:	e853 3f00 	ldrex	r3, [r3]
 8007290:	623b      	str	r3, [r7, #32]
   return(result);
 8007292:	6a3b      	ldr	r3, [r7, #32]
 8007294:	f023 0301 	bic.w	r3, r3, #1
 8007298:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	3314      	adds	r3, #20
 80072a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80072a6:	633a      	str	r2, [r7, #48]	; 0x30
 80072a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072ae:	e841 2300 	strex	r3, r2, [r1]
 80072b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d1e3      	bne.n	8007282 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2220      	movs	r2, #32
 80072be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	330c      	adds	r3, #12
 80072ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	e853 3f00 	ldrex	r3, [r3]
 80072d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f023 0310 	bic.w	r3, r3, #16
 80072de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	330c      	adds	r3, #12
 80072e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80072ec:	61fa      	str	r2, [r7, #28]
 80072ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f0:	69b9      	ldr	r1, [r7, #24]
 80072f2:	69fa      	ldr	r2, [r7, #28]
 80072f4:	e841 2300 	strex	r3, r2, [r1]
 80072f8:	617b      	str	r3, [r7, #20]
   return(result);
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d1e3      	bne.n	80072c8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2202      	movs	r2, #2
 8007304:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007306:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800730a:	4619      	mov	r1, r3
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 f844 	bl	800739a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007312:	e023      	b.n	800735c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007314:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007318:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800731c:	2b00      	cmp	r3, #0
 800731e:	d009      	beq.n	8007334 <HAL_UART_IRQHandler+0x4f4>
 8007320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007328:	2b00      	cmp	r3, #0
 800732a:	d003      	beq.n	8007334 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f000 face 	bl	80078ce <UART_Transmit_IT>
    return;
 8007332:	e014      	b.n	800735e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00e      	beq.n	800735e <HAL_UART_IRQHandler+0x51e>
 8007340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007348:	2b00      	cmp	r3, #0
 800734a:	d008      	beq.n	800735e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f000 fb0d 	bl	800796c <UART_EndTransmit_IT>
    return;
 8007352:	e004      	b.n	800735e <HAL_UART_IRQHandler+0x51e>
    return;
 8007354:	bf00      	nop
 8007356:	e002      	b.n	800735e <HAL_UART_IRQHandler+0x51e>
      return;
 8007358:	bf00      	nop
 800735a:	e000      	b.n	800735e <HAL_UART_IRQHandler+0x51e>
      return;
 800735c:	bf00      	nop
  }
}
 800735e:	37e8      	adds	r7, #232	; 0xe8
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}

08007364 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800736c:	bf00      	nop
 800736e:	370c      	adds	r7, #12
 8007370:	46bd      	mov	sp, r7
 8007372:	bc80      	pop	{r7}
 8007374:	4770      	bx	lr

08007376 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007376:	b480      	push	{r7}
 8007378:	b083      	sub	sp, #12
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800737e:	bf00      	nop
 8007380:	370c      	adds	r7, #12
 8007382:	46bd      	mov	sp, r7
 8007384:	bc80      	pop	{r7}
 8007386:	4770      	bx	lr

08007388 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	bc80      	pop	{r7}
 8007398:	4770      	bx	lr

0800739a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800739a:	b480      	push	{r7}
 800739c:	b083      	sub	sp, #12
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
 80073a2:	460b      	mov	r3, r1
 80073a4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073a6:	bf00      	nop
 80073a8:	370c      	adds	r7, #12
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bc80      	pop	{r7}
 80073ae:	4770      	bx	lr

080073b0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b09c      	sub	sp, #112	; 0x70
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073bc:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 0320 	and.w	r3, r3, #32
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d172      	bne.n	80074b2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80073cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073ce:	2200      	movs	r2, #0
 80073d0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	330c      	adds	r3, #12
 80073d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073dc:	e853 3f00 	ldrex	r3, [r3]
 80073e0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80073e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073e8:	66bb      	str	r3, [r7, #104]	; 0x68
 80073ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	330c      	adds	r3, #12
 80073f0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80073f2:	65ba      	str	r2, [r7, #88]	; 0x58
 80073f4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80073f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80073fa:	e841 2300 	strex	r3, r2, [r1]
 80073fe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007400:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007402:	2b00      	cmp	r3, #0
 8007404:	d1e5      	bne.n	80073d2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007406:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	3314      	adds	r3, #20
 800740c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007410:	e853 3f00 	ldrex	r3, [r3]
 8007414:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007418:	f023 0301 	bic.w	r3, r3, #1
 800741c:	667b      	str	r3, [r7, #100]	; 0x64
 800741e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	3314      	adds	r3, #20
 8007424:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007426:	647a      	str	r2, [r7, #68]	; 0x44
 8007428:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800742c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800742e:	e841 2300 	strex	r3, r2, [r1]
 8007432:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007434:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1e5      	bne.n	8007406 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800743a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	3314      	adds	r3, #20
 8007440:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007444:	e853 3f00 	ldrex	r3, [r3]
 8007448:	623b      	str	r3, [r7, #32]
   return(result);
 800744a:	6a3b      	ldr	r3, [r7, #32]
 800744c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007450:	663b      	str	r3, [r7, #96]	; 0x60
 8007452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	3314      	adds	r3, #20
 8007458:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800745a:	633a      	str	r2, [r7, #48]	; 0x30
 800745c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007460:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007462:	e841 2300 	strex	r3, r2, [r1]
 8007466:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800746a:	2b00      	cmp	r3, #0
 800746c:	d1e5      	bne.n	800743a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800746e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007470:	2220      	movs	r2, #32
 8007472:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800747a:	2b01      	cmp	r3, #1
 800747c:	d119      	bne.n	80074b2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800747e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	330c      	adds	r3, #12
 8007484:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	e853 3f00 	ldrex	r3, [r3]
 800748c:	60fb      	str	r3, [r7, #12]
   return(result);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f023 0310 	bic.w	r3, r3, #16
 8007494:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007496:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	330c      	adds	r3, #12
 800749c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800749e:	61fa      	str	r2, [r7, #28]
 80074a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a2:	69b9      	ldr	r1, [r7, #24]
 80074a4:	69fa      	ldr	r2, [r7, #28]
 80074a6:	e841 2300 	strex	r3, r2, [r1]
 80074aa:	617b      	str	r3, [r7, #20]
   return(result);
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1e5      	bne.n	800747e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074b4:	2200      	movs	r2, #0
 80074b6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d106      	bne.n	80074ce <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80074c4:	4619      	mov	r1, r3
 80074c6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80074c8:	f7ff ff67 	bl	800739a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074cc:	e002      	b.n	80074d4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80074ce:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80074d0:	f7fa fbd0 	bl	8001c74 <HAL_UART_RxCpltCallback>
}
 80074d4:	bf00      	nop
 80074d6:	3770      	adds	r7, #112	; 0x70
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2201      	movs	r2, #1
 80074ee:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d108      	bne.n	800750a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80074fc:	085b      	lsrs	r3, r3, #1
 80074fe:	b29b      	uxth	r3, r3
 8007500:	4619      	mov	r1, r3
 8007502:	68f8      	ldr	r0, [r7, #12]
 8007504:	f7ff ff49 	bl	800739a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007508:	e002      	b.n	8007510 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	f7ff ff33 	bl	8007376 <HAL_UART_RxHalfCpltCallback>
}
 8007510:	bf00      	nop
 8007512:	3710      	adds	r7, #16
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007520:	2300      	movs	r3, #0
 8007522:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007528:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	695b      	ldr	r3, [r3, #20]
 8007530:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007534:	2b00      	cmp	r3, #0
 8007536:	bf14      	ite	ne
 8007538:	2301      	movne	r3, #1
 800753a:	2300      	moveq	r3, #0
 800753c:	b2db      	uxtb	r3, r3
 800753e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007546:	b2db      	uxtb	r3, r3
 8007548:	2b21      	cmp	r3, #33	; 0x21
 800754a:	d108      	bne.n	800755e <UART_DMAError+0x46>
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d005      	beq.n	800755e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	2200      	movs	r2, #0
 8007556:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007558:	68b8      	ldr	r0, [r7, #8]
 800755a:	f000 f91b 	bl	8007794 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	695b      	ldr	r3, [r3, #20]
 8007564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007568:	2b00      	cmp	r3, #0
 800756a:	bf14      	ite	ne
 800756c:	2301      	movne	r3, #1
 800756e:	2300      	moveq	r3, #0
 8007570:	b2db      	uxtb	r3, r3
 8007572:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800757a:	b2db      	uxtb	r3, r3
 800757c:	2b22      	cmp	r3, #34	; 0x22
 800757e:	d108      	bne.n	8007592 <UART_DMAError+0x7a>
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d005      	beq.n	8007592 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	2200      	movs	r2, #0
 800758a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800758c:	68b8      	ldr	r0, [r7, #8]
 800758e:	f000 f928 	bl	80077e2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007596:	f043 0210 	orr.w	r2, r3, #16
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800759e:	68b8      	ldr	r0, [r7, #8]
 80075a0:	f7ff fef2 	bl	8007388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075a4:	bf00      	nop
 80075a6:	3710      	adds	r7, #16
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}

080075ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b086      	sub	sp, #24
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	603b      	str	r3, [r7, #0]
 80075b8:	4613      	mov	r3, r2
 80075ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075bc:	e03b      	b.n	8007636 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075be:	6a3b      	ldr	r3, [r7, #32]
 80075c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075c4:	d037      	beq.n	8007636 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075c6:	f7fb ff8b 	bl	80034e0 <HAL_GetTick>
 80075ca:	4602      	mov	r2, r0
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	6a3a      	ldr	r2, [r7, #32]
 80075d2:	429a      	cmp	r2, r3
 80075d4:	d302      	bcc.n	80075dc <UART_WaitOnFlagUntilTimeout+0x30>
 80075d6:	6a3b      	ldr	r3, [r7, #32]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d101      	bne.n	80075e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075dc:	2303      	movs	r3, #3
 80075de:	e03a      	b.n	8007656 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	68db      	ldr	r3, [r3, #12]
 80075e6:	f003 0304 	and.w	r3, r3, #4
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d023      	beq.n	8007636 <UART_WaitOnFlagUntilTimeout+0x8a>
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	2b80      	cmp	r3, #128	; 0x80
 80075f2:	d020      	beq.n	8007636 <UART_WaitOnFlagUntilTimeout+0x8a>
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	2b40      	cmp	r3, #64	; 0x40
 80075f8:	d01d      	beq.n	8007636 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f003 0308 	and.w	r3, r3, #8
 8007604:	2b08      	cmp	r3, #8
 8007606:	d116      	bne.n	8007636 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007608:	2300      	movs	r3, #0
 800760a:	617b      	str	r3, [r7, #20]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	617b      	str	r3, [r7, #20]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	617b      	str	r3, [r7, #20]
 800761c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800761e:	68f8      	ldr	r0, [r7, #12]
 8007620:	f000 f8df 	bl	80077e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2208      	movs	r2, #8
 8007628:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2200      	movs	r2, #0
 800762e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8007632:	2301      	movs	r3, #1
 8007634:	e00f      	b.n	8007656 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	4013      	ands	r3, r2
 8007640:	68ba      	ldr	r2, [r7, #8]
 8007642:	429a      	cmp	r2, r3
 8007644:	bf0c      	ite	eq
 8007646:	2301      	moveq	r3, #1
 8007648:	2300      	movne	r3, #0
 800764a:	b2db      	uxtb	r3, r3
 800764c:	461a      	mov	r2, r3
 800764e:	79fb      	ldrb	r3, [r7, #7]
 8007650:	429a      	cmp	r2, r3
 8007652:	d0b4      	beq.n	80075be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007654:	2300      	movs	r3, #0
}
 8007656:	4618      	mov	r0, r3
 8007658:	3718      	adds	r7, #24
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
	...

08007660 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b098      	sub	sp, #96	; 0x60
 8007664:	af00      	add	r7, sp, #0
 8007666:	60f8      	str	r0, [r7, #12]
 8007668:	60b9      	str	r1, [r7, #8]
 800766a:	4613      	mov	r3, r2
 800766c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800766e:	68ba      	ldr	r2, [r7, #8]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	88fa      	ldrh	r2, [r7, #6]
 8007678:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2200      	movs	r2, #0
 800767e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2222      	movs	r2, #34	; 0x22
 8007684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800768c:	4a3e      	ldr	r2, [pc, #248]	; (8007788 <UART_Start_Receive_DMA+0x128>)
 800768e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007694:	4a3d      	ldr	r2, [pc, #244]	; (800778c <UART_Start_Receive_DMA+0x12c>)
 8007696:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800769c:	4a3c      	ldr	r2, [pc, #240]	; (8007790 <UART_Start_Receive_DMA+0x130>)
 800769e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a4:	2200      	movs	r2, #0
 80076a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80076a8:	f107 0308 	add.w	r3, r7, #8
 80076ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	3304      	adds	r3, #4
 80076b8:	4619      	mov	r1, r3
 80076ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	88fb      	ldrh	r3, [r7, #6]
 80076c0:	f7fc f8c0 	bl	8003844 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80076c4:	2300      	movs	r3, #0
 80076c6:	613b      	str	r3, [r7, #16]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	613b      	str	r3, [r7, #16]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	613b      	str	r3, [r7, #16]
 80076d8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	691b      	ldr	r3, [r3, #16]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d019      	beq.n	8007716 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	330c      	adds	r3, #12
 80076e8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80076f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076f8:	65bb      	str	r3, [r7, #88]	; 0x58
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	330c      	adds	r3, #12
 8007700:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007702:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007704:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007706:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007708:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800770a:	e841 2300 	strex	r3, r2, [r1]
 800770e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007710:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007712:	2b00      	cmp	r3, #0
 8007714:	d1e5      	bne.n	80076e2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	3314      	adds	r3, #20
 800771c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007720:	e853 3f00 	ldrex	r3, [r3]
 8007724:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007728:	f043 0301 	orr.w	r3, r3, #1
 800772c:	657b      	str	r3, [r7, #84]	; 0x54
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	3314      	adds	r3, #20
 8007734:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007736:	63ba      	str	r2, [r7, #56]	; 0x38
 8007738:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800773c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800773e:	e841 2300 	strex	r3, r2, [r1]
 8007742:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1e5      	bne.n	8007716 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	3314      	adds	r3, #20
 8007750:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007752:	69bb      	ldr	r3, [r7, #24]
 8007754:	e853 3f00 	ldrex	r3, [r3]
 8007758:	617b      	str	r3, [r7, #20]
   return(result);
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007760:	653b      	str	r3, [r7, #80]	; 0x50
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	3314      	adds	r3, #20
 8007768:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800776a:	627a      	str	r2, [r7, #36]	; 0x24
 800776c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776e:	6a39      	ldr	r1, [r7, #32]
 8007770:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007772:	e841 2300 	strex	r3, r2, [r1]
 8007776:	61fb      	str	r3, [r7, #28]
   return(result);
 8007778:	69fb      	ldr	r3, [r7, #28]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1e5      	bne.n	800774a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3760      	adds	r7, #96	; 0x60
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}
 8007788:	080073b1 	.word	0x080073b1
 800778c:	080074dd 	.word	0x080074dd
 8007790:	08007519 	.word	0x08007519

08007794 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007794:	b480      	push	{r7}
 8007796:	b089      	sub	sp, #36	; 0x24
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	330c      	adds	r3, #12
 80077a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	e853 3f00 	ldrex	r3, [r3]
 80077aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80077b2:	61fb      	str	r3, [r7, #28]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	330c      	adds	r3, #12
 80077ba:	69fa      	ldr	r2, [r7, #28]
 80077bc:	61ba      	str	r2, [r7, #24]
 80077be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c0:	6979      	ldr	r1, [r7, #20]
 80077c2:	69ba      	ldr	r2, [r7, #24]
 80077c4:	e841 2300 	strex	r3, r2, [r1]
 80077c8:	613b      	str	r3, [r7, #16]
   return(result);
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d1e5      	bne.n	800779c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2220      	movs	r2, #32
 80077d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80077d8:	bf00      	nop
 80077da:	3724      	adds	r7, #36	; 0x24
 80077dc:	46bd      	mov	sp, r7
 80077de:	bc80      	pop	{r7}
 80077e0:	4770      	bx	lr

080077e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077e2:	b480      	push	{r7}
 80077e4:	b095      	sub	sp, #84	; 0x54
 80077e6:	af00      	add	r7, sp, #0
 80077e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	330c      	adds	r3, #12
 80077f0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077f4:	e853 3f00 	ldrex	r3, [r3]
 80077f8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80077fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077fc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007800:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	330c      	adds	r3, #12
 8007808:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800780a:	643a      	str	r2, [r7, #64]	; 0x40
 800780c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007810:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007812:	e841 2300 	strex	r3, r2, [r1]
 8007816:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800781a:	2b00      	cmp	r3, #0
 800781c:	d1e5      	bne.n	80077ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	3314      	adds	r3, #20
 8007824:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007826:	6a3b      	ldr	r3, [r7, #32]
 8007828:	e853 3f00 	ldrex	r3, [r3]
 800782c:	61fb      	str	r3, [r7, #28]
   return(result);
 800782e:	69fb      	ldr	r3, [r7, #28]
 8007830:	f023 0301 	bic.w	r3, r3, #1
 8007834:	64bb      	str	r3, [r7, #72]	; 0x48
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	3314      	adds	r3, #20
 800783c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800783e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007840:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007842:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007844:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007846:	e841 2300 	strex	r3, r2, [r1]
 800784a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800784c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784e:	2b00      	cmp	r3, #0
 8007850:	d1e5      	bne.n	800781e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007856:	2b01      	cmp	r3, #1
 8007858:	d119      	bne.n	800788e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	330c      	adds	r3, #12
 8007860:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	e853 3f00 	ldrex	r3, [r3]
 8007868:	60bb      	str	r3, [r7, #8]
   return(result);
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	f023 0310 	bic.w	r3, r3, #16
 8007870:	647b      	str	r3, [r7, #68]	; 0x44
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	330c      	adds	r3, #12
 8007878:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800787a:	61ba      	str	r2, [r7, #24]
 800787c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800787e:	6979      	ldr	r1, [r7, #20]
 8007880:	69ba      	ldr	r2, [r7, #24]
 8007882:	e841 2300 	strex	r3, r2, [r1]
 8007886:	613b      	str	r3, [r7, #16]
   return(result);
 8007888:	693b      	ldr	r3, [r7, #16]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d1e5      	bne.n	800785a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2220      	movs	r2, #32
 8007892:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800789c:	bf00      	nop
 800789e:	3754      	adds	r7, #84	; 0x54
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bc80      	pop	{r7}
 80078a4:	4770      	bx	lr

080078a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078a6:	b580      	push	{r7, lr}
 80078a8:	b084      	sub	sp, #16
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2200      	movs	r2, #0
 80078b8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	2200      	movs	r2, #0
 80078be:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078c0:	68f8      	ldr	r0, [r7, #12]
 80078c2:	f7ff fd61 	bl	8007388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078c6:	bf00      	nop
 80078c8:	3710      	adds	r7, #16
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}

080078ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80078ce:	b480      	push	{r7}
 80078d0:	b085      	sub	sp, #20
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	2b21      	cmp	r3, #33	; 0x21
 80078e0:	d13e      	bne.n	8007960 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078ea:	d114      	bne.n	8007916 <UART_Transmit_IT+0x48>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	691b      	ldr	r3, [r3, #16]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d110      	bne.n	8007916 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6a1b      	ldr	r3, [r3, #32]
 80078f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	881b      	ldrh	r3, [r3, #0]
 80078fe:	461a      	mov	r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007908:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a1b      	ldr	r3, [r3, #32]
 800790e:	1c9a      	adds	r2, r3, #2
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	621a      	str	r2, [r3, #32]
 8007914:	e008      	b.n	8007928 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6a1b      	ldr	r3, [r3, #32]
 800791a:	1c59      	adds	r1, r3, #1
 800791c:	687a      	ldr	r2, [r7, #4]
 800791e:	6211      	str	r1, [r2, #32]
 8007920:	781a      	ldrb	r2, [r3, #0]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800792c:	b29b      	uxth	r3, r3
 800792e:	3b01      	subs	r3, #1
 8007930:	b29b      	uxth	r3, r3
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	4619      	mov	r1, r3
 8007936:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007938:	2b00      	cmp	r3, #0
 800793a:	d10f      	bne.n	800795c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	68da      	ldr	r2, [r3, #12]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800794a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	68da      	ldr	r2, [r3, #12]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800795a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800795c:	2300      	movs	r3, #0
 800795e:	e000      	b.n	8007962 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007960:	2302      	movs	r3, #2
  }
}
 8007962:	4618      	mov	r0, r3
 8007964:	3714      	adds	r7, #20
 8007966:	46bd      	mov	sp, r7
 8007968:	bc80      	pop	{r7}
 800796a:	4770      	bx	lr

0800796c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68da      	ldr	r2, [r3, #12]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007982:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2220      	movs	r2, #32
 8007988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f7ff fce9 	bl	8007364 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007992:	2300      	movs	r3, #0
}
 8007994:	4618      	mov	r0, r3
 8007996:	3708      	adds	r7, #8
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}

0800799c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b08c      	sub	sp, #48	; 0x30
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	2b22      	cmp	r3, #34	; 0x22
 80079ae:	f040 80ae 	bne.w	8007b0e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079ba:	d117      	bne.n	80079ec <UART_Receive_IT+0x50>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	691b      	ldr	r3, [r3, #16]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d113      	bne.n	80079ec <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80079c4:	2300      	movs	r3, #0
 80079c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079cc:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079da:	b29a      	uxth	r2, r3
 80079dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e4:	1c9a      	adds	r2, r3, #2
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	629a      	str	r2, [r3, #40]	; 0x28
 80079ea:	e026      	b.n	8007a3a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80079f2:	2300      	movs	r3, #0
 80079f4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079fe:	d007      	beq.n	8007a10 <UART_Receive_IT+0x74>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d10a      	bne.n	8007a1e <UART_Receive_IT+0x82>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	691b      	ldr	r3, [r3, #16]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d106      	bne.n	8007a1e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	b2da      	uxtb	r2, r3
 8007a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a1a:	701a      	strb	r2, [r3, #0]
 8007a1c:	e008      	b.n	8007a30 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	b2db      	uxtb	r3, r3
 8007a26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a2a:	b2da      	uxtb	r2, r3
 8007a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a2e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a34:	1c5a      	adds	r2, r3, #1
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	3b01      	subs	r3, #1
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	687a      	ldr	r2, [r7, #4]
 8007a46:	4619      	mov	r1, r3
 8007a48:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d15d      	bne.n	8007b0a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	68da      	ldr	r2, [r3, #12]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f022 0220 	bic.w	r2, r2, #32
 8007a5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	68da      	ldr	r2, [r3, #12]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a6c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	695a      	ldr	r2, [r3, #20]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f022 0201 	bic.w	r2, r2, #1
 8007a7c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2220      	movs	r2, #32
 8007a82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d135      	bne.n	8007b00 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	330c      	adds	r3, #12
 8007aa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	e853 3f00 	ldrex	r3, [r3]
 8007aa8:	613b      	str	r3, [r7, #16]
   return(result);
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	f023 0310 	bic.w	r3, r3, #16
 8007ab0:	627b      	str	r3, [r7, #36]	; 0x24
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	330c      	adds	r3, #12
 8007ab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007aba:	623a      	str	r2, [r7, #32]
 8007abc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007abe:	69f9      	ldr	r1, [r7, #28]
 8007ac0:	6a3a      	ldr	r2, [r7, #32]
 8007ac2:	e841 2300 	strex	r3, r2, [r1]
 8007ac6:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d1e5      	bne.n	8007a9a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 0310 	and.w	r3, r3, #16
 8007ad8:	2b10      	cmp	r3, #16
 8007ada:	d10a      	bne.n	8007af2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007adc:	2300      	movs	r3, #0
 8007ade:	60fb      	str	r3, [r7, #12]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	60fb      	str	r3, [r7, #12]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	60fb      	str	r3, [r7, #12]
 8007af0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007af6:	4619      	mov	r1, r3
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f7ff fc4e 	bl	800739a <HAL_UARTEx_RxEventCallback>
 8007afe:	e002      	b.n	8007b06 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f7fa f8b7 	bl	8001c74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b06:	2300      	movs	r3, #0
 8007b08:	e002      	b.n	8007b10 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	e000      	b.n	8007b10 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007b0e:	2302      	movs	r3, #2
  }
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3730      	adds	r7, #48	; 0x30
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b084      	sub	sp, #16
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	691b      	ldr	r3, [r3, #16]
 8007b26:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	68da      	ldr	r2, [r3, #12]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	430a      	orrs	r2, r1
 8007b34:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	689a      	ldr	r2, [r3, #8]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	431a      	orrs	r2, r3
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	695b      	ldr	r3, [r3, #20]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007b52:	f023 030c 	bic.w	r3, r3, #12
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	6812      	ldr	r2, [r2, #0]
 8007b5a:	68b9      	ldr	r1, [r7, #8]
 8007b5c:	430b      	orrs	r3, r1
 8007b5e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	695b      	ldr	r3, [r3, #20]
 8007b66:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	699a      	ldr	r2, [r3, #24]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	430a      	orrs	r2, r1
 8007b74:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a2c      	ldr	r2, [pc, #176]	; (8007c2c <UART_SetConfig+0x114>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d103      	bne.n	8007b88 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007b80:	f7fe f876 	bl	8005c70 <HAL_RCC_GetPCLK2Freq>
 8007b84:	60f8      	str	r0, [r7, #12]
 8007b86:	e002      	b.n	8007b8e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007b88:	f7fe f85e 	bl	8005c48 <HAL_RCC_GetPCLK1Freq>
 8007b8c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b8e:	68fa      	ldr	r2, [r7, #12]
 8007b90:	4613      	mov	r3, r2
 8007b92:	009b      	lsls	r3, r3, #2
 8007b94:	4413      	add	r3, r2
 8007b96:	009a      	lsls	r2, r3, #2
 8007b98:	441a      	add	r2, r3
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ba4:	4a22      	ldr	r2, [pc, #136]	; (8007c30 <UART_SetConfig+0x118>)
 8007ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8007baa:	095b      	lsrs	r3, r3, #5
 8007bac:	0119      	lsls	r1, r3, #4
 8007bae:	68fa      	ldr	r2, [r7, #12]
 8007bb0:	4613      	mov	r3, r2
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	4413      	add	r3, r2
 8007bb6:	009a      	lsls	r2, r3, #2
 8007bb8:	441a      	add	r2, r3
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	009b      	lsls	r3, r3, #2
 8007bc0:	fbb2 f2f3 	udiv	r2, r2, r3
 8007bc4:	4b1a      	ldr	r3, [pc, #104]	; (8007c30 <UART_SetConfig+0x118>)
 8007bc6:	fba3 0302 	umull	r0, r3, r3, r2
 8007bca:	095b      	lsrs	r3, r3, #5
 8007bcc:	2064      	movs	r0, #100	; 0x64
 8007bce:	fb00 f303 	mul.w	r3, r0, r3
 8007bd2:	1ad3      	subs	r3, r2, r3
 8007bd4:	011b      	lsls	r3, r3, #4
 8007bd6:	3332      	adds	r3, #50	; 0x32
 8007bd8:	4a15      	ldr	r2, [pc, #84]	; (8007c30 <UART_SetConfig+0x118>)
 8007bda:	fba2 2303 	umull	r2, r3, r2, r3
 8007bde:	095b      	lsrs	r3, r3, #5
 8007be0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007be4:	4419      	add	r1, r3
 8007be6:	68fa      	ldr	r2, [r7, #12]
 8007be8:	4613      	mov	r3, r2
 8007bea:	009b      	lsls	r3, r3, #2
 8007bec:	4413      	add	r3, r2
 8007bee:	009a      	lsls	r2, r3, #2
 8007bf0:	441a      	add	r2, r3
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	fbb2 f2f3 	udiv	r2, r2, r3
 8007bfc:	4b0c      	ldr	r3, [pc, #48]	; (8007c30 <UART_SetConfig+0x118>)
 8007bfe:	fba3 0302 	umull	r0, r3, r3, r2
 8007c02:	095b      	lsrs	r3, r3, #5
 8007c04:	2064      	movs	r0, #100	; 0x64
 8007c06:	fb00 f303 	mul.w	r3, r0, r3
 8007c0a:	1ad3      	subs	r3, r2, r3
 8007c0c:	011b      	lsls	r3, r3, #4
 8007c0e:	3332      	adds	r3, #50	; 0x32
 8007c10:	4a07      	ldr	r2, [pc, #28]	; (8007c30 <UART_SetConfig+0x118>)
 8007c12:	fba2 2303 	umull	r2, r3, r2, r3
 8007c16:	095b      	lsrs	r3, r3, #5
 8007c18:	f003 020f 	and.w	r2, r3, #15
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	440a      	add	r2, r1
 8007c22:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007c24:	bf00      	nop
 8007c26:	3710      	adds	r7, #16
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}
 8007c2c:	40013800 	.word	0x40013800
 8007c30:	51eb851f 	.word	0x51eb851f

08007c34 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f103 0208 	add.w	r2, r3, #8
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f04f 32ff 	mov.w	r2, #4294967295
 8007c4c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f103 0208 	add.w	r2, r3, #8
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f103 0208 	add.w	r2, r3, #8
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007c68:	bf00      	nop
 8007c6a:	370c      	adds	r7, #12
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bc80      	pop	{r7}
 8007c70:	4770      	bx	lr

08007c72 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007c72:	b480      	push	{r7}
 8007c74:	b083      	sub	sp, #12
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bc80      	pop	{r7}
 8007c88:	4770      	bx	lr

08007c8a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c8a:	b480      	push	{r7}
 8007c8c:	b085      	sub	sp, #20
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
 8007c92:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	689a      	ldr	r2, [r3, #8]
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	683a      	ldr	r2, [r7, #0]
 8007cae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	683a      	ldr	r2, [r7, #0]
 8007cb4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	687a      	ldr	r2, [r7, #4]
 8007cba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	1c5a      	adds	r2, r3, #1
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	601a      	str	r2, [r3, #0]
}
 8007cc6:	bf00      	nop
 8007cc8:	3714      	adds	r7, #20
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bc80      	pop	{r7}
 8007cce:	4770      	bx	lr

08007cd0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b085      	sub	sp, #20
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
 8007cd8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ce6:	d103      	bne.n	8007cf0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	691b      	ldr	r3, [r3, #16]
 8007cec:	60fb      	str	r3, [r7, #12]
 8007cee:	e00c      	b.n	8007d0a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	3308      	adds	r3, #8
 8007cf4:	60fb      	str	r3, [r7, #12]
 8007cf6:	e002      	b.n	8007cfe <vListInsert+0x2e>
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	60fb      	str	r3, [r7, #12]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	68ba      	ldr	r2, [r7, #8]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d2f6      	bcs.n	8007cf8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	685a      	ldr	r2, [r3, #4]
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	683a      	ldr	r2, [r7, #0]
 8007d24:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	687a      	ldr	r2, [r7, #4]
 8007d2a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	1c5a      	adds	r2, r3, #1
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	601a      	str	r2, [r3, #0]
}
 8007d36:	bf00      	nop
 8007d38:	3714      	adds	r7, #20
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bc80      	pop	{r7}
 8007d3e:	4770      	bx	lr

08007d40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007d40:	b480      	push	{r7}
 8007d42:	b085      	sub	sp, #20
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	691b      	ldr	r3, [r3, #16]
 8007d4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	687a      	ldr	r2, [r7, #4]
 8007d54:	6892      	ldr	r2, [r2, #8]
 8007d56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	6852      	ldr	r2, [r2, #4]
 8007d60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d103      	bne.n	8007d74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	689a      	ldr	r2, [r3, #8]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	1e5a      	subs	r2, r3, #1
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3714      	adds	r7, #20
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bc80      	pop	{r7}
 8007d90:	4770      	bx	lr

08007d92 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007d92:	b580      	push	{r7, lr}
 8007d94:	b08e      	sub	sp, #56	; 0x38
 8007d96:	af04      	add	r7, sp, #16
 8007d98:	60f8      	str	r0, [r7, #12]
 8007d9a:	60b9      	str	r1, [r7, #8]
 8007d9c:	607a      	str	r2, [r7, #4]
 8007d9e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d10a      	bne.n	8007dbc <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007daa:	f383 8811 	msr	BASEPRI, r3
 8007dae:	f3bf 8f6f 	isb	sy
 8007db2:	f3bf 8f4f 	dsb	sy
 8007db6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007db8:	bf00      	nop
 8007dba:	e7fe      	b.n	8007dba <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d10a      	bne.n	8007dd8 <xTaskCreateStatic+0x46>
	__asm volatile
 8007dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dc6:	f383 8811 	msr	BASEPRI, r3
 8007dca:	f3bf 8f6f 	isb	sy
 8007dce:	f3bf 8f4f 	dsb	sy
 8007dd2:	61fb      	str	r3, [r7, #28]
}
 8007dd4:	bf00      	nop
 8007dd6:	e7fe      	b.n	8007dd6 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007dd8:	2354      	movs	r3, #84	; 0x54
 8007dda:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	2b54      	cmp	r3, #84	; 0x54
 8007de0:	d00a      	beq.n	8007df8 <xTaskCreateStatic+0x66>
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	61bb      	str	r3, [r7, #24]
}
 8007df4:	bf00      	nop
 8007df6:	e7fe      	b.n	8007df6 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007df8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d01e      	beq.n	8007e3e <xTaskCreateStatic+0xac>
 8007e00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d01b      	beq.n	8007e3e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e08:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e0e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e12:	2202      	movs	r2, #2
 8007e14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007e18:	2300      	movs	r3, #0
 8007e1a:	9303      	str	r3, [sp, #12]
 8007e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1e:	9302      	str	r3, [sp, #8]
 8007e20:	f107 0314 	add.w	r3, r7, #20
 8007e24:	9301      	str	r3, [sp, #4]
 8007e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e28:	9300      	str	r3, [sp, #0]
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	68b9      	ldr	r1, [r7, #8]
 8007e30:	68f8      	ldr	r0, [r7, #12]
 8007e32:	f000 f850 	bl	8007ed6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007e36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007e38:	f000 f8d4 	bl	8007fe4 <prvAddNewTaskToReadyList>
 8007e3c:	e001      	b.n	8007e42 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007e42:	697b      	ldr	r3, [r7, #20]
	}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3728      	adds	r7, #40	; 0x28
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b08c      	sub	sp, #48	; 0x30
 8007e50:	af04      	add	r7, sp, #16
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	60b9      	str	r1, [r7, #8]
 8007e56:	603b      	str	r3, [r7, #0]
 8007e58:	4613      	mov	r3, r2
 8007e5a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007e5c:	88fb      	ldrh	r3, [r7, #6]
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	4618      	mov	r0, r3
 8007e62:	f000 fe85 	bl	8008b70 <pvPortMalloc>
 8007e66:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d00e      	beq.n	8007e8c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007e6e:	2054      	movs	r0, #84	; 0x54
 8007e70:	f000 fe7e 	bl	8008b70 <pvPortMalloc>
 8007e74:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007e76:	69fb      	ldr	r3, [r7, #28]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d003      	beq.n	8007e84 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007e7c:	69fb      	ldr	r3, [r7, #28]
 8007e7e:	697a      	ldr	r2, [r7, #20]
 8007e80:	631a      	str	r2, [r3, #48]	; 0x30
 8007e82:	e005      	b.n	8007e90 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007e84:	6978      	ldr	r0, [r7, #20]
 8007e86:	f000 ff3f 	bl	8008d08 <vPortFree>
 8007e8a:	e001      	b.n	8007e90 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007e90:	69fb      	ldr	r3, [r7, #28]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d017      	beq.n	8007ec6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007e96:	69fb      	ldr	r3, [r7, #28]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007e9e:	88fa      	ldrh	r2, [r7, #6]
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	9303      	str	r3, [sp, #12]
 8007ea4:	69fb      	ldr	r3, [r7, #28]
 8007ea6:	9302      	str	r3, [sp, #8]
 8007ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eaa:	9301      	str	r3, [sp, #4]
 8007eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eae:	9300      	str	r3, [sp, #0]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	68b9      	ldr	r1, [r7, #8]
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f000 f80e 	bl	8007ed6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007eba:	69f8      	ldr	r0, [r7, #28]
 8007ebc:	f000 f892 	bl	8007fe4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	61bb      	str	r3, [r7, #24]
 8007ec4:	e002      	b.n	8007ecc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8007eca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007ecc:	69bb      	ldr	r3, [r7, #24]
	}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3720      	adds	r7, #32
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}

08007ed6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007ed6:	b580      	push	{r7, lr}
 8007ed8:	b088      	sub	sp, #32
 8007eda:	af00      	add	r7, sp, #0
 8007edc:	60f8      	str	r0, [r7, #12]
 8007ede:	60b9      	str	r1, [r7, #8]
 8007ee0:	607a      	str	r2, [r7, #4]
 8007ee2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ee6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007eee:	3b01      	subs	r3, #1
 8007ef0:	009b      	lsls	r3, r3, #2
 8007ef2:	4413      	add	r3, r2
 8007ef4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	f023 0307 	bic.w	r3, r3, #7
 8007efc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	f003 0307 	and.w	r3, r3, #7
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00a      	beq.n	8007f1e <prvInitialiseNewTask+0x48>
	__asm volatile
 8007f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f0c:	f383 8811 	msr	BASEPRI, r3
 8007f10:	f3bf 8f6f 	isb	sy
 8007f14:	f3bf 8f4f 	dsb	sy
 8007f18:	617b      	str	r3, [r7, #20]
}
 8007f1a:	bf00      	nop
 8007f1c:	e7fe      	b.n	8007f1c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d01f      	beq.n	8007f64 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007f24:	2300      	movs	r3, #0
 8007f26:	61fb      	str	r3, [r7, #28]
 8007f28:	e012      	b.n	8007f50 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007f2a:	68ba      	ldr	r2, [r7, #8]
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	4413      	add	r3, r2
 8007f30:	7819      	ldrb	r1, [r3, #0]
 8007f32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	4413      	add	r3, r2
 8007f38:	3334      	adds	r3, #52	; 0x34
 8007f3a:	460a      	mov	r2, r1
 8007f3c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007f3e:	68ba      	ldr	r2, [r7, #8]
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	4413      	add	r3, r2
 8007f44:	781b      	ldrb	r3, [r3, #0]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d006      	beq.n	8007f58 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	61fb      	str	r3, [r7, #28]
 8007f50:	69fb      	ldr	r3, [r7, #28]
 8007f52:	2b0f      	cmp	r3, #15
 8007f54:	d9e9      	bls.n	8007f2a <prvInitialiseNewTask+0x54>
 8007f56:	e000      	b.n	8007f5a <prvInitialiseNewTask+0x84>
			{
				break;
 8007f58:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007f62:	e003      	b.n	8007f6c <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f66:	2200      	movs	r2, #0
 8007f68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f6e:	2b06      	cmp	r3, #6
 8007f70:	d901      	bls.n	8007f76 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007f72:	2306      	movs	r3, #6
 8007f74:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f7a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f80:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f84:	2200      	movs	r2, #0
 8007f86:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f8a:	3304      	adds	r3, #4
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f7ff fe70 	bl	8007c72 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f94:	3318      	adds	r3, #24
 8007f96:	4618      	mov	r0, r3
 8007f98:	f7ff fe6b 	bl	8007c72 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fa0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fa4:	f1c3 0207 	rsb	r2, r3, #7
 8007fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007faa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fb0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007fc0:	683a      	ldr	r2, [r7, #0]
 8007fc2:	68f9      	ldr	r1, [r7, #12]
 8007fc4:	69b8      	ldr	r0, [r7, #24]
 8007fc6:	f000 fc21 	bl	800880c <pxPortInitialiseStack>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fce:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d002      	beq.n	8007fdc <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fda:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007fdc:	bf00      	nop
 8007fde:	3720      	adds	r7, #32
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b082      	sub	sp, #8
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007fec:	f000 fcfe 	bl	80089ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007ff0:	4b2a      	ldr	r3, [pc, #168]	; (800809c <prvAddNewTaskToReadyList+0xb8>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	4a29      	ldr	r2, [pc, #164]	; (800809c <prvAddNewTaskToReadyList+0xb8>)
 8007ff8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007ffa:	4b29      	ldr	r3, [pc, #164]	; (80080a0 <prvAddNewTaskToReadyList+0xbc>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d109      	bne.n	8008016 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008002:	4a27      	ldr	r2, [pc, #156]	; (80080a0 <prvAddNewTaskToReadyList+0xbc>)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008008:	4b24      	ldr	r3, [pc, #144]	; (800809c <prvAddNewTaskToReadyList+0xb8>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	2b01      	cmp	r3, #1
 800800e:	d110      	bne.n	8008032 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008010:	f000 faba 	bl	8008588 <prvInitialiseTaskLists>
 8008014:	e00d      	b.n	8008032 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008016:	4b23      	ldr	r3, [pc, #140]	; (80080a4 <prvAddNewTaskToReadyList+0xc0>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d109      	bne.n	8008032 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800801e:	4b20      	ldr	r3, [pc, #128]	; (80080a0 <prvAddNewTaskToReadyList+0xbc>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008028:	429a      	cmp	r2, r3
 800802a:	d802      	bhi.n	8008032 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800802c:	4a1c      	ldr	r2, [pc, #112]	; (80080a0 <prvAddNewTaskToReadyList+0xbc>)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008032:	4b1d      	ldr	r3, [pc, #116]	; (80080a8 <prvAddNewTaskToReadyList+0xc4>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	3301      	adds	r3, #1
 8008038:	4a1b      	ldr	r2, [pc, #108]	; (80080a8 <prvAddNewTaskToReadyList+0xc4>)
 800803a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008040:	2201      	movs	r2, #1
 8008042:	409a      	lsls	r2, r3
 8008044:	4b19      	ldr	r3, [pc, #100]	; (80080ac <prvAddNewTaskToReadyList+0xc8>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4313      	orrs	r3, r2
 800804a:	4a18      	ldr	r2, [pc, #96]	; (80080ac <prvAddNewTaskToReadyList+0xc8>)
 800804c:	6013      	str	r3, [r2, #0]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008052:	4613      	mov	r3, r2
 8008054:	009b      	lsls	r3, r3, #2
 8008056:	4413      	add	r3, r2
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	4a15      	ldr	r2, [pc, #84]	; (80080b0 <prvAddNewTaskToReadyList+0xcc>)
 800805c:	441a      	add	r2, r3
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	3304      	adds	r3, #4
 8008062:	4619      	mov	r1, r3
 8008064:	4610      	mov	r0, r2
 8008066:	f7ff fe10 	bl	8007c8a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800806a:	f000 fcef 	bl	8008a4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800806e:	4b0d      	ldr	r3, [pc, #52]	; (80080a4 <prvAddNewTaskToReadyList+0xc0>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00e      	beq.n	8008094 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008076:	4b0a      	ldr	r3, [pc, #40]	; (80080a0 <prvAddNewTaskToReadyList+0xbc>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008080:	429a      	cmp	r2, r3
 8008082:	d207      	bcs.n	8008094 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008084:	4b0b      	ldr	r3, [pc, #44]	; (80080b4 <prvAddNewTaskToReadyList+0xd0>)
 8008086:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800808a:	601a      	str	r2, [r3, #0]
 800808c:	f3bf 8f4f 	dsb	sy
 8008090:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008094:	bf00      	nop
 8008096:	3708      	adds	r7, #8
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}
 800809c:	20000944 	.word	0x20000944
 80080a0:	20000844 	.word	0x20000844
 80080a4:	20000950 	.word	0x20000950
 80080a8:	20000960 	.word	0x20000960
 80080ac:	2000094c 	.word	0x2000094c
 80080b0:	20000848 	.word	0x20000848
 80080b4:	e000ed04 	.word	0xe000ed04

080080b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b084      	sub	sp, #16
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80080c0:	2300      	movs	r3, #0
 80080c2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d017      	beq.n	80080fa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80080ca:	4b13      	ldr	r3, [pc, #76]	; (8008118 <vTaskDelay+0x60>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d00a      	beq.n	80080e8 <vTaskDelay+0x30>
	__asm volatile
 80080d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d6:	f383 8811 	msr	BASEPRI, r3
 80080da:	f3bf 8f6f 	isb	sy
 80080de:	f3bf 8f4f 	dsb	sy
 80080e2:	60bb      	str	r3, [r7, #8]
}
 80080e4:	bf00      	nop
 80080e6:	e7fe      	b.n	80080e6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80080e8:	f000 f87a 	bl	80081e0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80080ec:	2100      	movs	r1, #0
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 fb26 	bl	8008740 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80080f4:	f000 f882 	bl	80081fc <xTaskResumeAll>
 80080f8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d107      	bne.n	8008110 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008100:	4b06      	ldr	r3, [pc, #24]	; (800811c <vTaskDelay+0x64>)
 8008102:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008106:	601a      	str	r2, [r3, #0]
 8008108:	f3bf 8f4f 	dsb	sy
 800810c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008110:	bf00      	nop
 8008112:	3710      	adds	r7, #16
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}
 8008118:	2000096c 	.word	0x2000096c
 800811c:	e000ed04 	.word	0xe000ed04

08008120 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b08a      	sub	sp, #40	; 0x28
 8008124:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008126:	2300      	movs	r3, #0
 8008128:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800812a:	2300      	movs	r3, #0
 800812c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800812e:	463a      	mov	r2, r7
 8008130:	1d39      	adds	r1, r7, #4
 8008132:	f107 0308 	add.w	r3, r7, #8
 8008136:	4618      	mov	r0, r3
 8008138:	f7f9 fd3c 	bl	8001bb4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800813c:	6839      	ldr	r1, [r7, #0]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	68ba      	ldr	r2, [r7, #8]
 8008142:	9202      	str	r2, [sp, #8]
 8008144:	9301      	str	r3, [sp, #4]
 8008146:	2300      	movs	r3, #0
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	2300      	movs	r3, #0
 800814c:	460a      	mov	r2, r1
 800814e:	491e      	ldr	r1, [pc, #120]	; (80081c8 <vTaskStartScheduler+0xa8>)
 8008150:	481e      	ldr	r0, [pc, #120]	; (80081cc <vTaskStartScheduler+0xac>)
 8008152:	f7ff fe1e 	bl	8007d92 <xTaskCreateStatic>
 8008156:	4603      	mov	r3, r0
 8008158:	4a1d      	ldr	r2, [pc, #116]	; (80081d0 <vTaskStartScheduler+0xb0>)
 800815a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800815c:	4b1c      	ldr	r3, [pc, #112]	; (80081d0 <vTaskStartScheduler+0xb0>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d002      	beq.n	800816a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008164:	2301      	movs	r3, #1
 8008166:	617b      	str	r3, [r7, #20]
 8008168:	e001      	b.n	800816e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800816a:	2300      	movs	r3, #0
 800816c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	2b01      	cmp	r3, #1
 8008172:	d116      	bne.n	80081a2 <vTaskStartScheduler+0x82>
	__asm volatile
 8008174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008178:	f383 8811 	msr	BASEPRI, r3
 800817c:	f3bf 8f6f 	isb	sy
 8008180:	f3bf 8f4f 	dsb	sy
 8008184:	613b      	str	r3, [r7, #16]
}
 8008186:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008188:	4b12      	ldr	r3, [pc, #72]	; (80081d4 <vTaskStartScheduler+0xb4>)
 800818a:	f04f 32ff 	mov.w	r2, #4294967295
 800818e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008190:	4b11      	ldr	r3, [pc, #68]	; (80081d8 <vTaskStartScheduler+0xb8>)
 8008192:	2201      	movs	r2, #1
 8008194:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008196:	4b11      	ldr	r3, [pc, #68]	; (80081dc <vTaskStartScheduler+0xbc>)
 8008198:	2200      	movs	r2, #0
 800819a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800819c:	f000 fbb4 	bl	8008908 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80081a0:	e00e      	b.n	80081c0 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081a8:	d10a      	bne.n	80081c0 <vTaskStartScheduler+0xa0>
	__asm volatile
 80081aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ae:	f383 8811 	msr	BASEPRI, r3
 80081b2:	f3bf 8f6f 	isb	sy
 80081b6:	f3bf 8f4f 	dsb	sy
 80081ba:	60fb      	str	r3, [r7, #12]
}
 80081bc:	bf00      	nop
 80081be:	e7fe      	b.n	80081be <vTaskStartScheduler+0x9e>
}
 80081c0:	bf00      	nop
 80081c2:	3718      	adds	r7, #24
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}
 80081c8:	0800a054 	.word	0x0800a054
 80081cc:	08008559 	.word	0x08008559
 80081d0:	20000968 	.word	0x20000968
 80081d4:	20000964 	.word	0x20000964
 80081d8:	20000950 	.word	0x20000950
 80081dc:	20000948 	.word	0x20000948

080081e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80081e0:	b480      	push	{r7}
 80081e2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80081e4:	4b04      	ldr	r3, [pc, #16]	; (80081f8 <vTaskSuspendAll+0x18>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	3301      	adds	r3, #1
 80081ea:	4a03      	ldr	r2, [pc, #12]	; (80081f8 <vTaskSuspendAll+0x18>)
 80081ec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80081ee:	bf00      	nop
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bc80      	pop	{r7}
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	2000096c 	.word	0x2000096c

080081fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b084      	sub	sp, #16
 8008200:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008202:	2300      	movs	r3, #0
 8008204:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008206:	2300      	movs	r3, #0
 8008208:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800820a:	4b41      	ldr	r3, [pc, #260]	; (8008310 <xTaskResumeAll+0x114>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d10a      	bne.n	8008228 <xTaskResumeAll+0x2c>
	__asm volatile
 8008212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008216:	f383 8811 	msr	BASEPRI, r3
 800821a:	f3bf 8f6f 	isb	sy
 800821e:	f3bf 8f4f 	dsb	sy
 8008222:	603b      	str	r3, [r7, #0]
}
 8008224:	bf00      	nop
 8008226:	e7fe      	b.n	8008226 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008228:	f000 fbe0 	bl	80089ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800822c:	4b38      	ldr	r3, [pc, #224]	; (8008310 <xTaskResumeAll+0x114>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	3b01      	subs	r3, #1
 8008232:	4a37      	ldr	r2, [pc, #220]	; (8008310 <xTaskResumeAll+0x114>)
 8008234:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008236:	4b36      	ldr	r3, [pc, #216]	; (8008310 <xTaskResumeAll+0x114>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d161      	bne.n	8008302 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800823e:	4b35      	ldr	r3, [pc, #212]	; (8008314 <xTaskResumeAll+0x118>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d05d      	beq.n	8008302 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008246:	e02e      	b.n	80082a6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008248:	4b33      	ldr	r3, [pc, #204]	; (8008318 <xTaskResumeAll+0x11c>)
 800824a:	68db      	ldr	r3, [r3, #12]
 800824c:	68db      	ldr	r3, [r3, #12]
 800824e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	3318      	adds	r3, #24
 8008254:	4618      	mov	r0, r3
 8008256:	f7ff fd73 	bl	8007d40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	3304      	adds	r3, #4
 800825e:	4618      	mov	r0, r3
 8008260:	f7ff fd6e 	bl	8007d40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008268:	2201      	movs	r2, #1
 800826a:	409a      	lsls	r2, r3
 800826c:	4b2b      	ldr	r3, [pc, #172]	; (800831c <xTaskResumeAll+0x120>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4313      	orrs	r3, r2
 8008272:	4a2a      	ldr	r2, [pc, #168]	; (800831c <xTaskResumeAll+0x120>)
 8008274:	6013      	str	r3, [r2, #0]
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800827a:	4613      	mov	r3, r2
 800827c:	009b      	lsls	r3, r3, #2
 800827e:	4413      	add	r3, r2
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	4a27      	ldr	r2, [pc, #156]	; (8008320 <xTaskResumeAll+0x124>)
 8008284:	441a      	add	r2, r3
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	3304      	adds	r3, #4
 800828a:	4619      	mov	r1, r3
 800828c:	4610      	mov	r0, r2
 800828e:	f7ff fcfc 	bl	8007c8a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008296:	4b23      	ldr	r3, [pc, #140]	; (8008324 <xTaskResumeAll+0x128>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800829c:	429a      	cmp	r2, r3
 800829e:	d302      	bcc.n	80082a6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80082a0:	4b21      	ldr	r3, [pc, #132]	; (8008328 <xTaskResumeAll+0x12c>)
 80082a2:	2201      	movs	r2, #1
 80082a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80082a6:	4b1c      	ldr	r3, [pc, #112]	; (8008318 <xTaskResumeAll+0x11c>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d1cc      	bne.n	8008248 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d001      	beq.n	80082b8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80082b4:	f000 fa06 	bl	80086c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80082b8:	4b1c      	ldr	r3, [pc, #112]	; (800832c <xTaskResumeAll+0x130>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d010      	beq.n	80082e6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80082c4:	f000 f836 	bl	8008334 <xTaskIncrementTick>
 80082c8:	4603      	mov	r3, r0
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d002      	beq.n	80082d4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80082ce:	4b16      	ldr	r3, [pc, #88]	; (8008328 <xTaskResumeAll+0x12c>)
 80082d0:	2201      	movs	r2, #1
 80082d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	3b01      	subs	r3, #1
 80082d8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d1f1      	bne.n	80082c4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80082e0:	4b12      	ldr	r3, [pc, #72]	; (800832c <xTaskResumeAll+0x130>)
 80082e2:	2200      	movs	r2, #0
 80082e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80082e6:	4b10      	ldr	r3, [pc, #64]	; (8008328 <xTaskResumeAll+0x12c>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d009      	beq.n	8008302 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80082ee:	2301      	movs	r3, #1
 80082f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80082f2:	4b0f      	ldr	r3, [pc, #60]	; (8008330 <xTaskResumeAll+0x134>)
 80082f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082f8:	601a      	str	r2, [r3, #0]
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008302:	f000 fba3 	bl	8008a4c <vPortExitCritical>

	return xAlreadyYielded;
 8008306:	68bb      	ldr	r3, [r7, #8]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3710      	adds	r7, #16
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}
 8008310:	2000096c 	.word	0x2000096c
 8008314:	20000944 	.word	0x20000944
 8008318:	20000904 	.word	0x20000904
 800831c:	2000094c 	.word	0x2000094c
 8008320:	20000848 	.word	0x20000848
 8008324:	20000844 	.word	0x20000844
 8008328:	20000958 	.word	0x20000958
 800832c:	20000954 	.word	0x20000954
 8008330:	e000ed04 	.word	0xe000ed04

08008334 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b086      	sub	sp, #24
 8008338:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800833a:	2300      	movs	r3, #0
 800833c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800833e:	4b4e      	ldr	r3, [pc, #312]	; (8008478 <xTaskIncrementTick+0x144>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	f040 808e 	bne.w	8008464 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008348:	4b4c      	ldr	r3, [pc, #304]	; (800847c <xTaskIncrementTick+0x148>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	3301      	adds	r3, #1
 800834e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008350:	4a4a      	ldr	r2, [pc, #296]	; (800847c <xTaskIncrementTick+0x148>)
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d120      	bne.n	800839e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800835c:	4b48      	ldr	r3, [pc, #288]	; (8008480 <xTaskIncrementTick+0x14c>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d00a      	beq.n	800837c <xTaskIncrementTick+0x48>
	__asm volatile
 8008366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800836a:	f383 8811 	msr	BASEPRI, r3
 800836e:	f3bf 8f6f 	isb	sy
 8008372:	f3bf 8f4f 	dsb	sy
 8008376:	603b      	str	r3, [r7, #0]
}
 8008378:	bf00      	nop
 800837a:	e7fe      	b.n	800837a <xTaskIncrementTick+0x46>
 800837c:	4b40      	ldr	r3, [pc, #256]	; (8008480 <xTaskIncrementTick+0x14c>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	60fb      	str	r3, [r7, #12]
 8008382:	4b40      	ldr	r3, [pc, #256]	; (8008484 <xTaskIncrementTick+0x150>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a3e      	ldr	r2, [pc, #248]	; (8008480 <xTaskIncrementTick+0x14c>)
 8008388:	6013      	str	r3, [r2, #0]
 800838a:	4a3e      	ldr	r2, [pc, #248]	; (8008484 <xTaskIncrementTick+0x150>)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	6013      	str	r3, [r2, #0]
 8008390:	4b3d      	ldr	r3, [pc, #244]	; (8008488 <xTaskIncrementTick+0x154>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	3301      	adds	r3, #1
 8008396:	4a3c      	ldr	r2, [pc, #240]	; (8008488 <xTaskIncrementTick+0x154>)
 8008398:	6013      	str	r3, [r2, #0]
 800839a:	f000 f993 	bl	80086c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800839e:	4b3b      	ldr	r3, [pc, #236]	; (800848c <xTaskIncrementTick+0x158>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	693a      	ldr	r2, [r7, #16]
 80083a4:	429a      	cmp	r2, r3
 80083a6:	d348      	bcc.n	800843a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083a8:	4b35      	ldr	r3, [pc, #212]	; (8008480 <xTaskIncrementTick+0x14c>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d104      	bne.n	80083bc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083b2:	4b36      	ldr	r3, [pc, #216]	; (800848c <xTaskIncrementTick+0x158>)
 80083b4:	f04f 32ff 	mov.w	r2, #4294967295
 80083b8:	601a      	str	r2, [r3, #0]
					break;
 80083ba:	e03e      	b.n	800843a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083bc:	4b30      	ldr	r3, [pc, #192]	; (8008480 <xTaskIncrementTick+0x14c>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	68db      	ldr	r3, [r3, #12]
 80083c2:	68db      	ldr	r3, [r3, #12]
 80083c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80083cc:	693a      	ldr	r2, [r7, #16]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d203      	bcs.n	80083dc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80083d4:	4a2d      	ldr	r2, [pc, #180]	; (800848c <xTaskIncrementTick+0x158>)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80083da:	e02e      	b.n	800843a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	3304      	adds	r3, #4
 80083e0:	4618      	mov	r0, r3
 80083e2:	f7ff fcad 	bl	8007d40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d004      	beq.n	80083f8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	3318      	adds	r3, #24
 80083f2:	4618      	mov	r0, r3
 80083f4:	f7ff fca4 	bl	8007d40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083fc:	2201      	movs	r2, #1
 80083fe:	409a      	lsls	r2, r3
 8008400:	4b23      	ldr	r3, [pc, #140]	; (8008490 <xTaskIncrementTick+0x15c>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4313      	orrs	r3, r2
 8008406:	4a22      	ldr	r2, [pc, #136]	; (8008490 <xTaskIncrementTick+0x15c>)
 8008408:	6013      	str	r3, [r2, #0]
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800840e:	4613      	mov	r3, r2
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	4413      	add	r3, r2
 8008414:	009b      	lsls	r3, r3, #2
 8008416:	4a1f      	ldr	r2, [pc, #124]	; (8008494 <xTaskIncrementTick+0x160>)
 8008418:	441a      	add	r2, r3
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	3304      	adds	r3, #4
 800841e:	4619      	mov	r1, r3
 8008420:	4610      	mov	r0, r2
 8008422:	f7ff fc32 	bl	8007c8a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800842a:	4b1b      	ldr	r3, [pc, #108]	; (8008498 <xTaskIncrementTick+0x164>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008430:	429a      	cmp	r2, r3
 8008432:	d3b9      	bcc.n	80083a8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008434:	2301      	movs	r3, #1
 8008436:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008438:	e7b6      	b.n	80083a8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800843a:	4b17      	ldr	r3, [pc, #92]	; (8008498 <xTaskIncrementTick+0x164>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008440:	4914      	ldr	r1, [pc, #80]	; (8008494 <xTaskIncrementTick+0x160>)
 8008442:	4613      	mov	r3, r2
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	4413      	add	r3, r2
 8008448:	009b      	lsls	r3, r3, #2
 800844a:	440b      	add	r3, r1
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2b01      	cmp	r3, #1
 8008450:	d901      	bls.n	8008456 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8008452:	2301      	movs	r3, #1
 8008454:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008456:	4b11      	ldr	r3, [pc, #68]	; (800849c <xTaskIncrementTick+0x168>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d007      	beq.n	800846e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800845e:	2301      	movs	r3, #1
 8008460:	617b      	str	r3, [r7, #20]
 8008462:	e004      	b.n	800846e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008464:	4b0e      	ldr	r3, [pc, #56]	; (80084a0 <xTaskIncrementTick+0x16c>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	3301      	adds	r3, #1
 800846a:	4a0d      	ldr	r2, [pc, #52]	; (80084a0 <xTaskIncrementTick+0x16c>)
 800846c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800846e:	697b      	ldr	r3, [r7, #20]
}
 8008470:	4618      	mov	r0, r3
 8008472:	3718      	adds	r7, #24
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}
 8008478:	2000096c 	.word	0x2000096c
 800847c:	20000948 	.word	0x20000948
 8008480:	200008fc 	.word	0x200008fc
 8008484:	20000900 	.word	0x20000900
 8008488:	2000095c 	.word	0x2000095c
 800848c:	20000964 	.word	0x20000964
 8008490:	2000094c 	.word	0x2000094c
 8008494:	20000848 	.word	0x20000848
 8008498:	20000844 	.word	0x20000844
 800849c:	20000958 	.word	0x20000958
 80084a0:	20000954 	.word	0x20000954

080084a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80084a4:	b480      	push	{r7}
 80084a6:	b087      	sub	sp, #28
 80084a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80084aa:	4b26      	ldr	r3, [pc, #152]	; (8008544 <vTaskSwitchContext+0xa0>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d003      	beq.n	80084ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80084b2:	4b25      	ldr	r3, [pc, #148]	; (8008548 <vTaskSwitchContext+0xa4>)
 80084b4:	2201      	movs	r2, #1
 80084b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80084b8:	e03f      	b.n	800853a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80084ba:	4b23      	ldr	r3, [pc, #140]	; (8008548 <vTaskSwitchContext+0xa4>)
 80084bc:	2200      	movs	r2, #0
 80084be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084c0:	4b22      	ldr	r3, [pc, #136]	; (800854c <vTaskSwitchContext+0xa8>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	fab3 f383 	clz	r3, r3
 80084cc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80084ce:	7afb      	ldrb	r3, [r7, #11]
 80084d0:	f1c3 031f 	rsb	r3, r3, #31
 80084d4:	617b      	str	r3, [r7, #20]
 80084d6:	491e      	ldr	r1, [pc, #120]	; (8008550 <vTaskSwitchContext+0xac>)
 80084d8:	697a      	ldr	r2, [r7, #20]
 80084da:	4613      	mov	r3, r2
 80084dc:	009b      	lsls	r3, r3, #2
 80084de:	4413      	add	r3, r2
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	440b      	add	r3, r1
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d10a      	bne.n	8008500 <vTaskSwitchContext+0x5c>
	__asm volatile
 80084ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ee:	f383 8811 	msr	BASEPRI, r3
 80084f2:	f3bf 8f6f 	isb	sy
 80084f6:	f3bf 8f4f 	dsb	sy
 80084fa:	607b      	str	r3, [r7, #4]
}
 80084fc:	bf00      	nop
 80084fe:	e7fe      	b.n	80084fe <vTaskSwitchContext+0x5a>
 8008500:	697a      	ldr	r2, [r7, #20]
 8008502:	4613      	mov	r3, r2
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	4413      	add	r3, r2
 8008508:	009b      	lsls	r3, r3, #2
 800850a:	4a11      	ldr	r2, [pc, #68]	; (8008550 <vTaskSwitchContext+0xac>)
 800850c:	4413      	add	r3, r2
 800850e:	613b      	str	r3, [r7, #16]
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	685a      	ldr	r2, [r3, #4]
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	605a      	str	r2, [r3, #4]
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	685a      	ldr	r2, [r3, #4]
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	3308      	adds	r3, #8
 8008522:	429a      	cmp	r2, r3
 8008524:	d104      	bne.n	8008530 <vTaskSwitchContext+0x8c>
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	685b      	ldr	r3, [r3, #4]
 800852a:	685a      	ldr	r2, [r3, #4]
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	605a      	str	r2, [r3, #4]
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	68db      	ldr	r3, [r3, #12]
 8008536:	4a07      	ldr	r2, [pc, #28]	; (8008554 <vTaskSwitchContext+0xb0>)
 8008538:	6013      	str	r3, [r2, #0]
}
 800853a:	bf00      	nop
 800853c:	371c      	adds	r7, #28
 800853e:	46bd      	mov	sp, r7
 8008540:	bc80      	pop	{r7}
 8008542:	4770      	bx	lr
 8008544:	2000096c 	.word	0x2000096c
 8008548:	20000958 	.word	0x20000958
 800854c:	2000094c 	.word	0x2000094c
 8008550:	20000848 	.word	0x20000848
 8008554:	20000844 	.word	0x20000844

08008558 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b082      	sub	sp, #8
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008560:	f000 f852 	bl	8008608 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008564:	4b06      	ldr	r3, [pc, #24]	; (8008580 <prvIdleTask+0x28>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	2b01      	cmp	r3, #1
 800856a:	d9f9      	bls.n	8008560 <prvIdleTask+0x8>
			{
				taskYIELD();
 800856c:	4b05      	ldr	r3, [pc, #20]	; (8008584 <prvIdleTask+0x2c>)
 800856e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008572:	601a      	str	r2, [r3, #0]
 8008574:	f3bf 8f4f 	dsb	sy
 8008578:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800857c:	e7f0      	b.n	8008560 <prvIdleTask+0x8>
 800857e:	bf00      	nop
 8008580:	20000848 	.word	0x20000848
 8008584:	e000ed04 	.word	0xe000ed04

08008588 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b082      	sub	sp, #8
 800858c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800858e:	2300      	movs	r3, #0
 8008590:	607b      	str	r3, [r7, #4]
 8008592:	e00c      	b.n	80085ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008594:	687a      	ldr	r2, [r7, #4]
 8008596:	4613      	mov	r3, r2
 8008598:	009b      	lsls	r3, r3, #2
 800859a:	4413      	add	r3, r2
 800859c:	009b      	lsls	r3, r3, #2
 800859e:	4a12      	ldr	r2, [pc, #72]	; (80085e8 <prvInitialiseTaskLists+0x60>)
 80085a0:	4413      	add	r3, r2
 80085a2:	4618      	mov	r0, r3
 80085a4:	f7ff fb46 	bl	8007c34 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	3301      	adds	r3, #1
 80085ac:	607b      	str	r3, [r7, #4]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2b06      	cmp	r3, #6
 80085b2:	d9ef      	bls.n	8008594 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80085b4:	480d      	ldr	r0, [pc, #52]	; (80085ec <prvInitialiseTaskLists+0x64>)
 80085b6:	f7ff fb3d 	bl	8007c34 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80085ba:	480d      	ldr	r0, [pc, #52]	; (80085f0 <prvInitialiseTaskLists+0x68>)
 80085bc:	f7ff fb3a 	bl	8007c34 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80085c0:	480c      	ldr	r0, [pc, #48]	; (80085f4 <prvInitialiseTaskLists+0x6c>)
 80085c2:	f7ff fb37 	bl	8007c34 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80085c6:	480c      	ldr	r0, [pc, #48]	; (80085f8 <prvInitialiseTaskLists+0x70>)
 80085c8:	f7ff fb34 	bl	8007c34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80085cc:	480b      	ldr	r0, [pc, #44]	; (80085fc <prvInitialiseTaskLists+0x74>)
 80085ce:	f7ff fb31 	bl	8007c34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80085d2:	4b0b      	ldr	r3, [pc, #44]	; (8008600 <prvInitialiseTaskLists+0x78>)
 80085d4:	4a05      	ldr	r2, [pc, #20]	; (80085ec <prvInitialiseTaskLists+0x64>)
 80085d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80085d8:	4b0a      	ldr	r3, [pc, #40]	; (8008604 <prvInitialiseTaskLists+0x7c>)
 80085da:	4a05      	ldr	r2, [pc, #20]	; (80085f0 <prvInitialiseTaskLists+0x68>)
 80085dc:	601a      	str	r2, [r3, #0]
}
 80085de:	bf00      	nop
 80085e0:	3708      	adds	r7, #8
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}
 80085e6:	bf00      	nop
 80085e8:	20000848 	.word	0x20000848
 80085ec:	200008d4 	.word	0x200008d4
 80085f0:	200008e8 	.word	0x200008e8
 80085f4:	20000904 	.word	0x20000904
 80085f8:	20000918 	.word	0x20000918
 80085fc:	20000930 	.word	0x20000930
 8008600:	200008fc 	.word	0x200008fc
 8008604:	20000900 	.word	0x20000900

08008608 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b082      	sub	sp, #8
 800860c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800860e:	e019      	b.n	8008644 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008610:	f000 f9ec 	bl	80089ec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008614:	4b10      	ldr	r3, [pc, #64]	; (8008658 <prvCheckTasksWaitingTermination+0x50>)
 8008616:	68db      	ldr	r3, [r3, #12]
 8008618:	68db      	ldr	r3, [r3, #12]
 800861a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	3304      	adds	r3, #4
 8008620:	4618      	mov	r0, r3
 8008622:	f7ff fb8d 	bl	8007d40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008626:	4b0d      	ldr	r3, [pc, #52]	; (800865c <prvCheckTasksWaitingTermination+0x54>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	3b01      	subs	r3, #1
 800862c:	4a0b      	ldr	r2, [pc, #44]	; (800865c <prvCheckTasksWaitingTermination+0x54>)
 800862e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008630:	4b0b      	ldr	r3, [pc, #44]	; (8008660 <prvCheckTasksWaitingTermination+0x58>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	3b01      	subs	r3, #1
 8008636:	4a0a      	ldr	r2, [pc, #40]	; (8008660 <prvCheckTasksWaitingTermination+0x58>)
 8008638:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800863a:	f000 fa07 	bl	8008a4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 f810 	bl	8008664 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008644:	4b06      	ldr	r3, [pc, #24]	; (8008660 <prvCheckTasksWaitingTermination+0x58>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d1e1      	bne.n	8008610 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800864c:	bf00      	nop
 800864e:	bf00      	nop
 8008650:	3708      	adds	r7, #8
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
 8008656:	bf00      	nop
 8008658:	20000918 	.word	0x20000918
 800865c:	20000944 	.word	0x20000944
 8008660:	2000092c 	.word	0x2000092c

08008664 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008672:	2b00      	cmp	r3, #0
 8008674:	d108      	bne.n	8008688 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800867a:	4618      	mov	r0, r3
 800867c:	f000 fb44 	bl	8008d08 <vPortFree>
				vPortFree( pxTCB );
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f000 fb41 	bl	8008d08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008686:	e018      	b.n	80086ba <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800868e:	2b01      	cmp	r3, #1
 8008690:	d103      	bne.n	800869a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f000 fb38 	bl	8008d08 <vPortFree>
	}
 8008698:	e00f      	b.n	80086ba <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80086a0:	2b02      	cmp	r3, #2
 80086a2:	d00a      	beq.n	80086ba <prvDeleteTCB+0x56>
	__asm volatile
 80086a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a8:	f383 8811 	msr	BASEPRI, r3
 80086ac:	f3bf 8f6f 	isb	sy
 80086b0:	f3bf 8f4f 	dsb	sy
 80086b4:	60fb      	str	r3, [r7, #12]
}
 80086b6:	bf00      	nop
 80086b8:	e7fe      	b.n	80086b8 <prvDeleteTCB+0x54>
	}
 80086ba:	bf00      	nop
 80086bc:	3710      	adds	r7, #16
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
	...

080086c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80086c4:	b480      	push	{r7}
 80086c6:	b083      	sub	sp, #12
 80086c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086ca:	4b0c      	ldr	r3, [pc, #48]	; (80086fc <prvResetNextTaskUnblockTime+0x38>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d104      	bne.n	80086de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80086d4:	4b0a      	ldr	r3, [pc, #40]	; (8008700 <prvResetNextTaskUnblockTime+0x3c>)
 80086d6:	f04f 32ff 	mov.w	r2, #4294967295
 80086da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80086dc:	e008      	b.n	80086f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086de:	4b07      	ldr	r3, [pc, #28]	; (80086fc <prvResetNextTaskUnblockTime+0x38>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	68db      	ldr	r3, [r3, #12]
 80086e4:	68db      	ldr	r3, [r3, #12]
 80086e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	4a04      	ldr	r2, [pc, #16]	; (8008700 <prvResetNextTaskUnblockTime+0x3c>)
 80086ee:	6013      	str	r3, [r2, #0]
}
 80086f0:	bf00      	nop
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bc80      	pop	{r7}
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop
 80086fc:	200008fc 	.word	0x200008fc
 8008700:	20000964 	.word	0x20000964

08008704 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008704:	b480      	push	{r7}
 8008706:	b083      	sub	sp, #12
 8008708:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800870a:	4b0b      	ldr	r3, [pc, #44]	; (8008738 <xTaskGetSchedulerState+0x34>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d102      	bne.n	8008718 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008712:	2301      	movs	r3, #1
 8008714:	607b      	str	r3, [r7, #4]
 8008716:	e008      	b.n	800872a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008718:	4b08      	ldr	r3, [pc, #32]	; (800873c <xTaskGetSchedulerState+0x38>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d102      	bne.n	8008726 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008720:	2302      	movs	r3, #2
 8008722:	607b      	str	r3, [r7, #4]
 8008724:	e001      	b.n	800872a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008726:	2300      	movs	r3, #0
 8008728:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800872a:	687b      	ldr	r3, [r7, #4]
	}
 800872c:	4618      	mov	r0, r3
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	bc80      	pop	{r7}
 8008734:	4770      	bx	lr
 8008736:	bf00      	nop
 8008738:	20000950 	.word	0x20000950
 800873c:	2000096c 	.word	0x2000096c

08008740 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b084      	sub	sp, #16
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800874a:	4b29      	ldr	r3, [pc, #164]	; (80087f0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008750:	4b28      	ldr	r3, [pc, #160]	; (80087f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	3304      	adds	r3, #4
 8008756:	4618      	mov	r0, r3
 8008758:	f7ff faf2 	bl	8007d40 <uxListRemove>
 800875c:	4603      	mov	r3, r0
 800875e:	2b00      	cmp	r3, #0
 8008760:	d10b      	bne.n	800877a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008762:	4b24      	ldr	r3, [pc, #144]	; (80087f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008768:	2201      	movs	r2, #1
 800876a:	fa02 f303 	lsl.w	r3, r2, r3
 800876e:	43da      	mvns	r2, r3
 8008770:	4b21      	ldr	r3, [pc, #132]	; (80087f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4013      	ands	r3, r2
 8008776:	4a20      	ldr	r2, [pc, #128]	; (80087f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008778:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008780:	d10a      	bne.n	8008798 <prvAddCurrentTaskToDelayedList+0x58>
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d007      	beq.n	8008798 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008788:	4b1a      	ldr	r3, [pc, #104]	; (80087f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	3304      	adds	r3, #4
 800878e:	4619      	mov	r1, r3
 8008790:	481a      	ldr	r0, [pc, #104]	; (80087fc <prvAddCurrentTaskToDelayedList+0xbc>)
 8008792:	f7ff fa7a 	bl	8007c8a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008796:	e026      	b.n	80087e6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4413      	add	r3, r2
 800879e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80087a0:	4b14      	ldr	r3, [pc, #80]	; (80087f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	68ba      	ldr	r2, [r7, #8]
 80087a6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80087a8:	68ba      	ldr	r2, [r7, #8]
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	429a      	cmp	r2, r3
 80087ae:	d209      	bcs.n	80087c4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087b0:	4b13      	ldr	r3, [pc, #76]	; (8008800 <prvAddCurrentTaskToDelayedList+0xc0>)
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	4b0f      	ldr	r3, [pc, #60]	; (80087f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	3304      	adds	r3, #4
 80087ba:	4619      	mov	r1, r3
 80087bc:	4610      	mov	r0, r2
 80087be:	f7ff fa87 	bl	8007cd0 <vListInsert>
}
 80087c2:	e010      	b.n	80087e6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087c4:	4b0f      	ldr	r3, [pc, #60]	; (8008804 <prvAddCurrentTaskToDelayedList+0xc4>)
 80087c6:	681a      	ldr	r2, [r3, #0]
 80087c8:	4b0a      	ldr	r3, [pc, #40]	; (80087f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	3304      	adds	r3, #4
 80087ce:	4619      	mov	r1, r3
 80087d0:	4610      	mov	r0, r2
 80087d2:	f7ff fa7d 	bl	8007cd0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80087d6:	4b0c      	ldr	r3, [pc, #48]	; (8008808 <prvAddCurrentTaskToDelayedList+0xc8>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	68ba      	ldr	r2, [r7, #8]
 80087dc:	429a      	cmp	r2, r3
 80087de:	d202      	bcs.n	80087e6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80087e0:	4a09      	ldr	r2, [pc, #36]	; (8008808 <prvAddCurrentTaskToDelayedList+0xc8>)
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	6013      	str	r3, [r2, #0]
}
 80087e6:	bf00      	nop
 80087e8:	3710      	adds	r7, #16
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}
 80087ee:	bf00      	nop
 80087f0:	20000948 	.word	0x20000948
 80087f4:	20000844 	.word	0x20000844
 80087f8:	2000094c 	.word	0x2000094c
 80087fc:	20000930 	.word	0x20000930
 8008800:	20000900 	.word	0x20000900
 8008804:	200008fc 	.word	0x200008fc
 8008808:	20000964 	.word	0x20000964

0800880c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800880c:	b480      	push	{r7}
 800880e:	b085      	sub	sp, #20
 8008810:	af00      	add	r7, sp, #0
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	3b04      	subs	r3, #4
 800881c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008824:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	3b04      	subs	r3, #4
 800882a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	f023 0201 	bic.w	r2, r3, #1
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	3b04      	subs	r3, #4
 800883a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800883c:	4a08      	ldr	r2, [pc, #32]	; (8008860 <pxPortInitialiseStack+0x54>)
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	3b14      	subs	r3, #20
 8008846:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	3b20      	subs	r3, #32
 8008852:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008854:	68fb      	ldr	r3, [r7, #12]
}
 8008856:	4618      	mov	r0, r3
 8008858:	3714      	adds	r7, #20
 800885a:	46bd      	mov	sp, r7
 800885c:	bc80      	pop	{r7}
 800885e:	4770      	bx	lr
 8008860:	08008865 	.word	0x08008865

08008864 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008864:	b480      	push	{r7}
 8008866:	b085      	sub	sp, #20
 8008868:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800886a:	2300      	movs	r3, #0
 800886c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800886e:	4b12      	ldr	r3, [pc, #72]	; (80088b8 <prvTaskExitError+0x54>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008876:	d00a      	beq.n	800888e <prvTaskExitError+0x2a>
	__asm volatile
 8008878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800887c:	f383 8811 	msr	BASEPRI, r3
 8008880:	f3bf 8f6f 	isb	sy
 8008884:	f3bf 8f4f 	dsb	sy
 8008888:	60fb      	str	r3, [r7, #12]
}
 800888a:	bf00      	nop
 800888c:	e7fe      	b.n	800888c <prvTaskExitError+0x28>
	__asm volatile
 800888e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008892:	f383 8811 	msr	BASEPRI, r3
 8008896:	f3bf 8f6f 	isb	sy
 800889a:	f3bf 8f4f 	dsb	sy
 800889e:	60bb      	str	r3, [r7, #8]
}
 80088a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80088a2:	bf00      	nop
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d0fc      	beq.n	80088a4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80088aa:	bf00      	nop
 80088ac:	bf00      	nop
 80088ae:	3714      	adds	r7, #20
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bc80      	pop	{r7}
 80088b4:	4770      	bx	lr
 80088b6:	bf00      	nop
 80088b8:	200000a4 	.word	0x200000a4
 80088bc:	00000000 	.word	0x00000000

080088c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80088c0:	4b07      	ldr	r3, [pc, #28]	; (80088e0 <pxCurrentTCBConst2>)
 80088c2:	6819      	ldr	r1, [r3, #0]
 80088c4:	6808      	ldr	r0, [r1, #0]
 80088c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80088ca:	f380 8809 	msr	PSP, r0
 80088ce:	f3bf 8f6f 	isb	sy
 80088d2:	f04f 0000 	mov.w	r0, #0
 80088d6:	f380 8811 	msr	BASEPRI, r0
 80088da:	f04e 0e0d 	orr.w	lr, lr, #13
 80088de:	4770      	bx	lr

080088e0 <pxCurrentTCBConst2>:
 80088e0:	20000844 	.word	0x20000844
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80088e4:	bf00      	nop
 80088e6:	bf00      	nop

080088e8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80088e8:	4806      	ldr	r0, [pc, #24]	; (8008904 <prvPortStartFirstTask+0x1c>)
 80088ea:	6800      	ldr	r0, [r0, #0]
 80088ec:	6800      	ldr	r0, [r0, #0]
 80088ee:	f380 8808 	msr	MSP, r0
 80088f2:	b662      	cpsie	i
 80088f4:	b661      	cpsie	f
 80088f6:	f3bf 8f4f 	dsb	sy
 80088fa:	f3bf 8f6f 	isb	sy
 80088fe:	df00      	svc	0
 8008900:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008902:	bf00      	nop
 8008904:	e000ed08 	.word	0xe000ed08

08008908 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b084      	sub	sp, #16
 800890c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800890e:	4b32      	ldr	r3, [pc, #200]	; (80089d8 <xPortStartScheduler+0xd0>)
 8008910:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	781b      	ldrb	r3, [r3, #0]
 8008916:	b2db      	uxtb	r3, r3
 8008918:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	22ff      	movs	r2, #255	; 0xff
 800891e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	781b      	ldrb	r3, [r3, #0]
 8008924:	b2db      	uxtb	r3, r3
 8008926:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008928:	78fb      	ldrb	r3, [r7, #3]
 800892a:	b2db      	uxtb	r3, r3
 800892c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008930:	b2da      	uxtb	r2, r3
 8008932:	4b2a      	ldr	r3, [pc, #168]	; (80089dc <xPortStartScheduler+0xd4>)
 8008934:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008936:	4b2a      	ldr	r3, [pc, #168]	; (80089e0 <xPortStartScheduler+0xd8>)
 8008938:	2207      	movs	r2, #7
 800893a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800893c:	e009      	b.n	8008952 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800893e:	4b28      	ldr	r3, [pc, #160]	; (80089e0 <xPortStartScheduler+0xd8>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	3b01      	subs	r3, #1
 8008944:	4a26      	ldr	r2, [pc, #152]	; (80089e0 <xPortStartScheduler+0xd8>)
 8008946:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008948:	78fb      	ldrb	r3, [r7, #3]
 800894a:	b2db      	uxtb	r3, r3
 800894c:	005b      	lsls	r3, r3, #1
 800894e:	b2db      	uxtb	r3, r3
 8008950:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008952:	78fb      	ldrb	r3, [r7, #3]
 8008954:	b2db      	uxtb	r3, r3
 8008956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800895a:	2b80      	cmp	r3, #128	; 0x80
 800895c:	d0ef      	beq.n	800893e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800895e:	4b20      	ldr	r3, [pc, #128]	; (80089e0 <xPortStartScheduler+0xd8>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f1c3 0307 	rsb	r3, r3, #7
 8008966:	2b04      	cmp	r3, #4
 8008968:	d00a      	beq.n	8008980 <xPortStartScheduler+0x78>
	__asm volatile
 800896a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800896e:	f383 8811 	msr	BASEPRI, r3
 8008972:	f3bf 8f6f 	isb	sy
 8008976:	f3bf 8f4f 	dsb	sy
 800897a:	60bb      	str	r3, [r7, #8]
}
 800897c:	bf00      	nop
 800897e:	e7fe      	b.n	800897e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008980:	4b17      	ldr	r3, [pc, #92]	; (80089e0 <xPortStartScheduler+0xd8>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	021b      	lsls	r3, r3, #8
 8008986:	4a16      	ldr	r2, [pc, #88]	; (80089e0 <xPortStartScheduler+0xd8>)
 8008988:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800898a:	4b15      	ldr	r3, [pc, #84]	; (80089e0 <xPortStartScheduler+0xd8>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008992:	4a13      	ldr	r2, [pc, #76]	; (80089e0 <xPortStartScheduler+0xd8>)
 8008994:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	b2da      	uxtb	r2, r3
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800899e:	4b11      	ldr	r3, [pc, #68]	; (80089e4 <xPortStartScheduler+0xdc>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a10      	ldr	r2, [pc, #64]	; (80089e4 <xPortStartScheduler+0xdc>)
 80089a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80089a8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80089aa:	4b0e      	ldr	r3, [pc, #56]	; (80089e4 <xPortStartScheduler+0xdc>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a0d      	ldr	r2, [pc, #52]	; (80089e4 <xPortStartScheduler+0xdc>)
 80089b0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80089b4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80089b6:	f000 f8b9 	bl	8008b2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80089ba:	4b0b      	ldr	r3, [pc, #44]	; (80089e8 <xPortStartScheduler+0xe0>)
 80089bc:	2200      	movs	r2, #0
 80089be:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80089c0:	f7ff ff92 	bl	80088e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80089c4:	f7ff fd6e 	bl	80084a4 <vTaskSwitchContext>
	prvTaskExitError();
 80089c8:	f7ff ff4c 	bl	8008864 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80089cc:	2300      	movs	r3, #0
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3710      	adds	r7, #16
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	e000e400 	.word	0xe000e400
 80089dc:	20000970 	.word	0x20000970
 80089e0:	20000974 	.word	0x20000974
 80089e4:	e000ed20 	.word	0xe000ed20
 80089e8:	200000a4 	.word	0x200000a4

080089ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
	__asm volatile
 80089f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089f6:	f383 8811 	msr	BASEPRI, r3
 80089fa:	f3bf 8f6f 	isb	sy
 80089fe:	f3bf 8f4f 	dsb	sy
 8008a02:	607b      	str	r3, [r7, #4]
}
 8008a04:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008a06:	4b0f      	ldr	r3, [pc, #60]	; (8008a44 <vPortEnterCritical+0x58>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	4a0d      	ldr	r2, [pc, #52]	; (8008a44 <vPortEnterCritical+0x58>)
 8008a0e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008a10:	4b0c      	ldr	r3, [pc, #48]	; (8008a44 <vPortEnterCritical+0x58>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	d10f      	bne.n	8008a38 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008a18:	4b0b      	ldr	r3, [pc, #44]	; (8008a48 <vPortEnterCritical+0x5c>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d00a      	beq.n	8008a38 <vPortEnterCritical+0x4c>
	__asm volatile
 8008a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a26:	f383 8811 	msr	BASEPRI, r3
 8008a2a:	f3bf 8f6f 	isb	sy
 8008a2e:	f3bf 8f4f 	dsb	sy
 8008a32:	603b      	str	r3, [r7, #0]
}
 8008a34:	bf00      	nop
 8008a36:	e7fe      	b.n	8008a36 <vPortEnterCritical+0x4a>
	}
}
 8008a38:	bf00      	nop
 8008a3a:	370c      	adds	r7, #12
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bc80      	pop	{r7}
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	200000a4 	.word	0x200000a4
 8008a48:	e000ed04 	.word	0xe000ed04

08008a4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008a52:	4b11      	ldr	r3, [pc, #68]	; (8008a98 <vPortExitCritical+0x4c>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d10a      	bne.n	8008a70 <vPortExitCritical+0x24>
	__asm volatile
 8008a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a5e:	f383 8811 	msr	BASEPRI, r3
 8008a62:	f3bf 8f6f 	isb	sy
 8008a66:	f3bf 8f4f 	dsb	sy
 8008a6a:	607b      	str	r3, [r7, #4]
}
 8008a6c:	bf00      	nop
 8008a6e:	e7fe      	b.n	8008a6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008a70:	4b09      	ldr	r3, [pc, #36]	; (8008a98 <vPortExitCritical+0x4c>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	3b01      	subs	r3, #1
 8008a76:	4a08      	ldr	r2, [pc, #32]	; (8008a98 <vPortExitCritical+0x4c>)
 8008a78:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008a7a:	4b07      	ldr	r3, [pc, #28]	; (8008a98 <vPortExitCritical+0x4c>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d105      	bne.n	8008a8e <vPortExitCritical+0x42>
 8008a82:	2300      	movs	r3, #0
 8008a84:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008a8c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008a8e:	bf00      	nop
 8008a90:	370c      	adds	r7, #12
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bc80      	pop	{r7}
 8008a96:	4770      	bx	lr
 8008a98:	200000a4 	.word	0x200000a4
 8008a9c:	00000000 	.word	0x00000000

08008aa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008aa0:	f3ef 8009 	mrs	r0, PSP
 8008aa4:	f3bf 8f6f 	isb	sy
 8008aa8:	4b0d      	ldr	r3, [pc, #52]	; (8008ae0 <pxCurrentTCBConst>)
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008ab0:	6010      	str	r0, [r2, #0]
 8008ab2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008ab6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008aba:	f380 8811 	msr	BASEPRI, r0
 8008abe:	f7ff fcf1 	bl	80084a4 <vTaskSwitchContext>
 8008ac2:	f04f 0000 	mov.w	r0, #0
 8008ac6:	f380 8811 	msr	BASEPRI, r0
 8008aca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008ace:	6819      	ldr	r1, [r3, #0]
 8008ad0:	6808      	ldr	r0, [r1, #0]
 8008ad2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008ad6:	f380 8809 	msr	PSP, r0
 8008ada:	f3bf 8f6f 	isb	sy
 8008ade:	4770      	bx	lr

08008ae0 <pxCurrentTCBConst>:
 8008ae0:	20000844 	.word	0x20000844
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ae4:	bf00      	nop
 8008ae6:	bf00      	nop

08008ae8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b082      	sub	sp, #8
 8008aec:	af00      	add	r7, sp, #0
	__asm volatile
 8008aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af2:	f383 8811 	msr	BASEPRI, r3
 8008af6:	f3bf 8f6f 	isb	sy
 8008afa:	f3bf 8f4f 	dsb	sy
 8008afe:	607b      	str	r3, [r7, #4]
}
 8008b00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008b02:	f7ff fc17 	bl	8008334 <xTaskIncrementTick>
 8008b06:	4603      	mov	r3, r0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d003      	beq.n	8008b14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008b0c:	4b06      	ldr	r3, [pc, #24]	; (8008b28 <xPortSysTickHandler+0x40>)
 8008b0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b12:	601a      	str	r2, [r3, #0]
 8008b14:	2300      	movs	r3, #0
 8008b16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	f383 8811 	msr	BASEPRI, r3
}
 8008b1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008b20:	bf00      	nop
 8008b22:	3708      	adds	r7, #8
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	e000ed04 	.word	0xe000ed04

08008b2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008b30:	4b0a      	ldr	r3, [pc, #40]	; (8008b5c <vPortSetupTimerInterrupt+0x30>)
 8008b32:	2200      	movs	r2, #0
 8008b34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008b36:	4b0a      	ldr	r3, [pc, #40]	; (8008b60 <vPortSetupTimerInterrupt+0x34>)
 8008b38:	2200      	movs	r2, #0
 8008b3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008b3c:	4b09      	ldr	r3, [pc, #36]	; (8008b64 <vPortSetupTimerInterrupt+0x38>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a09      	ldr	r2, [pc, #36]	; (8008b68 <vPortSetupTimerInterrupt+0x3c>)
 8008b42:	fba2 2303 	umull	r2, r3, r2, r3
 8008b46:	099b      	lsrs	r3, r3, #6
 8008b48:	4a08      	ldr	r2, [pc, #32]	; (8008b6c <vPortSetupTimerInterrupt+0x40>)
 8008b4a:	3b01      	subs	r3, #1
 8008b4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008b4e:	4b03      	ldr	r3, [pc, #12]	; (8008b5c <vPortSetupTimerInterrupt+0x30>)
 8008b50:	2207      	movs	r2, #7
 8008b52:	601a      	str	r2, [r3, #0]
}
 8008b54:	bf00      	nop
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bc80      	pop	{r7}
 8008b5a:	4770      	bx	lr
 8008b5c:	e000e010 	.word	0xe000e010
 8008b60:	e000e018 	.word	0xe000e018
 8008b64:	20000098 	.word	0x20000098
 8008b68:	10624dd3 	.word	0x10624dd3
 8008b6c:	e000e014 	.word	0xe000e014

08008b70 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b08a      	sub	sp, #40	; 0x28
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008b7c:	f7ff fb30 	bl	80081e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008b80:	4b5b      	ldr	r3, [pc, #364]	; (8008cf0 <pvPortMalloc+0x180>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d101      	bne.n	8008b8c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008b88:	f000 f920 	bl	8008dcc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b8c:	4b59      	ldr	r3, [pc, #356]	; (8008cf4 <pvPortMalloc+0x184>)
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4013      	ands	r3, r2
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	f040 8093 	bne.w	8008cc0 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d01d      	beq.n	8008bdc <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008ba0:	2208      	movs	r2, #8
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	4413      	add	r3, r2
 8008ba6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f003 0307 	and.w	r3, r3, #7
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d014      	beq.n	8008bdc <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f023 0307 	bic.w	r3, r3, #7
 8008bb8:	3308      	adds	r3, #8
 8008bba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f003 0307 	and.w	r3, r3, #7
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d00a      	beq.n	8008bdc <pvPortMalloc+0x6c>
	__asm volatile
 8008bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bca:	f383 8811 	msr	BASEPRI, r3
 8008bce:	f3bf 8f6f 	isb	sy
 8008bd2:	f3bf 8f4f 	dsb	sy
 8008bd6:	617b      	str	r3, [r7, #20]
}
 8008bd8:	bf00      	nop
 8008bda:	e7fe      	b.n	8008bda <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d06e      	beq.n	8008cc0 <pvPortMalloc+0x150>
 8008be2:	4b45      	ldr	r3, [pc, #276]	; (8008cf8 <pvPortMalloc+0x188>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	687a      	ldr	r2, [r7, #4]
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d869      	bhi.n	8008cc0 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008bec:	4b43      	ldr	r3, [pc, #268]	; (8008cfc <pvPortMalloc+0x18c>)
 8008bee:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008bf0:	4b42      	ldr	r3, [pc, #264]	; (8008cfc <pvPortMalloc+0x18c>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008bf6:	e004      	b.n	8008c02 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bfa:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	687a      	ldr	r2, [r7, #4]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d903      	bls.n	8008c14 <pvPortMalloc+0xa4>
 8008c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d1f1      	bne.n	8008bf8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008c14:	4b36      	ldr	r3, [pc, #216]	; (8008cf0 <pvPortMalloc+0x180>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d050      	beq.n	8008cc0 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008c1e:	6a3b      	ldr	r3, [r7, #32]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	2208      	movs	r2, #8
 8008c24:	4413      	add	r3, r2
 8008c26:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	6a3b      	ldr	r3, [r7, #32]
 8008c2e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c32:	685a      	ldr	r2, [r3, #4]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	1ad2      	subs	r2, r2, r3
 8008c38:	2308      	movs	r3, #8
 8008c3a:	005b      	lsls	r3, r3, #1
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d91f      	bls.n	8008c80 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008c40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4413      	add	r3, r2
 8008c46:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c48:	69bb      	ldr	r3, [r7, #24]
 8008c4a:	f003 0307 	and.w	r3, r3, #7
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00a      	beq.n	8008c68 <pvPortMalloc+0xf8>
	__asm volatile
 8008c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c56:	f383 8811 	msr	BASEPRI, r3
 8008c5a:	f3bf 8f6f 	isb	sy
 8008c5e:	f3bf 8f4f 	dsb	sy
 8008c62:	613b      	str	r3, [r7, #16]
}
 8008c64:	bf00      	nop
 8008c66:	e7fe      	b.n	8008c66 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6a:	685a      	ldr	r2, [r3, #4]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	1ad2      	subs	r2, r2, r3
 8008c70:	69bb      	ldr	r3, [r7, #24]
 8008c72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c76:	687a      	ldr	r2, [r7, #4]
 8008c78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008c7a:	69b8      	ldr	r0, [r7, #24]
 8008c7c:	f000 f908 	bl	8008e90 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008c80:	4b1d      	ldr	r3, [pc, #116]	; (8008cf8 <pvPortMalloc+0x188>)
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	1ad3      	subs	r3, r2, r3
 8008c8a:	4a1b      	ldr	r2, [pc, #108]	; (8008cf8 <pvPortMalloc+0x188>)
 8008c8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008c8e:	4b1a      	ldr	r3, [pc, #104]	; (8008cf8 <pvPortMalloc+0x188>)
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	4b1b      	ldr	r3, [pc, #108]	; (8008d00 <pvPortMalloc+0x190>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	429a      	cmp	r2, r3
 8008c98:	d203      	bcs.n	8008ca2 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008c9a:	4b17      	ldr	r3, [pc, #92]	; (8008cf8 <pvPortMalloc+0x188>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a18      	ldr	r2, [pc, #96]	; (8008d00 <pvPortMalloc+0x190>)
 8008ca0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	4b13      	ldr	r3, [pc, #76]	; (8008cf4 <pvPortMalloc+0x184>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	431a      	orrs	r2, r3
 8008cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008cb6:	4b13      	ldr	r3, [pc, #76]	; (8008d04 <pvPortMalloc+0x194>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	3301      	adds	r3, #1
 8008cbc:	4a11      	ldr	r2, [pc, #68]	; (8008d04 <pvPortMalloc+0x194>)
 8008cbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008cc0:	f7ff fa9c 	bl	80081fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cc4:	69fb      	ldr	r3, [r7, #28]
 8008cc6:	f003 0307 	and.w	r3, r3, #7
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d00a      	beq.n	8008ce4 <pvPortMalloc+0x174>
	__asm volatile
 8008cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cd2:	f383 8811 	msr	BASEPRI, r3
 8008cd6:	f3bf 8f6f 	isb	sy
 8008cda:	f3bf 8f4f 	dsb	sy
 8008cde:	60fb      	str	r3, [r7, #12]
}
 8008ce0:	bf00      	nop
 8008ce2:	e7fe      	b.n	8008ce2 <pvPortMalloc+0x172>
	return pvReturn;
 8008ce4:	69fb      	ldr	r3, [r7, #28]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3728      	adds	r7, #40	; 0x28
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}
 8008cee:	bf00      	nop
 8008cf0:	20001580 	.word	0x20001580
 8008cf4:	20001594 	.word	0x20001594
 8008cf8:	20001584 	.word	0x20001584
 8008cfc:	20001578 	.word	0x20001578
 8008d00:	20001588 	.word	0x20001588
 8008d04:	2000158c 	.word	0x2000158c

08008d08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b086      	sub	sp, #24
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d04d      	beq.n	8008db6 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008d1a:	2308      	movs	r3, #8
 8008d1c:	425b      	negs	r3, r3
 8008d1e:	697a      	ldr	r2, [r7, #20]
 8008d20:	4413      	add	r3, r2
 8008d22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	685a      	ldr	r2, [r3, #4]
 8008d2c:	4b24      	ldr	r3, [pc, #144]	; (8008dc0 <vPortFree+0xb8>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4013      	ands	r3, r2
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d10a      	bne.n	8008d4c <vPortFree+0x44>
	__asm volatile
 8008d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d3a:	f383 8811 	msr	BASEPRI, r3
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f3bf 8f4f 	dsb	sy
 8008d46:	60fb      	str	r3, [r7, #12]
}
 8008d48:	bf00      	nop
 8008d4a:	e7fe      	b.n	8008d4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d00a      	beq.n	8008d6a <vPortFree+0x62>
	__asm volatile
 8008d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d58:	f383 8811 	msr	BASEPRI, r3
 8008d5c:	f3bf 8f6f 	isb	sy
 8008d60:	f3bf 8f4f 	dsb	sy
 8008d64:	60bb      	str	r3, [r7, #8]
}
 8008d66:	bf00      	nop
 8008d68:	e7fe      	b.n	8008d68 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	685a      	ldr	r2, [r3, #4]
 8008d6e:	4b14      	ldr	r3, [pc, #80]	; (8008dc0 <vPortFree+0xb8>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4013      	ands	r3, r2
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d01e      	beq.n	8008db6 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d11a      	bne.n	8008db6 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	685a      	ldr	r2, [r3, #4]
 8008d84:	4b0e      	ldr	r3, [pc, #56]	; (8008dc0 <vPortFree+0xb8>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	43db      	mvns	r3, r3
 8008d8a:	401a      	ands	r2, r3
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008d90:	f7ff fa26 	bl	80081e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	685a      	ldr	r2, [r3, #4]
 8008d98:	4b0a      	ldr	r3, [pc, #40]	; (8008dc4 <vPortFree+0xbc>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4413      	add	r3, r2
 8008d9e:	4a09      	ldr	r2, [pc, #36]	; (8008dc4 <vPortFree+0xbc>)
 8008da0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008da2:	6938      	ldr	r0, [r7, #16]
 8008da4:	f000 f874 	bl	8008e90 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008da8:	4b07      	ldr	r3, [pc, #28]	; (8008dc8 <vPortFree+0xc0>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	3301      	adds	r3, #1
 8008dae:	4a06      	ldr	r2, [pc, #24]	; (8008dc8 <vPortFree+0xc0>)
 8008db0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008db2:	f7ff fa23 	bl	80081fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008db6:	bf00      	nop
 8008db8:	3718      	adds	r7, #24
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}
 8008dbe:	bf00      	nop
 8008dc0:	20001594 	.word	0x20001594
 8008dc4:	20001584 	.word	0x20001584
 8008dc8:	20001590 	.word	0x20001590

08008dcc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008dd2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008dd6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008dd8:	4b27      	ldr	r3, [pc, #156]	; (8008e78 <prvHeapInit+0xac>)
 8008dda:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f003 0307 	and.w	r3, r3, #7
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d00c      	beq.n	8008e00 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	3307      	adds	r3, #7
 8008dea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f023 0307 	bic.w	r3, r3, #7
 8008df2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008df4:	68ba      	ldr	r2, [r7, #8]
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	1ad3      	subs	r3, r2, r3
 8008dfa:	4a1f      	ldr	r2, [pc, #124]	; (8008e78 <prvHeapInit+0xac>)
 8008dfc:	4413      	add	r3, r2
 8008dfe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008e04:	4a1d      	ldr	r2, [pc, #116]	; (8008e7c <prvHeapInit+0xb0>)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008e0a:	4b1c      	ldr	r3, [pc, #112]	; (8008e7c <prvHeapInit+0xb0>)
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	68ba      	ldr	r2, [r7, #8]
 8008e14:	4413      	add	r3, r2
 8008e16:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008e18:	2208      	movs	r2, #8
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	1a9b      	subs	r3, r3, r2
 8008e1e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f023 0307 	bic.w	r3, r3, #7
 8008e26:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	4a15      	ldr	r2, [pc, #84]	; (8008e80 <prvHeapInit+0xb4>)
 8008e2c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008e2e:	4b14      	ldr	r3, [pc, #80]	; (8008e80 <prvHeapInit+0xb4>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2200      	movs	r2, #0
 8008e34:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008e36:	4b12      	ldr	r3, [pc, #72]	; (8008e80 <prvHeapInit+0xb4>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	68fa      	ldr	r2, [r7, #12]
 8008e46:	1ad2      	subs	r2, r2, r3
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008e4c:	4b0c      	ldr	r3, [pc, #48]	; (8008e80 <prvHeapInit+0xb4>)
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	4a0a      	ldr	r2, [pc, #40]	; (8008e84 <prvHeapInit+0xb8>)
 8008e5a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	4a09      	ldr	r2, [pc, #36]	; (8008e88 <prvHeapInit+0xbc>)
 8008e62:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008e64:	4b09      	ldr	r3, [pc, #36]	; (8008e8c <prvHeapInit+0xc0>)
 8008e66:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008e6a:	601a      	str	r2, [r3, #0]
}
 8008e6c:	bf00      	nop
 8008e6e:	3714      	adds	r7, #20
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bc80      	pop	{r7}
 8008e74:	4770      	bx	lr
 8008e76:	bf00      	nop
 8008e78:	20000978 	.word	0x20000978
 8008e7c:	20001578 	.word	0x20001578
 8008e80:	20001580 	.word	0x20001580
 8008e84:	20001588 	.word	0x20001588
 8008e88:	20001584 	.word	0x20001584
 8008e8c:	20001594 	.word	0x20001594

08008e90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008e90:	b480      	push	{r7}
 8008e92:	b085      	sub	sp, #20
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e98:	4b27      	ldr	r3, [pc, #156]	; (8008f38 <prvInsertBlockIntoFreeList+0xa8>)
 8008e9a:	60fb      	str	r3, [r7, #12]
 8008e9c:	e002      	b.n	8008ea4 <prvInsertBlockIntoFreeList+0x14>
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	60fb      	str	r3, [r7, #12]
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	687a      	ldr	r2, [r7, #4]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d8f7      	bhi.n	8008e9e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	68ba      	ldr	r2, [r7, #8]
 8008eb8:	4413      	add	r3, r2
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	429a      	cmp	r2, r3
 8008ebe:	d108      	bne.n	8008ed2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	685a      	ldr	r2, [r3, #4]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	685b      	ldr	r3, [r3, #4]
 8008ec8:	441a      	add	r2, r3
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	68ba      	ldr	r2, [r7, #8]
 8008edc:	441a      	add	r2, r3
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d118      	bne.n	8008f18 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	4b14      	ldr	r3, [pc, #80]	; (8008f3c <prvInsertBlockIntoFreeList+0xac>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	d00d      	beq.n	8008f0e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	685a      	ldr	r2, [r3, #4]
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	441a      	add	r2, r3
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	601a      	str	r2, [r3, #0]
 8008f0c:	e008      	b.n	8008f20 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008f0e:	4b0b      	ldr	r3, [pc, #44]	; (8008f3c <prvInsertBlockIntoFreeList+0xac>)
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	601a      	str	r2, [r3, #0]
 8008f16:	e003      	b.n	8008f20 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d002      	beq.n	8008f2e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	687a      	ldr	r2, [r7, #4]
 8008f2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f2e:	bf00      	nop
 8008f30:	3714      	adds	r7, #20
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bc80      	pop	{r7}
 8008f36:	4770      	bx	lr
 8008f38:	20001578 	.word	0x20001578
 8008f3c:	20001580 	.word	0x20001580

08008f40 <siprintf>:
 8008f40:	b40e      	push	{r1, r2, r3}
 8008f42:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008f46:	b500      	push	{lr}
 8008f48:	b09c      	sub	sp, #112	; 0x70
 8008f4a:	ab1d      	add	r3, sp, #116	; 0x74
 8008f4c:	9002      	str	r0, [sp, #8]
 8008f4e:	9006      	str	r0, [sp, #24]
 8008f50:	9107      	str	r1, [sp, #28]
 8008f52:	9104      	str	r1, [sp, #16]
 8008f54:	4808      	ldr	r0, [pc, #32]	; (8008f78 <siprintf+0x38>)
 8008f56:	4909      	ldr	r1, [pc, #36]	; (8008f7c <siprintf+0x3c>)
 8008f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f5c:	9105      	str	r1, [sp, #20]
 8008f5e:	6800      	ldr	r0, [r0, #0]
 8008f60:	a902      	add	r1, sp, #8
 8008f62:	9301      	str	r3, [sp, #4]
 8008f64:	f000 f99c 	bl	80092a0 <_svfiprintf_r>
 8008f68:	2200      	movs	r2, #0
 8008f6a:	9b02      	ldr	r3, [sp, #8]
 8008f6c:	701a      	strb	r2, [r3, #0]
 8008f6e:	b01c      	add	sp, #112	; 0x70
 8008f70:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f74:	b003      	add	sp, #12
 8008f76:	4770      	bx	lr
 8008f78:	200000f4 	.word	0x200000f4
 8008f7c:	ffff0208 	.word	0xffff0208

08008f80 <memset>:
 8008f80:	4603      	mov	r3, r0
 8008f82:	4402      	add	r2, r0
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d100      	bne.n	8008f8a <memset+0xa>
 8008f88:	4770      	bx	lr
 8008f8a:	f803 1b01 	strb.w	r1, [r3], #1
 8008f8e:	e7f9      	b.n	8008f84 <memset+0x4>

08008f90 <__errno>:
 8008f90:	4b01      	ldr	r3, [pc, #4]	; (8008f98 <__errno+0x8>)
 8008f92:	6818      	ldr	r0, [r3, #0]
 8008f94:	4770      	bx	lr
 8008f96:	bf00      	nop
 8008f98:	200000f4 	.word	0x200000f4

08008f9c <__libc_init_array>:
 8008f9c:	b570      	push	{r4, r5, r6, lr}
 8008f9e:	2600      	movs	r6, #0
 8008fa0:	4d0c      	ldr	r5, [pc, #48]	; (8008fd4 <__libc_init_array+0x38>)
 8008fa2:	4c0d      	ldr	r4, [pc, #52]	; (8008fd8 <__libc_init_array+0x3c>)
 8008fa4:	1b64      	subs	r4, r4, r5
 8008fa6:	10a4      	asrs	r4, r4, #2
 8008fa8:	42a6      	cmp	r6, r4
 8008faa:	d109      	bne.n	8008fc0 <__libc_init_array+0x24>
 8008fac:	f001 f81a 	bl	8009fe4 <_init>
 8008fb0:	2600      	movs	r6, #0
 8008fb2:	4d0a      	ldr	r5, [pc, #40]	; (8008fdc <__libc_init_array+0x40>)
 8008fb4:	4c0a      	ldr	r4, [pc, #40]	; (8008fe0 <__libc_init_array+0x44>)
 8008fb6:	1b64      	subs	r4, r4, r5
 8008fb8:	10a4      	asrs	r4, r4, #2
 8008fba:	42a6      	cmp	r6, r4
 8008fbc:	d105      	bne.n	8008fca <__libc_init_array+0x2e>
 8008fbe:	bd70      	pop	{r4, r5, r6, pc}
 8008fc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fc4:	4798      	blx	r3
 8008fc6:	3601      	adds	r6, #1
 8008fc8:	e7ee      	b.n	8008fa8 <__libc_init_array+0xc>
 8008fca:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fce:	4798      	blx	r3
 8008fd0:	3601      	adds	r6, #1
 8008fd2:	e7f2      	b.n	8008fba <__libc_init_array+0x1e>
 8008fd4:	0800a130 	.word	0x0800a130
 8008fd8:	0800a130 	.word	0x0800a130
 8008fdc:	0800a130 	.word	0x0800a130
 8008fe0:	0800a134 	.word	0x0800a134

08008fe4 <__retarget_lock_acquire_recursive>:
 8008fe4:	4770      	bx	lr

08008fe6 <__retarget_lock_release_recursive>:
 8008fe6:	4770      	bx	lr

08008fe8 <memcpy>:
 8008fe8:	440a      	add	r2, r1
 8008fea:	4291      	cmp	r1, r2
 8008fec:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ff0:	d100      	bne.n	8008ff4 <memcpy+0xc>
 8008ff2:	4770      	bx	lr
 8008ff4:	b510      	push	{r4, lr}
 8008ff6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ffa:	4291      	cmp	r1, r2
 8008ffc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009000:	d1f9      	bne.n	8008ff6 <memcpy+0xe>
 8009002:	bd10      	pop	{r4, pc}

08009004 <_free_r>:
 8009004:	b538      	push	{r3, r4, r5, lr}
 8009006:	4605      	mov	r5, r0
 8009008:	2900      	cmp	r1, #0
 800900a:	d040      	beq.n	800908e <_free_r+0x8a>
 800900c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009010:	1f0c      	subs	r4, r1, #4
 8009012:	2b00      	cmp	r3, #0
 8009014:	bfb8      	it	lt
 8009016:	18e4      	addlt	r4, r4, r3
 8009018:	f000 f8dc 	bl	80091d4 <__malloc_lock>
 800901c:	4a1c      	ldr	r2, [pc, #112]	; (8009090 <_free_r+0x8c>)
 800901e:	6813      	ldr	r3, [r2, #0]
 8009020:	b933      	cbnz	r3, 8009030 <_free_r+0x2c>
 8009022:	6063      	str	r3, [r4, #4]
 8009024:	6014      	str	r4, [r2, #0]
 8009026:	4628      	mov	r0, r5
 8009028:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800902c:	f000 b8d8 	b.w	80091e0 <__malloc_unlock>
 8009030:	42a3      	cmp	r3, r4
 8009032:	d908      	bls.n	8009046 <_free_r+0x42>
 8009034:	6820      	ldr	r0, [r4, #0]
 8009036:	1821      	adds	r1, r4, r0
 8009038:	428b      	cmp	r3, r1
 800903a:	bf01      	itttt	eq
 800903c:	6819      	ldreq	r1, [r3, #0]
 800903e:	685b      	ldreq	r3, [r3, #4]
 8009040:	1809      	addeq	r1, r1, r0
 8009042:	6021      	streq	r1, [r4, #0]
 8009044:	e7ed      	b.n	8009022 <_free_r+0x1e>
 8009046:	461a      	mov	r2, r3
 8009048:	685b      	ldr	r3, [r3, #4]
 800904a:	b10b      	cbz	r3, 8009050 <_free_r+0x4c>
 800904c:	42a3      	cmp	r3, r4
 800904e:	d9fa      	bls.n	8009046 <_free_r+0x42>
 8009050:	6811      	ldr	r1, [r2, #0]
 8009052:	1850      	adds	r0, r2, r1
 8009054:	42a0      	cmp	r0, r4
 8009056:	d10b      	bne.n	8009070 <_free_r+0x6c>
 8009058:	6820      	ldr	r0, [r4, #0]
 800905a:	4401      	add	r1, r0
 800905c:	1850      	adds	r0, r2, r1
 800905e:	4283      	cmp	r3, r0
 8009060:	6011      	str	r1, [r2, #0]
 8009062:	d1e0      	bne.n	8009026 <_free_r+0x22>
 8009064:	6818      	ldr	r0, [r3, #0]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	4408      	add	r0, r1
 800906a:	6010      	str	r0, [r2, #0]
 800906c:	6053      	str	r3, [r2, #4]
 800906e:	e7da      	b.n	8009026 <_free_r+0x22>
 8009070:	d902      	bls.n	8009078 <_free_r+0x74>
 8009072:	230c      	movs	r3, #12
 8009074:	602b      	str	r3, [r5, #0]
 8009076:	e7d6      	b.n	8009026 <_free_r+0x22>
 8009078:	6820      	ldr	r0, [r4, #0]
 800907a:	1821      	adds	r1, r4, r0
 800907c:	428b      	cmp	r3, r1
 800907e:	bf01      	itttt	eq
 8009080:	6819      	ldreq	r1, [r3, #0]
 8009082:	685b      	ldreq	r3, [r3, #4]
 8009084:	1809      	addeq	r1, r1, r0
 8009086:	6021      	streq	r1, [r4, #0]
 8009088:	6063      	str	r3, [r4, #4]
 800908a:	6054      	str	r4, [r2, #4]
 800908c:	e7cb      	b.n	8009026 <_free_r+0x22>
 800908e:	bd38      	pop	{r3, r4, r5, pc}
 8009090:	200016d8 	.word	0x200016d8

08009094 <sbrk_aligned>:
 8009094:	b570      	push	{r4, r5, r6, lr}
 8009096:	4e0e      	ldr	r6, [pc, #56]	; (80090d0 <sbrk_aligned+0x3c>)
 8009098:	460c      	mov	r4, r1
 800909a:	6831      	ldr	r1, [r6, #0]
 800909c:	4605      	mov	r5, r0
 800909e:	b911      	cbnz	r1, 80090a6 <sbrk_aligned+0x12>
 80090a0:	f000 fbaa 	bl	80097f8 <_sbrk_r>
 80090a4:	6030      	str	r0, [r6, #0]
 80090a6:	4621      	mov	r1, r4
 80090a8:	4628      	mov	r0, r5
 80090aa:	f000 fba5 	bl	80097f8 <_sbrk_r>
 80090ae:	1c43      	adds	r3, r0, #1
 80090b0:	d00a      	beq.n	80090c8 <sbrk_aligned+0x34>
 80090b2:	1cc4      	adds	r4, r0, #3
 80090b4:	f024 0403 	bic.w	r4, r4, #3
 80090b8:	42a0      	cmp	r0, r4
 80090ba:	d007      	beq.n	80090cc <sbrk_aligned+0x38>
 80090bc:	1a21      	subs	r1, r4, r0
 80090be:	4628      	mov	r0, r5
 80090c0:	f000 fb9a 	bl	80097f8 <_sbrk_r>
 80090c4:	3001      	adds	r0, #1
 80090c6:	d101      	bne.n	80090cc <sbrk_aligned+0x38>
 80090c8:	f04f 34ff 	mov.w	r4, #4294967295
 80090cc:	4620      	mov	r0, r4
 80090ce:	bd70      	pop	{r4, r5, r6, pc}
 80090d0:	200016dc 	.word	0x200016dc

080090d4 <_malloc_r>:
 80090d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090d8:	1ccd      	adds	r5, r1, #3
 80090da:	f025 0503 	bic.w	r5, r5, #3
 80090de:	3508      	adds	r5, #8
 80090e0:	2d0c      	cmp	r5, #12
 80090e2:	bf38      	it	cc
 80090e4:	250c      	movcc	r5, #12
 80090e6:	2d00      	cmp	r5, #0
 80090e8:	4607      	mov	r7, r0
 80090ea:	db01      	blt.n	80090f0 <_malloc_r+0x1c>
 80090ec:	42a9      	cmp	r1, r5
 80090ee:	d905      	bls.n	80090fc <_malloc_r+0x28>
 80090f0:	230c      	movs	r3, #12
 80090f2:	2600      	movs	r6, #0
 80090f4:	603b      	str	r3, [r7, #0]
 80090f6:	4630      	mov	r0, r6
 80090f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80091d0 <_malloc_r+0xfc>
 8009100:	f000 f868 	bl	80091d4 <__malloc_lock>
 8009104:	f8d8 3000 	ldr.w	r3, [r8]
 8009108:	461c      	mov	r4, r3
 800910a:	bb5c      	cbnz	r4, 8009164 <_malloc_r+0x90>
 800910c:	4629      	mov	r1, r5
 800910e:	4638      	mov	r0, r7
 8009110:	f7ff ffc0 	bl	8009094 <sbrk_aligned>
 8009114:	1c43      	adds	r3, r0, #1
 8009116:	4604      	mov	r4, r0
 8009118:	d155      	bne.n	80091c6 <_malloc_r+0xf2>
 800911a:	f8d8 4000 	ldr.w	r4, [r8]
 800911e:	4626      	mov	r6, r4
 8009120:	2e00      	cmp	r6, #0
 8009122:	d145      	bne.n	80091b0 <_malloc_r+0xdc>
 8009124:	2c00      	cmp	r4, #0
 8009126:	d048      	beq.n	80091ba <_malloc_r+0xe6>
 8009128:	6823      	ldr	r3, [r4, #0]
 800912a:	4631      	mov	r1, r6
 800912c:	4638      	mov	r0, r7
 800912e:	eb04 0903 	add.w	r9, r4, r3
 8009132:	f000 fb61 	bl	80097f8 <_sbrk_r>
 8009136:	4581      	cmp	r9, r0
 8009138:	d13f      	bne.n	80091ba <_malloc_r+0xe6>
 800913a:	6821      	ldr	r1, [r4, #0]
 800913c:	4638      	mov	r0, r7
 800913e:	1a6d      	subs	r5, r5, r1
 8009140:	4629      	mov	r1, r5
 8009142:	f7ff ffa7 	bl	8009094 <sbrk_aligned>
 8009146:	3001      	adds	r0, #1
 8009148:	d037      	beq.n	80091ba <_malloc_r+0xe6>
 800914a:	6823      	ldr	r3, [r4, #0]
 800914c:	442b      	add	r3, r5
 800914e:	6023      	str	r3, [r4, #0]
 8009150:	f8d8 3000 	ldr.w	r3, [r8]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d038      	beq.n	80091ca <_malloc_r+0xf6>
 8009158:	685a      	ldr	r2, [r3, #4]
 800915a:	42a2      	cmp	r2, r4
 800915c:	d12b      	bne.n	80091b6 <_malloc_r+0xe2>
 800915e:	2200      	movs	r2, #0
 8009160:	605a      	str	r2, [r3, #4]
 8009162:	e00f      	b.n	8009184 <_malloc_r+0xb0>
 8009164:	6822      	ldr	r2, [r4, #0]
 8009166:	1b52      	subs	r2, r2, r5
 8009168:	d41f      	bmi.n	80091aa <_malloc_r+0xd6>
 800916a:	2a0b      	cmp	r2, #11
 800916c:	d917      	bls.n	800919e <_malloc_r+0xca>
 800916e:	1961      	adds	r1, r4, r5
 8009170:	42a3      	cmp	r3, r4
 8009172:	6025      	str	r5, [r4, #0]
 8009174:	bf18      	it	ne
 8009176:	6059      	strne	r1, [r3, #4]
 8009178:	6863      	ldr	r3, [r4, #4]
 800917a:	bf08      	it	eq
 800917c:	f8c8 1000 	streq.w	r1, [r8]
 8009180:	5162      	str	r2, [r4, r5]
 8009182:	604b      	str	r3, [r1, #4]
 8009184:	4638      	mov	r0, r7
 8009186:	f104 060b 	add.w	r6, r4, #11
 800918a:	f000 f829 	bl	80091e0 <__malloc_unlock>
 800918e:	f026 0607 	bic.w	r6, r6, #7
 8009192:	1d23      	adds	r3, r4, #4
 8009194:	1af2      	subs	r2, r6, r3
 8009196:	d0ae      	beq.n	80090f6 <_malloc_r+0x22>
 8009198:	1b9b      	subs	r3, r3, r6
 800919a:	50a3      	str	r3, [r4, r2]
 800919c:	e7ab      	b.n	80090f6 <_malloc_r+0x22>
 800919e:	42a3      	cmp	r3, r4
 80091a0:	6862      	ldr	r2, [r4, #4]
 80091a2:	d1dd      	bne.n	8009160 <_malloc_r+0x8c>
 80091a4:	f8c8 2000 	str.w	r2, [r8]
 80091a8:	e7ec      	b.n	8009184 <_malloc_r+0xb0>
 80091aa:	4623      	mov	r3, r4
 80091ac:	6864      	ldr	r4, [r4, #4]
 80091ae:	e7ac      	b.n	800910a <_malloc_r+0x36>
 80091b0:	4634      	mov	r4, r6
 80091b2:	6876      	ldr	r6, [r6, #4]
 80091b4:	e7b4      	b.n	8009120 <_malloc_r+0x4c>
 80091b6:	4613      	mov	r3, r2
 80091b8:	e7cc      	b.n	8009154 <_malloc_r+0x80>
 80091ba:	230c      	movs	r3, #12
 80091bc:	4638      	mov	r0, r7
 80091be:	603b      	str	r3, [r7, #0]
 80091c0:	f000 f80e 	bl	80091e0 <__malloc_unlock>
 80091c4:	e797      	b.n	80090f6 <_malloc_r+0x22>
 80091c6:	6025      	str	r5, [r4, #0]
 80091c8:	e7dc      	b.n	8009184 <_malloc_r+0xb0>
 80091ca:	605b      	str	r3, [r3, #4]
 80091cc:	deff      	udf	#255	; 0xff
 80091ce:	bf00      	nop
 80091d0:	200016d8 	.word	0x200016d8

080091d4 <__malloc_lock>:
 80091d4:	4801      	ldr	r0, [pc, #4]	; (80091dc <__malloc_lock+0x8>)
 80091d6:	f7ff bf05 	b.w	8008fe4 <__retarget_lock_acquire_recursive>
 80091da:	bf00      	nop
 80091dc:	200016d4 	.word	0x200016d4

080091e0 <__malloc_unlock>:
 80091e0:	4801      	ldr	r0, [pc, #4]	; (80091e8 <__malloc_unlock+0x8>)
 80091e2:	f7ff bf00 	b.w	8008fe6 <__retarget_lock_release_recursive>
 80091e6:	bf00      	nop
 80091e8:	200016d4 	.word	0x200016d4

080091ec <__ssputs_r>:
 80091ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091f0:	461f      	mov	r7, r3
 80091f2:	688e      	ldr	r6, [r1, #8]
 80091f4:	4682      	mov	sl, r0
 80091f6:	42be      	cmp	r6, r7
 80091f8:	460c      	mov	r4, r1
 80091fa:	4690      	mov	r8, r2
 80091fc:	680b      	ldr	r3, [r1, #0]
 80091fe:	d82c      	bhi.n	800925a <__ssputs_r+0x6e>
 8009200:	898a      	ldrh	r2, [r1, #12]
 8009202:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009206:	d026      	beq.n	8009256 <__ssputs_r+0x6a>
 8009208:	6965      	ldr	r5, [r4, #20]
 800920a:	6909      	ldr	r1, [r1, #16]
 800920c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009210:	eba3 0901 	sub.w	r9, r3, r1
 8009214:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009218:	1c7b      	adds	r3, r7, #1
 800921a:	444b      	add	r3, r9
 800921c:	106d      	asrs	r5, r5, #1
 800921e:	429d      	cmp	r5, r3
 8009220:	bf38      	it	cc
 8009222:	461d      	movcc	r5, r3
 8009224:	0553      	lsls	r3, r2, #21
 8009226:	d527      	bpl.n	8009278 <__ssputs_r+0x8c>
 8009228:	4629      	mov	r1, r5
 800922a:	f7ff ff53 	bl	80090d4 <_malloc_r>
 800922e:	4606      	mov	r6, r0
 8009230:	b360      	cbz	r0, 800928c <__ssputs_r+0xa0>
 8009232:	464a      	mov	r2, r9
 8009234:	6921      	ldr	r1, [r4, #16]
 8009236:	f7ff fed7 	bl	8008fe8 <memcpy>
 800923a:	89a3      	ldrh	r3, [r4, #12]
 800923c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009240:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009244:	81a3      	strh	r3, [r4, #12]
 8009246:	6126      	str	r6, [r4, #16]
 8009248:	444e      	add	r6, r9
 800924a:	6026      	str	r6, [r4, #0]
 800924c:	463e      	mov	r6, r7
 800924e:	6165      	str	r5, [r4, #20]
 8009250:	eba5 0509 	sub.w	r5, r5, r9
 8009254:	60a5      	str	r5, [r4, #8]
 8009256:	42be      	cmp	r6, r7
 8009258:	d900      	bls.n	800925c <__ssputs_r+0x70>
 800925a:	463e      	mov	r6, r7
 800925c:	4632      	mov	r2, r6
 800925e:	4641      	mov	r1, r8
 8009260:	6820      	ldr	r0, [r4, #0]
 8009262:	f000 faaf 	bl	80097c4 <memmove>
 8009266:	2000      	movs	r0, #0
 8009268:	68a3      	ldr	r3, [r4, #8]
 800926a:	1b9b      	subs	r3, r3, r6
 800926c:	60a3      	str	r3, [r4, #8]
 800926e:	6823      	ldr	r3, [r4, #0]
 8009270:	4433      	add	r3, r6
 8009272:	6023      	str	r3, [r4, #0]
 8009274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009278:	462a      	mov	r2, r5
 800927a:	f000 fadb 	bl	8009834 <_realloc_r>
 800927e:	4606      	mov	r6, r0
 8009280:	2800      	cmp	r0, #0
 8009282:	d1e0      	bne.n	8009246 <__ssputs_r+0x5a>
 8009284:	4650      	mov	r0, sl
 8009286:	6921      	ldr	r1, [r4, #16]
 8009288:	f7ff febc 	bl	8009004 <_free_r>
 800928c:	230c      	movs	r3, #12
 800928e:	f8ca 3000 	str.w	r3, [sl]
 8009292:	89a3      	ldrh	r3, [r4, #12]
 8009294:	f04f 30ff 	mov.w	r0, #4294967295
 8009298:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800929c:	81a3      	strh	r3, [r4, #12]
 800929e:	e7e9      	b.n	8009274 <__ssputs_r+0x88>

080092a0 <_svfiprintf_r>:
 80092a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092a4:	4698      	mov	r8, r3
 80092a6:	898b      	ldrh	r3, [r1, #12]
 80092a8:	4607      	mov	r7, r0
 80092aa:	061b      	lsls	r3, r3, #24
 80092ac:	460d      	mov	r5, r1
 80092ae:	4614      	mov	r4, r2
 80092b0:	b09d      	sub	sp, #116	; 0x74
 80092b2:	d50e      	bpl.n	80092d2 <_svfiprintf_r+0x32>
 80092b4:	690b      	ldr	r3, [r1, #16]
 80092b6:	b963      	cbnz	r3, 80092d2 <_svfiprintf_r+0x32>
 80092b8:	2140      	movs	r1, #64	; 0x40
 80092ba:	f7ff ff0b 	bl	80090d4 <_malloc_r>
 80092be:	6028      	str	r0, [r5, #0]
 80092c0:	6128      	str	r0, [r5, #16]
 80092c2:	b920      	cbnz	r0, 80092ce <_svfiprintf_r+0x2e>
 80092c4:	230c      	movs	r3, #12
 80092c6:	603b      	str	r3, [r7, #0]
 80092c8:	f04f 30ff 	mov.w	r0, #4294967295
 80092cc:	e0d0      	b.n	8009470 <_svfiprintf_r+0x1d0>
 80092ce:	2340      	movs	r3, #64	; 0x40
 80092d0:	616b      	str	r3, [r5, #20]
 80092d2:	2300      	movs	r3, #0
 80092d4:	9309      	str	r3, [sp, #36]	; 0x24
 80092d6:	2320      	movs	r3, #32
 80092d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80092dc:	2330      	movs	r3, #48	; 0x30
 80092de:	f04f 0901 	mov.w	r9, #1
 80092e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80092e6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8009488 <_svfiprintf_r+0x1e8>
 80092ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80092ee:	4623      	mov	r3, r4
 80092f0:	469a      	mov	sl, r3
 80092f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092f6:	b10a      	cbz	r2, 80092fc <_svfiprintf_r+0x5c>
 80092f8:	2a25      	cmp	r2, #37	; 0x25
 80092fa:	d1f9      	bne.n	80092f0 <_svfiprintf_r+0x50>
 80092fc:	ebba 0b04 	subs.w	fp, sl, r4
 8009300:	d00b      	beq.n	800931a <_svfiprintf_r+0x7a>
 8009302:	465b      	mov	r3, fp
 8009304:	4622      	mov	r2, r4
 8009306:	4629      	mov	r1, r5
 8009308:	4638      	mov	r0, r7
 800930a:	f7ff ff6f 	bl	80091ec <__ssputs_r>
 800930e:	3001      	adds	r0, #1
 8009310:	f000 80a9 	beq.w	8009466 <_svfiprintf_r+0x1c6>
 8009314:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009316:	445a      	add	r2, fp
 8009318:	9209      	str	r2, [sp, #36]	; 0x24
 800931a:	f89a 3000 	ldrb.w	r3, [sl]
 800931e:	2b00      	cmp	r3, #0
 8009320:	f000 80a1 	beq.w	8009466 <_svfiprintf_r+0x1c6>
 8009324:	2300      	movs	r3, #0
 8009326:	f04f 32ff 	mov.w	r2, #4294967295
 800932a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800932e:	f10a 0a01 	add.w	sl, sl, #1
 8009332:	9304      	str	r3, [sp, #16]
 8009334:	9307      	str	r3, [sp, #28]
 8009336:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800933a:	931a      	str	r3, [sp, #104]	; 0x68
 800933c:	4654      	mov	r4, sl
 800933e:	2205      	movs	r2, #5
 8009340:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009344:	4850      	ldr	r0, [pc, #320]	; (8009488 <_svfiprintf_r+0x1e8>)
 8009346:	f000 fa67 	bl	8009818 <memchr>
 800934a:	9a04      	ldr	r2, [sp, #16]
 800934c:	b9d8      	cbnz	r0, 8009386 <_svfiprintf_r+0xe6>
 800934e:	06d0      	lsls	r0, r2, #27
 8009350:	bf44      	itt	mi
 8009352:	2320      	movmi	r3, #32
 8009354:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009358:	0711      	lsls	r1, r2, #28
 800935a:	bf44      	itt	mi
 800935c:	232b      	movmi	r3, #43	; 0x2b
 800935e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009362:	f89a 3000 	ldrb.w	r3, [sl]
 8009366:	2b2a      	cmp	r3, #42	; 0x2a
 8009368:	d015      	beq.n	8009396 <_svfiprintf_r+0xf6>
 800936a:	4654      	mov	r4, sl
 800936c:	2000      	movs	r0, #0
 800936e:	f04f 0c0a 	mov.w	ip, #10
 8009372:	9a07      	ldr	r2, [sp, #28]
 8009374:	4621      	mov	r1, r4
 8009376:	f811 3b01 	ldrb.w	r3, [r1], #1
 800937a:	3b30      	subs	r3, #48	; 0x30
 800937c:	2b09      	cmp	r3, #9
 800937e:	d94d      	bls.n	800941c <_svfiprintf_r+0x17c>
 8009380:	b1b0      	cbz	r0, 80093b0 <_svfiprintf_r+0x110>
 8009382:	9207      	str	r2, [sp, #28]
 8009384:	e014      	b.n	80093b0 <_svfiprintf_r+0x110>
 8009386:	eba0 0308 	sub.w	r3, r0, r8
 800938a:	fa09 f303 	lsl.w	r3, r9, r3
 800938e:	4313      	orrs	r3, r2
 8009390:	46a2      	mov	sl, r4
 8009392:	9304      	str	r3, [sp, #16]
 8009394:	e7d2      	b.n	800933c <_svfiprintf_r+0x9c>
 8009396:	9b03      	ldr	r3, [sp, #12]
 8009398:	1d19      	adds	r1, r3, #4
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	9103      	str	r1, [sp, #12]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	bfbb      	ittet	lt
 80093a2:	425b      	neglt	r3, r3
 80093a4:	f042 0202 	orrlt.w	r2, r2, #2
 80093a8:	9307      	strge	r3, [sp, #28]
 80093aa:	9307      	strlt	r3, [sp, #28]
 80093ac:	bfb8      	it	lt
 80093ae:	9204      	strlt	r2, [sp, #16]
 80093b0:	7823      	ldrb	r3, [r4, #0]
 80093b2:	2b2e      	cmp	r3, #46	; 0x2e
 80093b4:	d10c      	bne.n	80093d0 <_svfiprintf_r+0x130>
 80093b6:	7863      	ldrb	r3, [r4, #1]
 80093b8:	2b2a      	cmp	r3, #42	; 0x2a
 80093ba:	d134      	bne.n	8009426 <_svfiprintf_r+0x186>
 80093bc:	9b03      	ldr	r3, [sp, #12]
 80093be:	3402      	adds	r4, #2
 80093c0:	1d1a      	adds	r2, r3, #4
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	9203      	str	r2, [sp, #12]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	bfb8      	it	lt
 80093ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80093ce:	9305      	str	r3, [sp, #20]
 80093d0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800948c <_svfiprintf_r+0x1ec>
 80093d4:	2203      	movs	r2, #3
 80093d6:	4650      	mov	r0, sl
 80093d8:	7821      	ldrb	r1, [r4, #0]
 80093da:	f000 fa1d 	bl	8009818 <memchr>
 80093de:	b138      	cbz	r0, 80093f0 <_svfiprintf_r+0x150>
 80093e0:	2240      	movs	r2, #64	; 0x40
 80093e2:	9b04      	ldr	r3, [sp, #16]
 80093e4:	eba0 000a 	sub.w	r0, r0, sl
 80093e8:	4082      	lsls	r2, r0
 80093ea:	4313      	orrs	r3, r2
 80093ec:	3401      	adds	r4, #1
 80093ee:	9304      	str	r3, [sp, #16]
 80093f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093f4:	2206      	movs	r2, #6
 80093f6:	4826      	ldr	r0, [pc, #152]	; (8009490 <_svfiprintf_r+0x1f0>)
 80093f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80093fc:	f000 fa0c 	bl	8009818 <memchr>
 8009400:	2800      	cmp	r0, #0
 8009402:	d038      	beq.n	8009476 <_svfiprintf_r+0x1d6>
 8009404:	4b23      	ldr	r3, [pc, #140]	; (8009494 <_svfiprintf_r+0x1f4>)
 8009406:	bb1b      	cbnz	r3, 8009450 <_svfiprintf_r+0x1b0>
 8009408:	9b03      	ldr	r3, [sp, #12]
 800940a:	3307      	adds	r3, #7
 800940c:	f023 0307 	bic.w	r3, r3, #7
 8009410:	3308      	adds	r3, #8
 8009412:	9303      	str	r3, [sp, #12]
 8009414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009416:	4433      	add	r3, r6
 8009418:	9309      	str	r3, [sp, #36]	; 0x24
 800941a:	e768      	b.n	80092ee <_svfiprintf_r+0x4e>
 800941c:	460c      	mov	r4, r1
 800941e:	2001      	movs	r0, #1
 8009420:	fb0c 3202 	mla	r2, ip, r2, r3
 8009424:	e7a6      	b.n	8009374 <_svfiprintf_r+0xd4>
 8009426:	2300      	movs	r3, #0
 8009428:	f04f 0c0a 	mov.w	ip, #10
 800942c:	4619      	mov	r1, r3
 800942e:	3401      	adds	r4, #1
 8009430:	9305      	str	r3, [sp, #20]
 8009432:	4620      	mov	r0, r4
 8009434:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009438:	3a30      	subs	r2, #48	; 0x30
 800943a:	2a09      	cmp	r2, #9
 800943c:	d903      	bls.n	8009446 <_svfiprintf_r+0x1a6>
 800943e:	2b00      	cmp	r3, #0
 8009440:	d0c6      	beq.n	80093d0 <_svfiprintf_r+0x130>
 8009442:	9105      	str	r1, [sp, #20]
 8009444:	e7c4      	b.n	80093d0 <_svfiprintf_r+0x130>
 8009446:	4604      	mov	r4, r0
 8009448:	2301      	movs	r3, #1
 800944a:	fb0c 2101 	mla	r1, ip, r1, r2
 800944e:	e7f0      	b.n	8009432 <_svfiprintf_r+0x192>
 8009450:	ab03      	add	r3, sp, #12
 8009452:	9300      	str	r3, [sp, #0]
 8009454:	462a      	mov	r2, r5
 8009456:	4638      	mov	r0, r7
 8009458:	4b0f      	ldr	r3, [pc, #60]	; (8009498 <_svfiprintf_r+0x1f8>)
 800945a:	a904      	add	r1, sp, #16
 800945c:	f3af 8000 	nop.w
 8009460:	1c42      	adds	r2, r0, #1
 8009462:	4606      	mov	r6, r0
 8009464:	d1d6      	bne.n	8009414 <_svfiprintf_r+0x174>
 8009466:	89ab      	ldrh	r3, [r5, #12]
 8009468:	065b      	lsls	r3, r3, #25
 800946a:	f53f af2d 	bmi.w	80092c8 <_svfiprintf_r+0x28>
 800946e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009470:	b01d      	add	sp, #116	; 0x74
 8009472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009476:	ab03      	add	r3, sp, #12
 8009478:	9300      	str	r3, [sp, #0]
 800947a:	462a      	mov	r2, r5
 800947c:	4638      	mov	r0, r7
 800947e:	4b06      	ldr	r3, [pc, #24]	; (8009498 <_svfiprintf_r+0x1f8>)
 8009480:	a904      	add	r1, sp, #16
 8009482:	f000 f87d 	bl	8009580 <_printf_i>
 8009486:	e7eb      	b.n	8009460 <_svfiprintf_r+0x1c0>
 8009488:	0800a086 	.word	0x0800a086
 800948c:	0800a08c 	.word	0x0800a08c
 8009490:	0800a090 	.word	0x0800a090
 8009494:	00000000 	.word	0x00000000
 8009498:	080091ed 	.word	0x080091ed

0800949c <_printf_common>:
 800949c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094a0:	4616      	mov	r6, r2
 80094a2:	4699      	mov	r9, r3
 80094a4:	688a      	ldr	r2, [r1, #8]
 80094a6:	690b      	ldr	r3, [r1, #16]
 80094a8:	4607      	mov	r7, r0
 80094aa:	4293      	cmp	r3, r2
 80094ac:	bfb8      	it	lt
 80094ae:	4613      	movlt	r3, r2
 80094b0:	6033      	str	r3, [r6, #0]
 80094b2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80094b6:	460c      	mov	r4, r1
 80094b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80094bc:	b10a      	cbz	r2, 80094c2 <_printf_common+0x26>
 80094be:	3301      	adds	r3, #1
 80094c0:	6033      	str	r3, [r6, #0]
 80094c2:	6823      	ldr	r3, [r4, #0]
 80094c4:	0699      	lsls	r1, r3, #26
 80094c6:	bf42      	ittt	mi
 80094c8:	6833      	ldrmi	r3, [r6, #0]
 80094ca:	3302      	addmi	r3, #2
 80094cc:	6033      	strmi	r3, [r6, #0]
 80094ce:	6825      	ldr	r5, [r4, #0]
 80094d0:	f015 0506 	ands.w	r5, r5, #6
 80094d4:	d106      	bne.n	80094e4 <_printf_common+0x48>
 80094d6:	f104 0a19 	add.w	sl, r4, #25
 80094da:	68e3      	ldr	r3, [r4, #12]
 80094dc:	6832      	ldr	r2, [r6, #0]
 80094de:	1a9b      	subs	r3, r3, r2
 80094e0:	42ab      	cmp	r3, r5
 80094e2:	dc2b      	bgt.n	800953c <_printf_common+0xa0>
 80094e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80094e8:	1e13      	subs	r3, r2, #0
 80094ea:	6822      	ldr	r2, [r4, #0]
 80094ec:	bf18      	it	ne
 80094ee:	2301      	movne	r3, #1
 80094f0:	0692      	lsls	r2, r2, #26
 80094f2:	d430      	bmi.n	8009556 <_printf_common+0xba>
 80094f4:	4649      	mov	r1, r9
 80094f6:	4638      	mov	r0, r7
 80094f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80094fc:	47c0      	blx	r8
 80094fe:	3001      	adds	r0, #1
 8009500:	d023      	beq.n	800954a <_printf_common+0xae>
 8009502:	6823      	ldr	r3, [r4, #0]
 8009504:	6922      	ldr	r2, [r4, #16]
 8009506:	f003 0306 	and.w	r3, r3, #6
 800950a:	2b04      	cmp	r3, #4
 800950c:	bf14      	ite	ne
 800950e:	2500      	movne	r5, #0
 8009510:	6833      	ldreq	r3, [r6, #0]
 8009512:	f04f 0600 	mov.w	r6, #0
 8009516:	bf08      	it	eq
 8009518:	68e5      	ldreq	r5, [r4, #12]
 800951a:	f104 041a 	add.w	r4, r4, #26
 800951e:	bf08      	it	eq
 8009520:	1aed      	subeq	r5, r5, r3
 8009522:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009526:	bf08      	it	eq
 8009528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800952c:	4293      	cmp	r3, r2
 800952e:	bfc4      	itt	gt
 8009530:	1a9b      	subgt	r3, r3, r2
 8009532:	18ed      	addgt	r5, r5, r3
 8009534:	42b5      	cmp	r5, r6
 8009536:	d11a      	bne.n	800956e <_printf_common+0xd2>
 8009538:	2000      	movs	r0, #0
 800953a:	e008      	b.n	800954e <_printf_common+0xb2>
 800953c:	2301      	movs	r3, #1
 800953e:	4652      	mov	r2, sl
 8009540:	4649      	mov	r1, r9
 8009542:	4638      	mov	r0, r7
 8009544:	47c0      	blx	r8
 8009546:	3001      	adds	r0, #1
 8009548:	d103      	bne.n	8009552 <_printf_common+0xb6>
 800954a:	f04f 30ff 	mov.w	r0, #4294967295
 800954e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009552:	3501      	adds	r5, #1
 8009554:	e7c1      	b.n	80094da <_printf_common+0x3e>
 8009556:	2030      	movs	r0, #48	; 0x30
 8009558:	18e1      	adds	r1, r4, r3
 800955a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800955e:	1c5a      	adds	r2, r3, #1
 8009560:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009564:	4422      	add	r2, r4
 8009566:	3302      	adds	r3, #2
 8009568:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800956c:	e7c2      	b.n	80094f4 <_printf_common+0x58>
 800956e:	2301      	movs	r3, #1
 8009570:	4622      	mov	r2, r4
 8009572:	4649      	mov	r1, r9
 8009574:	4638      	mov	r0, r7
 8009576:	47c0      	blx	r8
 8009578:	3001      	adds	r0, #1
 800957a:	d0e6      	beq.n	800954a <_printf_common+0xae>
 800957c:	3601      	adds	r6, #1
 800957e:	e7d9      	b.n	8009534 <_printf_common+0x98>

08009580 <_printf_i>:
 8009580:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009584:	7e0f      	ldrb	r7, [r1, #24]
 8009586:	4691      	mov	r9, r2
 8009588:	2f78      	cmp	r7, #120	; 0x78
 800958a:	4680      	mov	r8, r0
 800958c:	460c      	mov	r4, r1
 800958e:	469a      	mov	sl, r3
 8009590:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009592:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009596:	d807      	bhi.n	80095a8 <_printf_i+0x28>
 8009598:	2f62      	cmp	r7, #98	; 0x62
 800959a:	d80a      	bhi.n	80095b2 <_printf_i+0x32>
 800959c:	2f00      	cmp	r7, #0
 800959e:	f000 80d5 	beq.w	800974c <_printf_i+0x1cc>
 80095a2:	2f58      	cmp	r7, #88	; 0x58
 80095a4:	f000 80c1 	beq.w	800972a <_printf_i+0x1aa>
 80095a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80095ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80095b0:	e03a      	b.n	8009628 <_printf_i+0xa8>
 80095b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80095b6:	2b15      	cmp	r3, #21
 80095b8:	d8f6      	bhi.n	80095a8 <_printf_i+0x28>
 80095ba:	a101      	add	r1, pc, #4	; (adr r1, 80095c0 <_printf_i+0x40>)
 80095bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80095c0:	08009619 	.word	0x08009619
 80095c4:	0800962d 	.word	0x0800962d
 80095c8:	080095a9 	.word	0x080095a9
 80095cc:	080095a9 	.word	0x080095a9
 80095d0:	080095a9 	.word	0x080095a9
 80095d4:	080095a9 	.word	0x080095a9
 80095d8:	0800962d 	.word	0x0800962d
 80095dc:	080095a9 	.word	0x080095a9
 80095e0:	080095a9 	.word	0x080095a9
 80095e4:	080095a9 	.word	0x080095a9
 80095e8:	080095a9 	.word	0x080095a9
 80095ec:	08009733 	.word	0x08009733
 80095f0:	08009659 	.word	0x08009659
 80095f4:	080096ed 	.word	0x080096ed
 80095f8:	080095a9 	.word	0x080095a9
 80095fc:	080095a9 	.word	0x080095a9
 8009600:	08009755 	.word	0x08009755
 8009604:	080095a9 	.word	0x080095a9
 8009608:	08009659 	.word	0x08009659
 800960c:	080095a9 	.word	0x080095a9
 8009610:	080095a9 	.word	0x080095a9
 8009614:	080096f5 	.word	0x080096f5
 8009618:	682b      	ldr	r3, [r5, #0]
 800961a:	1d1a      	adds	r2, r3, #4
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	602a      	str	r2, [r5, #0]
 8009620:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009624:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009628:	2301      	movs	r3, #1
 800962a:	e0a0      	b.n	800976e <_printf_i+0x1ee>
 800962c:	6820      	ldr	r0, [r4, #0]
 800962e:	682b      	ldr	r3, [r5, #0]
 8009630:	0607      	lsls	r7, r0, #24
 8009632:	f103 0104 	add.w	r1, r3, #4
 8009636:	6029      	str	r1, [r5, #0]
 8009638:	d501      	bpl.n	800963e <_printf_i+0xbe>
 800963a:	681e      	ldr	r6, [r3, #0]
 800963c:	e003      	b.n	8009646 <_printf_i+0xc6>
 800963e:	0646      	lsls	r6, r0, #25
 8009640:	d5fb      	bpl.n	800963a <_printf_i+0xba>
 8009642:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009646:	2e00      	cmp	r6, #0
 8009648:	da03      	bge.n	8009652 <_printf_i+0xd2>
 800964a:	232d      	movs	r3, #45	; 0x2d
 800964c:	4276      	negs	r6, r6
 800964e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009652:	230a      	movs	r3, #10
 8009654:	4859      	ldr	r0, [pc, #356]	; (80097bc <_printf_i+0x23c>)
 8009656:	e012      	b.n	800967e <_printf_i+0xfe>
 8009658:	682b      	ldr	r3, [r5, #0]
 800965a:	6820      	ldr	r0, [r4, #0]
 800965c:	1d19      	adds	r1, r3, #4
 800965e:	6029      	str	r1, [r5, #0]
 8009660:	0605      	lsls	r5, r0, #24
 8009662:	d501      	bpl.n	8009668 <_printf_i+0xe8>
 8009664:	681e      	ldr	r6, [r3, #0]
 8009666:	e002      	b.n	800966e <_printf_i+0xee>
 8009668:	0641      	lsls	r1, r0, #25
 800966a:	d5fb      	bpl.n	8009664 <_printf_i+0xe4>
 800966c:	881e      	ldrh	r6, [r3, #0]
 800966e:	2f6f      	cmp	r7, #111	; 0x6f
 8009670:	bf0c      	ite	eq
 8009672:	2308      	moveq	r3, #8
 8009674:	230a      	movne	r3, #10
 8009676:	4851      	ldr	r0, [pc, #324]	; (80097bc <_printf_i+0x23c>)
 8009678:	2100      	movs	r1, #0
 800967a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800967e:	6865      	ldr	r5, [r4, #4]
 8009680:	2d00      	cmp	r5, #0
 8009682:	bfa8      	it	ge
 8009684:	6821      	ldrge	r1, [r4, #0]
 8009686:	60a5      	str	r5, [r4, #8]
 8009688:	bfa4      	itt	ge
 800968a:	f021 0104 	bicge.w	r1, r1, #4
 800968e:	6021      	strge	r1, [r4, #0]
 8009690:	b90e      	cbnz	r6, 8009696 <_printf_i+0x116>
 8009692:	2d00      	cmp	r5, #0
 8009694:	d04b      	beq.n	800972e <_printf_i+0x1ae>
 8009696:	4615      	mov	r5, r2
 8009698:	fbb6 f1f3 	udiv	r1, r6, r3
 800969c:	fb03 6711 	mls	r7, r3, r1, r6
 80096a0:	5dc7      	ldrb	r7, [r0, r7]
 80096a2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80096a6:	4637      	mov	r7, r6
 80096a8:	42bb      	cmp	r3, r7
 80096aa:	460e      	mov	r6, r1
 80096ac:	d9f4      	bls.n	8009698 <_printf_i+0x118>
 80096ae:	2b08      	cmp	r3, #8
 80096b0:	d10b      	bne.n	80096ca <_printf_i+0x14a>
 80096b2:	6823      	ldr	r3, [r4, #0]
 80096b4:	07de      	lsls	r6, r3, #31
 80096b6:	d508      	bpl.n	80096ca <_printf_i+0x14a>
 80096b8:	6923      	ldr	r3, [r4, #16]
 80096ba:	6861      	ldr	r1, [r4, #4]
 80096bc:	4299      	cmp	r1, r3
 80096be:	bfde      	ittt	le
 80096c0:	2330      	movle	r3, #48	; 0x30
 80096c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80096c6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80096ca:	1b52      	subs	r2, r2, r5
 80096cc:	6122      	str	r2, [r4, #16]
 80096ce:	464b      	mov	r3, r9
 80096d0:	4621      	mov	r1, r4
 80096d2:	4640      	mov	r0, r8
 80096d4:	f8cd a000 	str.w	sl, [sp]
 80096d8:	aa03      	add	r2, sp, #12
 80096da:	f7ff fedf 	bl	800949c <_printf_common>
 80096de:	3001      	adds	r0, #1
 80096e0:	d14a      	bne.n	8009778 <_printf_i+0x1f8>
 80096e2:	f04f 30ff 	mov.w	r0, #4294967295
 80096e6:	b004      	add	sp, #16
 80096e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096ec:	6823      	ldr	r3, [r4, #0]
 80096ee:	f043 0320 	orr.w	r3, r3, #32
 80096f2:	6023      	str	r3, [r4, #0]
 80096f4:	2778      	movs	r7, #120	; 0x78
 80096f6:	4832      	ldr	r0, [pc, #200]	; (80097c0 <_printf_i+0x240>)
 80096f8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80096fc:	6823      	ldr	r3, [r4, #0]
 80096fe:	6829      	ldr	r1, [r5, #0]
 8009700:	061f      	lsls	r7, r3, #24
 8009702:	f851 6b04 	ldr.w	r6, [r1], #4
 8009706:	d402      	bmi.n	800970e <_printf_i+0x18e>
 8009708:	065f      	lsls	r7, r3, #25
 800970a:	bf48      	it	mi
 800970c:	b2b6      	uxthmi	r6, r6
 800970e:	07df      	lsls	r7, r3, #31
 8009710:	bf48      	it	mi
 8009712:	f043 0320 	orrmi.w	r3, r3, #32
 8009716:	6029      	str	r1, [r5, #0]
 8009718:	bf48      	it	mi
 800971a:	6023      	strmi	r3, [r4, #0]
 800971c:	b91e      	cbnz	r6, 8009726 <_printf_i+0x1a6>
 800971e:	6823      	ldr	r3, [r4, #0]
 8009720:	f023 0320 	bic.w	r3, r3, #32
 8009724:	6023      	str	r3, [r4, #0]
 8009726:	2310      	movs	r3, #16
 8009728:	e7a6      	b.n	8009678 <_printf_i+0xf8>
 800972a:	4824      	ldr	r0, [pc, #144]	; (80097bc <_printf_i+0x23c>)
 800972c:	e7e4      	b.n	80096f8 <_printf_i+0x178>
 800972e:	4615      	mov	r5, r2
 8009730:	e7bd      	b.n	80096ae <_printf_i+0x12e>
 8009732:	682b      	ldr	r3, [r5, #0]
 8009734:	6826      	ldr	r6, [r4, #0]
 8009736:	1d18      	adds	r0, r3, #4
 8009738:	6961      	ldr	r1, [r4, #20]
 800973a:	6028      	str	r0, [r5, #0]
 800973c:	0635      	lsls	r5, r6, #24
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	d501      	bpl.n	8009746 <_printf_i+0x1c6>
 8009742:	6019      	str	r1, [r3, #0]
 8009744:	e002      	b.n	800974c <_printf_i+0x1cc>
 8009746:	0670      	lsls	r0, r6, #25
 8009748:	d5fb      	bpl.n	8009742 <_printf_i+0x1c2>
 800974a:	8019      	strh	r1, [r3, #0]
 800974c:	2300      	movs	r3, #0
 800974e:	4615      	mov	r5, r2
 8009750:	6123      	str	r3, [r4, #16]
 8009752:	e7bc      	b.n	80096ce <_printf_i+0x14e>
 8009754:	682b      	ldr	r3, [r5, #0]
 8009756:	2100      	movs	r1, #0
 8009758:	1d1a      	adds	r2, r3, #4
 800975a:	602a      	str	r2, [r5, #0]
 800975c:	681d      	ldr	r5, [r3, #0]
 800975e:	6862      	ldr	r2, [r4, #4]
 8009760:	4628      	mov	r0, r5
 8009762:	f000 f859 	bl	8009818 <memchr>
 8009766:	b108      	cbz	r0, 800976c <_printf_i+0x1ec>
 8009768:	1b40      	subs	r0, r0, r5
 800976a:	6060      	str	r0, [r4, #4]
 800976c:	6863      	ldr	r3, [r4, #4]
 800976e:	6123      	str	r3, [r4, #16]
 8009770:	2300      	movs	r3, #0
 8009772:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009776:	e7aa      	b.n	80096ce <_printf_i+0x14e>
 8009778:	462a      	mov	r2, r5
 800977a:	4649      	mov	r1, r9
 800977c:	4640      	mov	r0, r8
 800977e:	6923      	ldr	r3, [r4, #16]
 8009780:	47d0      	blx	sl
 8009782:	3001      	adds	r0, #1
 8009784:	d0ad      	beq.n	80096e2 <_printf_i+0x162>
 8009786:	6823      	ldr	r3, [r4, #0]
 8009788:	079b      	lsls	r3, r3, #30
 800978a:	d413      	bmi.n	80097b4 <_printf_i+0x234>
 800978c:	68e0      	ldr	r0, [r4, #12]
 800978e:	9b03      	ldr	r3, [sp, #12]
 8009790:	4298      	cmp	r0, r3
 8009792:	bfb8      	it	lt
 8009794:	4618      	movlt	r0, r3
 8009796:	e7a6      	b.n	80096e6 <_printf_i+0x166>
 8009798:	2301      	movs	r3, #1
 800979a:	4632      	mov	r2, r6
 800979c:	4649      	mov	r1, r9
 800979e:	4640      	mov	r0, r8
 80097a0:	47d0      	blx	sl
 80097a2:	3001      	adds	r0, #1
 80097a4:	d09d      	beq.n	80096e2 <_printf_i+0x162>
 80097a6:	3501      	adds	r5, #1
 80097a8:	68e3      	ldr	r3, [r4, #12]
 80097aa:	9903      	ldr	r1, [sp, #12]
 80097ac:	1a5b      	subs	r3, r3, r1
 80097ae:	42ab      	cmp	r3, r5
 80097b0:	dcf2      	bgt.n	8009798 <_printf_i+0x218>
 80097b2:	e7eb      	b.n	800978c <_printf_i+0x20c>
 80097b4:	2500      	movs	r5, #0
 80097b6:	f104 0619 	add.w	r6, r4, #25
 80097ba:	e7f5      	b.n	80097a8 <_printf_i+0x228>
 80097bc:	0800a097 	.word	0x0800a097
 80097c0:	0800a0a8 	.word	0x0800a0a8

080097c4 <memmove>:
 80097c4:	4288      	cmp	r0, r1
 80097c6:	b510      	push	{r4, lr}
 80097c8:	eb01 0402 	add.w	r4, r1, r2
 80097cc:	d902      	bls.n	80097d4 <memmove+0x10>
 80097ce:	4284      	cmp	r4, r0
 80097d0:	4623      	mov	r3, r4
 80097d2:	d807      	bhi.n	80097e4 <memmove+0x20>
 80097d4:	1e43      	subs	r3, r0, #1
 80097d6:	42a1      	cmp	r1, r4
 80097d8:	d008      	beq.n	80097ec <memmove+0x28>
 80097da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097e2:	e7f8      	b.n	80097d6 <memmove+0x12>
 80097e4:	4601      	mov	r1, r0
 80097e6:	4402      	add	r2, r0
 80097e8:	428a      	cmp	r2, r1
 80097ea:	d100      	bne.n	80097ee <memmove+0x2a>
 80097ec:	bd10      	pop	{r4, pc}
 80097ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097f6:	e7f7      	b.n	80097e8 <memmove+0x24>

080097f8 <_sbrk_r>:
 80097f8:	b538      	push	{r3, r4, r5, lr}
 80097fa:	2300      	movs	r3, #0
 80097fc:	4d05      	ldr	r5, [pc, #20]	; (8009814 <_sbrk_r+0x1c>)
 80097fe:	4604      	mov	r4, r0
 8009800:	4608      	mov	r0, r1
 8009802:	602b      	str	r3, [r5, #0]
 8009804:	f7f9 f998 	bl	8002b38 <_sbrk>
 8009808:	1c43      	adds	r3, r0, #1
 800980a:	d102      	bne.n	8009812 <_sbrk_r+0x1a>
 800980c:	682b      	ldr	r3, [r5, #0]
 800980e:	b103      	cbz	r3, 8009812 <_sbrk_r+0x1a>
 8009810:	6023      	str	r3, [r4, #0]
 8009812:	bd38      	pop	{r3, r4, r5, pc}
 8009814:	200016d0 	.word	0x200016d0

08009818 <memchr>:
 8009818:	4603      	mov	r3, r0
 800981a:	b510      	push	{r4, lr}
 800981c:	b2c9      	uxtb	r1, r1
 800981e:	4402      	add	r2, r0
 8009820:	4293      	cmp	r3, r2
 8009822:	4618      	mov	r0, r3
 8009824:	d101      	bne.n	800982a <memchr+0x12>
 8009826:	2000      	movs	r0, #0
 8009828:	e003      	b.n	8009832 <memchr+0x1a>
 800982a:	7804      	ldrb	r4, [r0, #0]
 800982c:	3301      	adds	r3, #1
 800982e:	428c      	cmp	r4, r1
 8009830:	d1f6      	bne.n	8009820 <memchr+0x8>
 8009832:	bd10      	pop	{r4, pc}

08009834 <_realloc_r>:
 8009834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009838:	4680      	mov	r8, r0
 800983a:	4614      	mov	r4, r2
 800983c:	460e      	mov	r6, r1
 800983e:	b921      	cbnz	r1, 800984a <_realloc_r+0x16>
 8009840:	4611      	mov	r1, r2
 8009842:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009846:	f7ff bc45 	b.w	80090d4 <_malloc_r>
 800984a:	b92a      	cbnz	r2, 8009858 <_realloc_r+0x24>
 800984c:	f7ff fbda 	bl	8009004 <_free_r>
 8009850:	4625      	mov	r5, r4
 8009852:	4628      	mov	r0, r5
 8009854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009858:	f000 f81b 	bl	8009892 <_malloc_usable_size_r>
 800985c:	4284      	cmp	r4, r0
 800985e:	4607      	mov	r7, r0
 8009860:	d802      	bhi.n	8009868 <_realloc_r+0x34>
 8009862:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009866:	d812      	bhi.n	800988e <_realloc_r+0x5a>
 8009868:	4621      	mov	r1, r4
 800986a:	4640      	mov	r0, r8
 800986c:	f7ff fc32 	bl	80090d4 <_malloc_r>
 8009870:	4605      	mov	r5, r0
 8009872:	2800      	cmp	r0, #0
 8009874:	d0ed      	beq.n	8009852 <_realloc_r+0x1e>
 8009876:	42bc      	cmp	r4, r7
 8009878:	4622      	mov	r2, r4
 800987a:	4631      	mov	r1, r6
 800987c:	bf28      	it	cs
 800987e:	463a      	movcs	r2, r7
 8009880:	f7ff fbb2 	bl	8008fe8 <memcpy>
 8009884:	4631      	mov	r1, r6
 8009886:	4640      	mov	r0, r8
 8009888:	f7ff fbbc 	bl	8009004 <_free_r>
 800988c:	e7e1      	b.n	8009852 <_realloc_r+0x1e>
 800988e:	4635      	mov	r5, r6
 8009890:	e7df      	b.n	8009852 <_realloc_r+0x1e>

08009892 <_malloc_usable_size_r>:
 8009892:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009896:	1f18      	subs	r0, r3, #4
 8009898:	2b00      	cmp	r3, #0
 800989a:	bfbc      	itt	lt
 800989c:	580b      	ldrlt	r3, [r1, r0]
 800989e:	18c0      	addlt	r0, r0, r3
 80098a0:	4770      	bx	lr

080098a2 <atan2>:
 80098a2:	f000 bad1 	b.w	8009e48 <__ieee754_atan2>

080098a6 <sqrt>:
 80098a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098a8:	4606      	mov	r6, r0
 80098aa:	460f      	mov	r7, r1
 80098ac:	f000 f9ae 	bl	8009c0c <__ieee754_sqrt>
 80098b0:	4632      	mov	r2, r6
 80098b2:	4604      	mov	r4, r0
 80098b4:	460d      	mov	r5, r1
 80098b6:	463b      	mov	r3, r7
 80098b8:	4630      	mov	r0, r6
 80098ba:	4639      	mov	r1, r7
 80098bc:	f7f7 f916 	bl	8000aec <__aeabi_dcmpun>
 80098c0:	b990      	cbnz	r0, 80098e8 <sqrt+0x42>
 80098c2:	2200      	movs	r2, #0
 80098c4:	2300      	movs	r3, #0
 80098c6:	4630      	mov	r0, r6
 80098c8:	4639      	mov	r1, r7
 80098ca:	f7f7 f8e7 	bl	8000a9c <__aeabi_dcmplt>
 80098ce:	b158      	cbz	r0, 80098e8 <sqrt+0x42>
 80098d0:	f7ff fb5e 	bl	8008f90 <__errno>
 80098d4:	2321      	movs	r3, #33	; 0x21
 80098d6:	2200      	movs	r2, #0
 80098d8:	6003      	str	r3, [r0, #0]
 80098da:	2300      	movs	r3, #0
 80098dc:	4610      	mov	r0, r2
 80098de:	4619      	mov	r1, r3
 80098e0:	f7f6 ff94 	bl	800080c <__aeabi_ddiv>
 80098e4:	4604      	mov	r4, r0
 80098e6:	460d      	mov	r5, r1
 80098e8:	4620      	mov	r0, r4
 80098ea:	4629      	mov	r1, r5
 80098ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080098f0 <atan>:
 80098f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f4:	4bb6      	ldr	r3, [pc, #728]	; (8009bd0 <atan+0x2e0>)
 80098f6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80098fa:	429e      	cmp	r6, r3
 80098fc:	4604      	mov	r4, r0
 80098fe:	460d      	mov	r5, r1
 8009900:	468b      	mov	fp, r1
 8009902:	dd17      	ble.n	8009934 <atan+0x44>
 8009904:	4bb3      	ldr	r3, [pc, #716]	; (8009bd4 <atan+0x2e4>)
 8009906:	429e      	cmp	r6, r3
 8009908:	dc01      	bgt.n	800990e <atan+0x1e>
 800990a:	d109      	bne.n	8009920 <atan+0x30>
 800990c:	b140      	cbz	r0, 8009920 <atan+0x30>
 800990e:	4622      	mov	r2, r4
 8009910:	462b      	mov	r3, r5
 8009912:	4620      	mov	r0, r4
 8009914:	4629      	mov	r1, r5
 8009916:	f7f6 fc99 	bl	800024c <__adddf3>
 800991a:	4604      	mov	r4, r0
 800991c:	460d      	mov	r5, r1
 800991e:	e005      	b.n	800992c <atan+0x3c>
 8009920:	f1bb 0f00 	cmp.w	fp, #0
 8009924:	4cac      	ldr	r4, [pc, #688]	; (8009bd8 <atan+0x2e8>)
 8009926:	f300 8121 	bgt.w	8009b6c <atan+0x27c>
 800992a:	4dac      	ldr	r5, [pc, #688]	; (8009bdc <atan+0x2ec>)
 800992c:	4620      	mov	r0, r4
 800992e:	4629      	mov	r1, r5
 8009930:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009934:	4baa      	ldr	r3, [pc, #680]	; (8009be0 <atan+0x2f0>)
 8009936:	429e      	cmp	r6, r3
 8009938:	dc11      	bgt.n	800995e <atan+0x6e>
 800993a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800993e:	429e      	cmp	r6, r3
 8009940:	dc0a      	bgt.n	8009958 <atan+0x68>
 8009942:	a38b      	add	r3, pc, #556	; (adr r3, 8009b70 <atan+0x280>)
 8009944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009948:	f7f6 fc80 	bl	800024c <__adddf3>
 800994c:	2200      	movs	r2, #0
 800994e:	4ba5      	ldr	r3, [pc, #660]	; (8009be4 <atan+0x2f4>)
 8009950:	f7f7 f8c2 	bl	8000ad8 <__aeabi_dcmpgt>
 8009954:	2800      	cmp	r0, #0
 8009956:	d1e9      	bne.n	800992c <atan+0x3c>
 8009958:	f04f 3aff 	mov.w	sl, #4294967295
 800995c:	e027      	b.n	80099ae <atan+0xbe>
 800995e:	f000 f951 	bl	8009c04 <fabs>
 8009962:	4ba1      	ldr	r3, [pc, #644]	; (8009be8 <atan+0x2f8>)
 8009964:	4604      	mov	r4, r0
 8009966:	429e      	cmp	r6, r3
 8009968:	460d      	mov	r5, r1
 800996a:	f300 80b8 	bgt.w	8009ade <atan+0x1ee>
 800996e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8009972:	429e      	cmp	r6, r3
 8009974:	f300 809c 	bgt.w	8009ab0 <atan+0x1c0>
 8009978:	4602      	mov	r2, r0
 800997a:	460b      	mov	r3, r1
 800997c:	f7f6 fc66 	bl	800024c <__adddf3>
 8009980:	2200      	movs	r2, #0
 8009982:	4b98      	ldr	r3, [pc, #608]	; (8009be4 <atan+0x2f4>)
 8009984:	f7f6 fc60 	bl	8000248 <__aeabi_dsub>
 8009988:	2200      	movs	r2, #0
 800998a:	4606      	mov	r6, r0
 800998c:	460f      	mov	r7, r1
 800998e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009992:	4620      	mov	r0, r4
 8009994:	4629      	mov	r1, r5
 8009996:	f7f6 fc59 	bl	800024c <__adddf3>
 800999a:	4602      	mov	r2, r0
 800999c:	460b      	mov	r3, r1
 800999e:	4630      	mov	r0, r6
 80099a0:	4639      	mov	r1, r7
 80099a2:	f7f6 ff33 	bl	800080c <__aeabi_ddiv>
 80099a6:	f04f 0a00 	mov.w	sl, #0
 80099aa:	4604      	mov	r4, r0
 80099ac:	460d      	mov	r5, r1
 80099ae:	4622      	mov	r2, r4
 80099b0:	462b      	mov	r3, r5
 80099b2:	4620      	mov	r0, r4
 80099b4:	4629      	mov	r1, r5
 80099b6:	f7f6 fdff 	bl	80005b8 <__aeabi_dmul>
 80099ba:	4602      	mov	r2, r0
 80099bc:	460b      	mov	r3, r1
 80099be:	4680      	mov	r8, r0
 80099c0:	4689      	mov	r9, r1
 80099c2:	f7f6 fdf9 	bl	80005b8 <__aeabi_dmul>
 80099c6:	a36c      	add	r3, pc, #432	; (adr r3, 8009b78 <atan+0x288>)
 80099c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099cc:	4606      	mov	r6, r0
 80099ce:	460f      	mov	r7, r1
 80099d0:	f7f6 fdf2 	bl	80005b8 <__aeabi_dmul>
 80099d4:	a36a      	add	r3, pc, #424	; (adr r3, 8009b80 <atan+0x290>)
 80099d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099da:	f7f6 fc37 	bl	800024c <__adddf3>
 80099de:	4632      	mov	r2, r6
 80099e0:	463b      	mov	r3, r7
 80099e2:	f7f6 fde9 	bl	80005b8 <__aeabi_dmul>
 80099e6:	a368      	add	r3, pc, #416	; (adr r3, 8009b88 <atan+0x298>)
 80099e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ec:	f7f6 fc2e 	bl	800024c <__adddf3>
 80099f0:	4632      	mov	r2, r6
 80099f2:	463b      	mov	r3, r7
 80099f4:	f7f6 fde0 	bl	80005b8 <__aeabi_dmul>
 80099f8:	a365      	add	r3, pc, #404	; (adr r3, 8009b90 <atan+0x2a0>)
 80099fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099fe:	f7f6 fc25 	bl	800024c <__adddf3>
 8009a02:	4632      	mov	r2, r6
 8009a04:	463b      	mov	r3, r7
 8009a06:	f7f6 fdd7 	bl	80005b8 <__aeabi_dmul>
 8009a0a:	a363      	add	r3, pc, #396	; (adr r3, 8009b98 <atan+0x2a8>)
 8009a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a10:	f7f6 fc1c 	bl	800024c <__adddf3>
 8009a14:	4632      	mov	r2, r6
 8009a16:	463b      	mov	r3, r7
 8009a18:	f7f6 fdce 	bl	80005b8 <__aeabi_dmul>
 8009a1c:	a360      	add	r3, pc, #384	; (adr r3, 8009ba0 <atan+0x2b0>)
 8009a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a22:	f7f6 fc13 	bl	800024c <__adddf3>
 8009a26:	4642      	mov	r2, r8
 8009a28:	464b      	mov	r3, r9
 8009a2a:	f7f6 fdc5 	bl	80005b8 <__aeabi_dmul>
 8009a2e:	a35e      	add	r3, pc, #376	; (adr r3, 8009ba8 <atan+0x2b8>)
 8009a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a34:	4680      	mov	r8, r0
 8009a36:	4689      	mov	r9, r1
 8009a38:	4630      	mov	r0, r6
 8009a3a:	4639      	mov	r1, r7
 8009a3c:	f7f6 fdbc 	bl	80005b8 <__aeabi_dmul>
 8009a40:	a35b      	add	r3, pc, #364	; (adr r3, 8009bb0 <atan+0x2c0>)
 8009a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a46:	f7f6 fbff 	bl	8000248 <__aeabi_dsub>
 8009a4a:	4632      	mov	r2, r6
 8009a4c:	463b      	mov	r3, r7
 8009a4e:	f7f6 fdb3 	bl	80005b8 <__aeabi_dmul>
 8009a52:	a359      	add	r3, pc, #356	; (adr r3, 8009bb8 <atan+0x2c8>)
 8009a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a58:	f7f6 fbf6 	bl	8000248 <__aeabi_dsub>
 8009a5c:	4632      	mov	r2, r6
 8009a5e:	463b      	mov	r3, r7
 8009a60:	f7f6 fdaa 	bl	80005b8 <__aeabi_dmul>
 8009a64:	a356      	add	r3, pc, #344	; (adr r3, 8009bc0 <atan+0x2d0>)
 8009a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6a:	f7f6 fbed 	bl	8000248 <__aeabi_dsub>
 8009a6e:	4632      	mov	r2, r6
 8009a70:	463b      	mov	r3, r7
 8009a72:	f7f6 fda1 	bl	80005b8 <__aeabi_dmul>
 8009a76:	a354      	add	r3, pc, #336	; (adr r3, 8009bc8 <atan+0x2d8>)
 8009a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7c:	f7f6 fbe4 	bl	8000248 <__aeabi_dsub>
 8009a80:	4632      	mov	r2, r6
 8009a82:	463b      	mov	r3, r7
 8009a84:	f7f6 fd98 	bl	80005b8 <__aeabi_dmul>
 8009a88:	4602      	mov	r2, r0
 8009a8a:	460b      	mov	r3, r1
 8009a8c:	4640      	mov	r0, r8
 8009a8e:	4649      	mov	r1, r9
 8009a90:	f7f6 fbdc 	bl	800024c <__adddf3>
 8009a94:	4622      	mov	r2, r4
 8009a96:	462b      	mov	r3, r5
 8009a98:	f7f6 fd8e 	bl	80005b8 <__aeabi_dmul>
 8009a9c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009aa0:	4602      	mov	r2, r0
 8009aa2:	460b      	mov	r3, r1
 8009aa4:	d144      	bne.n	8009b30 <atan+0x240>
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	4629      	mov	r1, r5
 8009aaa:	f7f6 fbcd 	bl	8000248 <__aeabi_dsub>
 8009aae:	e734      	b.n	800991a <atan+0x2a>
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	4b4c      	ldr	r3, [pc, #304]	; (8009be4 <atan+0x2f4>)
 8009ab4:	f7f6 fbc8 	bl	8000248 <__aeabi_dsub>
 8009ab8:	2200      	movs	r2, #0
 8009aba:	4606      	mov	r6, r0
 8009abc:	460f      	mov	r7, r1
 8009abe:	4620      	mov	r0, r4
 8009ac0:	4629      	mov	r1, r5
 8009ac2:	4b48      	ldr	r3, [pc, #288]	; (8009be4 <atan+0x2f4>)
 8009ac4:	f7f6 fbc2 	bl	800024c <__adddf3>
 8009ac8:	4602      	mov	r2, r0
 8009aca:	460b      	mov	r3, r1
 8009acc:	4630      	mov	r0, r6
 8009ace:	4639      	mov	r1, r7
 8009ad0:	f7f6 fe9c 	bl	800080c <__aeabi_ddiv>
 8009ad4:	f04f 0a01 	mov.w	sl, #1
 8009ad8:	4604      	mov	r4, r0
 8009ada:	460d      	mov	r5, r1
 8009adc:	e767      	b.n	80099ae <atan+0xbe>
 8009ade:	4b43      	ldr	r3, [pc, #268]	; (8009bec <atan+0x2fc>)
 8009ae0:	429e      	cmp	r6, r3
 8009ae2:	da1a      	bge.n	8009b1a <atan+0x22a>
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	4b42      	ldr	r3, [pc, #264]	; (8009bf0 <atan+0x300>)
 8009ae8:	f7f6 fbae 	bl	8000248 <__aeabi_dsub>
 8009aec:	2200      	movs	r2, #0
 8009aee:	4606      	mov	r6, r0
 8009af0:	460f      	mov	r7, r1
 8009af2:	4620      	mov	r0, r4
 8009af4:	4629      	mov	r1, r5
 8009af6:	4b3e      	ldr	r3, [pc, #248]	; (8009bf0 <atan+0x300>)
 8009af8:	f7f6 fd5e 	bl	80005b8 <__aeabi_dmul>
 8009afc:	2200      	movs	r2, #0
 8009afe:	4b39      	ldr	r3, [pc, #228]	; (8009be4 <atan+0x2f4>)
 8009b00:	f7f6 fba4 	bl	800024c <__adddf3>
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4630      	mov	r0, r6
 8009b0a:	4639      	mov	r1, r7
 8009b0c:	f7f6 fe7e 	bl	800080c <__aeabi_ddiv>
 8009b10:	f04f 0a02 	mov.w	sl, #2
 8009b14:	4604      	mov	r4, r0
 8009b16:	460d      	mov	r5, r1
 8009b18:	e749      	b.n	80099ae <atan+0xbe>
 8009b1a:	4602      	mov	r2, r0
 8009b1c:	460b      	mov	r3, r1
 8009b1e:	2000      	movs	r0, #0
 8009b20:	4934      	ldr	r1, [pc, #208]	; (8009bf4 <atan+0x304>)
 8009b22:	f7f6 fe73 	bl	800080c <__aeabi_ddiv>
 8009b26:	f04f 0a03 	mov.w	sl, #3
 8009b2a:	4604      	mov	r4, r0
 8009b2c:	460d      	mov	r5, r1
 8009b2e:	e73e      	b.n	80099ae <atan+0xbe>
 8009b30:	4b31      	ldr	r3, [pc, #196]	; (8009bf8 <atan+0x308>)
 8009b32:	4e32      	ldr	r6, [pc, #200]	; (8009bfc <atan+0x30c>)
 8009b34:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3c:	f7f6 fb84 	bl	8000248 <__aeabi_dsub>
 8009b40:	4622      	mov	r2, r4
 8009b42:	462b      	mov	r3, r5
 8009b44:	f7f6 fb80 	bl	8000248 <__aeabi_dsub>
 8009b48:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009b4c:	4602      	mov	r2, r0
 8009b4e:	460b      	mov	r3, r1
 8009b50:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009b54:	f7f6 fb78 	bl	8000248 <__aeabi_dsub>
 8009b58:	f1bb 0f00 	cmp.w	fp, #0
 8009b5c:	4604      	mov	r4, r0
 8009b5e:	460d      	mov	r5, r1
 8009b60:	f6bf aee4 	bge.w	800992c <atan+0x3c>
 8009b64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009b68:	461d      	mov	r5, r3
 8009b6a:	e6df      	b.n	800992c <atan+0x3c>
 8009b6c:	4d24      	ldr	r5, [pc, #144]	; (8009c00 <atan+0x310>)
 8009b6e:	e6dd      	b.n	800992c <atan+0x3c>
 8009b70:	8800759c 	.word	0x8800759c
 8009b74:	7e37e43c 	.word	0x7e37e43c
 8009b78:	e322da11 	.word	0xe322da11
 8009b7c:	3f90ad3a 	.word	0x3f90ad3a
 8009b80:	24760deb 	.word	0x24760deb
 8009b84:	3fa97b4b 	.word	0x3fa97b4b
 8009b88:	a0d03d51 	.word	0xa0d03d51
 8009b8c:	3fb10d66 	.word	0x3fb10d66
 8009b90:	c54c206e 	.word	0xc54c206e
 8009b94:	3fb745cd 	.word	0x3fb745cd
 8009b98:	920083ff 	.word	0x920083ff
 8009b9c:	3fc24924 	.word	0x3fc24924
 8009ba0:	5555550d 	.word	0x5555550d
 8009ba4:	3fd55555 	.word	0x3fd55555
 8009ba8:	2c6a6c2f 	.word	0x2c6a6c2f
 8009bac:	bfa2b444 	.word	0xbfa2b444
 8009bb0:	52defd9a 	.word	0x52defd9a
 8009bb4:	3fadde2d 	.word	0x3fadde2d
 8009bb8:	af749a6d 	.word	0xaf749a6d
 8009bbc:	3fb3b0f2 	.word	0x3fb3b0f2
 8009bc0:	fe231671 	.word	0xfe231671
 8009bc4:	3fbc71c6 	.word	0x3fbc71c6
 8009bc8:	9998ebc4 	.word	0x9998ebc4
 8009bcc:	3fc99999 	.word	0x3fc99999
 8009bd0:	440fffff 	.word	0x440fffff
 8009bd4:	7ff00000 	.word	0x7ff00000
 8009bd8:	54442d18 	.word	0x54442d18
 8009bdc:	bff921fb 	.word	0xbff921fb
 8009be0:	3fdbffff 	.word	0x3fdbffff
 8009be4:	3ff00000 	.word	0x3ff00000
 8009be8:	3ff2ffff 	.word	0x3ff2ffff
 8009bec:	40038000 	.word	0x40038000
 8009bf0:	3ff80000 	.word	0x3ff80000
 8009bf4:	bff00000 	.word	0xbff00000
 8009bf8:	0800a0e0 	.word	0x0800a0e0
 8009bfc:	0800a0c0 	.word	0x0800a0c0
 8009c00:	3ff921fb 	.word	0x3ff921fb

08009c04 <fabs>:
 8009c04:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009c08:	4619      	mov	r1, r3
 8009c0a:	4770      	bx	lr

08009c0c <__ieee754_sqrt>:
 8009c0c:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 8009db0 <__ieee754_sqrt+0x1a4>
 8009c10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c14:	ea3c 0c01 	bics.w	ip, ip, r1
 8009c18:	460b      	mov	r3, r1
 8009c1a:	4606      	mov	r6, r0
 8009c1c:	460d      	mov	r5, r1
 8009c1e:	460a      	mov	r2, r1
 8009c20:	4604      	mov	r4, r0
 8009c22:	d10e      	bne.n	8009c42 <__ieee754_sqrt+0x36>
 8009c24:	4602      	mov	r2, r0
 8009c26:	f7f6 fcc7 	bl	80005b8 <__aeabi_dmul>
 8009c2a:	4602      	mov	r2, r0
 8009c2c:	460b      	mov	r3, r1
 8009c2e:	4630      	mov	r0, r6
 8009c30:	4629      	mov	r1, r5
 8009c32:	f7f6 fb0b 	bl	800024c <__adddf3>
 8009c36:	4606      	mov	r6, r0
 8009c38:	460d      	mov	r5, r1
 8009c3a:	4630      	mov	r0, r6
 8009c3c:	4629      	mov	r1, r5
 8009c3e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c42:	2900      	cmp	r1, #0
 8009c44:	dc0d      	bgt.n	8009c62 <__ieee754_sqrt+0x56>
 8009c46:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8009c4a:	ea5c 0c00 	orrs.w	ip, ip, r0
 8009c4e:	d0f4      	beq.n	8009c3a <__ieee754_sqrt+0x2e>
 8009c50:	b139      	cbz	r1, 8009c62 <__ieee754_sqrt+0x56>
 8009c52:	4602      	mov	r2, r0
 8009c54:	f7f6 faf8 	bl	8000248 <__aeabi_dsub>
 8009c58:	4602      	mov	r2, r0
 8009c5a:	460b      	mov	r3, r1
 8009c5c:	f7f6 fdd6 	bl	800080c <__aeabi_ddiv>
 8009c60:	e7e9      	b.n	8009c36 <__ieee754_sqrt+0x2a>
 8009c62:	1512      	asrs	r2, r2, #20
 8009c64:	f000 8089 	beq.w	8009d7a <__ieee754_sqrt+0x16e>
 8009c68:	2500      	movs	r5, #0
 8009c6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c6e:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8009c72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c76:	07d2      	lsls	r2, r2, #31
 8009c78:	bf5c      	itt	pl
 8009c7a:	005b      	lslpl	r3, r3, #1
 8009c7c:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8009c80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009c84:	bf58      	it	pl
 8009c86:	0064      	lslpl	r4, r4, #1
 8009c88:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8009c8c:	0062      	lsls	r2, r4, #1
 8009c8e:	2016      	movs	r0, #22
 8009c90:	4629      	mov	r1, r5
 8009c92:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 8009c96:	1076      	asrs	r6, r6, #1
 8009c98:	190f      	adds	r7, r1, r4
 8009c9a:	429f      	cmp	r7, r3
 8009c9c:	bfde      	ittt	le
 8009c9e:	1bdb      	suble	r3, r3, r7
 8009ca0:	1939      	addle	r1, r7, r4
 8009ca2:	192d      	addle	r5, r5, r4
 8009ca4:	005b      	lsls	r3, r3, #1
 8009ca6:	3801      	subs	r0, #1
 8009ca8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009cac:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009cb0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009cb4:	d1f0      	bne.n	8009c98 <__ieee754_sqrt+0x8c>
 8009cb6:	4604      	mov	r4, r0
 8009cb8:	2720      	movs	r7, #32
 8009cba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8009cbe:	428b      	cmp	r3, r1
 8009cc0:	eb0c 0e00 	add.w	lr, ip, r0
 8009cc4:	dc02      	bgt.n	8009ccc <__ieee754_sqrt+0xc0>
 8009cc6:	d113      	bne.n	8009cf0 <__ieee754_sqrt+0xe4>
 8009cc8:	4596      	cmp	lr, r2
 8009cca:	d811      	bhi.n	8009cf0 <__ieee754_sqrt+0xe4>
 8009ccc:	f1be 0f00 	cmp.w	lr, #0
 8009cd0:	eb0e 000c 	add.w	r0, lr, ip
 8009cd4:	da56      	bge.n	8009d84 <__ieee754_sqrt+0x178>
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	db54      	blt.n	8009d84 <__ieee754_sqrt+0x178>
 8009cda:	f101 0801 	add.w	r8, r1, #1
 8009cde:	1a5b      	subs	r3, r3, r1
 8009ce0:	4641      	mov	r1, r8
 8009ce2:	4596      	cmp	lr, r2
 8009ce4:	bf88      	it	hi
 8009ce6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009cea:	eba2 020e 	sub.w	r2, r2, lr
 8009cee:	4464      	add	r4, ip
 8009cf0:	005b      	lsls	r3, r3, #1
 8009cf2:	3f01      	subs	r7, #1
 8009cf4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009cf8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009cfc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009d00:	d1dd      	bne.n	8009cbe <__ieee754_sqrt+0xb2>
 8009d02:	4313      	orrs	r3, r2
 8009d04:	d01b      	beq.n	8009d3e <__ieee754_sqrt+0x132>
 8009d06:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8009db4 <__ieee754_sqrt+0x1a8>
 8009d0a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8009db8 <__ieee754_sqrt+0x1ac>
 8009d0e:	e9da 0100 	ldrd	r0, r1, [sl]
 8009d12:	e9db 2300 	ldrd	r2, r3, [fp]
 8009d16:	f7f6 fa97 	bl	8000248 <__aeabi_dsub>
 8009d1a:	e9da 8900 	ldrd	r8, r9, [sl]
 8009d1e:	4602      	mov	r2, r0
 8009d20:	460b      	mov	r3, r1
 8009d22:	4640      	mov	r0, r8
 8009d24:	4649      	mov	r1, r9
 8009d26:	f7f6 fec3 	bl	8000ab0 <__aeabi_dcmple>
 8009d2a:	b140      	cbz	r0, 8009d3e <__ieee754_sqrt+0x132>
 8009d2c:	e9da 0100 	ldrd	r0, r1, [sl]
 8009d30:	e9db 2300 	ldrd	r2, r3, [fp]
 8009d34:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009d38:	d126      	bne.n	8009d88 <__ieee754_sqrt+0x17c>
 8009d3a:	463c      	mov	r4, r7
 8009d3c:	3501      	adds	r5, #1
 8009d3e:	106b      	asrs	r3, r5, #1
 8009d40:	0864      	lsrs	r4, r4, #1
 8009d42:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009d46:	07ea      	lsls	r2, r5, #31
 8009d48:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009d4c:	bf48      	it	mi
 8009d4e:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 8009d52:	4620      	mov	r0, r4
 8009d54:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8009d58:	e76d      	b.n	8009c36 <__ieee754_sqrt+0x2a>
 8009d5a:	0ae3      	lsrs	r3, r4, #11
 8009d5c:	3915      	subs	r1, #21
 8009d5e:	0564      	lsls	r4, r4, #21
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d0fa      	beq.n	8009d5a <__ieee754_sqrt+0x14e>
 8009d64:	02d8      	lsls	r0, r3, #11
 8009d66:	d50a      	bpl.n	8009d7e <__ieee754_sqrt+0x172>
 8009d68:	f1c2 0020 	rsb	r0, r2, #32
 8009d6c:	fa24 f000 	lsr.w	r0, r4, r0
 8009d70:	1e55      	subs	r5, r2, #1
 8009d72:	4094      	lsls	r4, r2
 8009d74:	4303      	orrs	r3, r0
 8009d76:	1b4a      	subs	r2, r1, r5
 8009d78:	e776      	b.n	8009c68 <__ieee754_sqrt+0x5c>
 8009d7a:	4611      	mov	r1, r2
 8009d7c:	e7f0      	b.n	8009d60 <__ieee754_sqrt+0x154>
 8009d7e:	005b      	lsls	r3, r3, #1
 8009d80:	3201      	adds	r2, #1
 8009d82:	e7ef      	b.n	8009d64 <__ieee754_sqrt+0x158>
 8009d84:	4688      	mov	r8, r1
 8009d86:	e7aa      	b.n	8009cde <__ieee754_sqrt+0xd2>
 8009d88:	f7f6 fa60 	bl	800024c <__adddf3>
 8009d8c:	e9da 8900 	ldrd	r8, r9, [sl]
 8009d90:	4602      	mov	r2, r0
 8009d92:	460b      	mov	r3, r1
 8009d94:	4640      	mov	r0, r8
 8009d96:	4649      	mov	r1, r9
 8009d98:	f7f6 fe80 	bl	8000a9c <__aeabi_dcmplt>
 8009d9c:	b120      	cbz	r0, 8009da8 <__ieee754_sqrt+0x19c>
 8009d9e:	1ca1      	adds	r1, r4, #2
 8009da0:	bf08      	it	eq
 8009da2:	3501      	addeq	r5, #1
 8009da4:	3402      	adds	r4, #2
 8009da6:	e7ca      	b.n	8009d3e <__ieee754_sqrt+0x132>
 8009da8:	3401      	adds	r4, #1
 8009daa:	f024 0401 	bic.w	r4, r4, #1
 8009dae:	e7c6      	b.n	8009d3e <__ieee754_sqrt+0x132>
 8009db0:	7ff00000 	.word	0x7ff00000
 8009db4:	200000f8 	.word	0x200000f8
 8009db8:	20000100 	.word	0x20000100

08009dbc <round>:
 8009dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dbe:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009dc2:	f2a7 32ff 	subw	r2, r7, #1023	; 0x3ff
 8009dc6:	2a13      	cmp	r2, #19
 8009dc8:	460b      	mov	r3, r1
 8009dca:	4605      	mov	r5, r0
 8009dcc:	460c      	mov	r4, r1
 8009dce:	dc18      	bgt.n	8009e02 <round+0x46>
 8009dd0:	2a00      	cmp	r2, #0
 8009dd2:	da09      	bge.n	8009de8 <round+0x2c>
 8009dd4:	3201      	adds	r2, #1
 8009dd6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8009dda:	d103      	bne.n	8009de4 <round+0x28>
 8009ddc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009de0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009de4:	2200      	movs	r2, #0
 8009de6:	e029      	b.n	8009e3c <round+0x80>
 8009de8:	4816      	ldr	r0, [pc, #88]	; (8009e44 <round+0x88>)
 8009dea:	4110      	asrs	r0, r2
 8009dec:	4001      	ands	r1, r0
 8009dee:	4329      	orrs	r1, r5
 8009df0:	d011      	beq.n	8009e16 <round+0x5a>
 8009df2:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009df6:	fa41 f202 	asr.w	r2, r1, r2
 8009dfa:	4413      	add	r3, r2
 8009dfc:	ea23 0300 	bic.w	r3, r3, r0
 8009e00:	e7f0      	b.n	8009de4 <round+0x28>
 8009e02:	2a33      	cmp	r2, #51	; 0x33
 8009e04:	dd0a      	ble.n	8009e1c <round+0x60>
 8009e06:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8009e0a:	d104      	bne.n	8009e16 <round+0x5a>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	f7f6 fa1d 	bl	800024c <__adddf3>
 8009e12:	4605      	mov	r5, r0
 8009e14:	460c      	mov	r4, r1
 8009e16:	4628      	mov	r0, r5
 8009e18:	4621      	mov	r1, r4
 8009e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e20:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009e24:	40f8      	lsrs	r0, r7
 8009e26:	4228      	tst	r0, r5
 8009e28:	d0f5      	beq.n	8009e16 <round+0x5a>
 8009e2a:	f1c2 0133 	rsb	r1, r2, #51	; 0x33
 8009e2e:	2201      	movs	r2, #1
 8009e30:	408a      	lsls	r2, r1
 8009e32:	1952      	adds	r2, r2, r5
 8009e34:	bf28      	it	cs
 8009e36:	3301      	addcs	r3, #1
 8009e38:	ea22 0200 	bic.w	r2, r2, r0
 8009e3c:	4619      	mov	r1, r3
 8009e3e:	4610      	mov	r0, r2
 8009e40:	e7e7      	b.n	8009e12 <round+0x56>
 8009e42:	bf00      	nop
 8009e44:	000fffff 	.word	0x000fffff

08009e48 <__ieee754_atan2>:
 8009e48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e4c:	4617      	mov	r7, r2
 8009e4e:	4692      	mov	sl, r2
 8009e50:	4699      	mov	r9, r3
 8009e52:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009e56:	427b      	negs	r3, r7
 8009e58:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8009fd8 <__ieee754_atan2+0x190>
 8009e5c:	433b      	orrs	r3, r7
 8009e5e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009e62:	4543      	cmp	r3, r8
 8009e64:	4604      	mov	r4, r0
 8009e66:	460d      	mov	r5, r1
 8009e68:	d809      	bhi.n	8009e7e <__ieee754_atan2+0x36>
 8009e6a:	4246      	negs	r6, r0
 8009e6c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009e70:	4306      	orrs	r6, r0
 8009e72:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8009e76:	4546      	cmp	r6, r8
 8009e78:	468e      	mov	lr, r1
 8009e7a:	4683      	mov	fp, r0
 8009e7c:	d908      	bls.n	8009e90 <__ieee754_atan2+0x48>
 8009e7e:	4652      	mov	r2, sl
 8009e80:	464b      	mov	r3, r9
 8009e82:	4620      	mov	r0, r4
 8009e84:	4629      	mov	r1, r5
 8009e86:	f7f6 f9e1 	bl	800024c <__adddf3>
 8009e8a:	4604      	mov	r4, r0
 8009e8c:	460d      	mov	r5, r1
 8009e8e:	e019      	b.n	8009ec4 <__ieee754_atan2+0x7c>
 8009e90:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 8009e94:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8009e98:	433e      	orrs	r6, r7
 8009e9a:	d103      	bne.n	8009ea4 <__ieee754_atan2+0x5c>
 8009e9c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea0:	f7ff bd26 	b.w	80098f0 <atan>
 8009ea4:	ea4f 76a9 	mov.w	r6, r9, asr #30
 8009ea8:	f006 0602 	and.w	r6, r6, #2
 8009eac:	ea53 0b0b 	orrs.w	fp, r3, fp
 8009eb0:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8009eb4:	d10a      	bne.n	8009ecc <__ieee754_atan2+0x84>
 8009eb6:	2e02      	cmp	r6, #2
 8009eb8:	d067      	beq.n	8009f8a <__ieee754_atan2+0x142>
 8009eba:	2e03      	cmp	r6, #3
 8009ebc:	d102      	bne.n	8009ec4 <__ieee754_atan2+0x7c>
 8009ebe:	a53a      	add	r5, pc, #232	; (adr r5, 8009fa8 <__ieee754_atan2+0x160>)
 8009ec0:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009ec4:	4620      	mov	r0, r4
 8009ec6:	4629      	mov	r1, r5
 8009ec8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ecc:	4317      	orrs	r7, r2
 8009ece:	d106      	bne.n	8009ede <__ieee754_atan2+0x96>
 8009ed0:	f1be 0f00 	cmp.w	lr, #0
 8009ed4:	da64      	bge.n	8009fa0 <__ieee754_atan2+0x158>
 8009ed6:	a536      	add	r5, pc, #216	; (adr r5, 8009fb0 <__ieee754_atan2+0x168>)
 8009ed8:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009edc:	e7f2      	b.n	8009ec4 <__ieee754_atan2+0x7c>
 8009ede:	4542      	cmp	r2, r8
 8009ee0:	d10f      	bne.n	8009f02 <__ieee754_atan2+0xba>
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	f106 36ff 	add.w	r6, r6, #4294967295
 8009ee8:	d107      	bne.n	8009efa <__ieee754_atan2+0xb2>
 8009eea:	2e02      	cmp	r6, #2
 8009eec:	d851      	bhi.n	8009f92 <__ieee754_atan2+0x14a>
 8009eee:	4b3b      	ldr	r3, [pc, #236]	; (8009fdc <__ieee754_atan2+0x194>)
 8009ef0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009ef4:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009ef8:	e7e4      	b.n	8009ec4 <__ieee754_atan2+0x7c>
 8009efa:	2e02      	cmp	r6, #2
 8009efc:	d84d      	bhi.n	8009f9a <__ieee754_atan2+0x152>
 8009efe:	4b38      	ldr	r3, [pc, #224]	; (8009fe0 <__ieee754_atan2+0x198>)
 8009f00:	e7f6      	b.n	8009ef0 <__ieee754_atan2+0xa8>
 8009f02:	4543      	cmp	r3, r8
 8009f04:	d0e4      	beq.n	8009ed0 <__ieee754_atan2+0x88>
 8009f06:	1a9b      	subs	r3, r3, r2
 8009f08:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8009f0c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009f10:	da21      	bge.n	8009f56 <__ieee754_atan2+0x10e>
 8009f12:	f1b9 0f00 	cmp.w	r9, #0
 8009f16:	da01      	bge.n	8009f1c <__ieee754_atan2+0xd4>
 8009f18:	323c      	adds	r2, #60	; 0x3c
 8009f1a:	db20      	blt.n	8009f5e <__ieee754_atan2+0x116>
 8009f1c:	4652      	mov	r2, sl
 8009f1e:	464b      	mov	r3, r9
 8009f20:	4620      	mov	r0, r4
 8009f22:	4629      	mov	r1, r5
 8009f24:	f7f6 fc72 	bl	800080c <__aeabi_ddiv>
 8009f28:	f7ff fe6c 	bl	8009c04 <fabs>
 8009f2c:	f7ff fce0 	bl	80098f0 <atan>
 8009f30:	4604      	mov	r4, r0
 8009f32:	460d      	mov	r5, r1
 8009f34:	2e01      	cmp	r6, #1
 8009f36:	d015      	beq.n	8009f64 <__ieee754_atan2+0x11c>
 8009f38:	2e02      	cmp	r6, #2
 8009f3a:	d017      	beq.n	8009f6c <__ieee754_atan2+0x124>
 8009f3c:	2e00      	cmp	r6, #0
 8009f3e:	d0c1      	beq.n	8009ec4 <__ieee754_atan2+0x7c>
 8009f40:	a31d      	add	r3, pc, #116	; (adr r3, 8009fb8 <__ieee754_atan2+0x170>)
 8009f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f46:	4620      	mov	r0, r4
 8009f48:	4629      	mov	r1, r5
 8009f4a:	f7f6 f97d 	bl	8000248 <__aeabi_dsub>
 8009f4e:	a31c      	add	r3, pc, #112	; (adr r3, 8009fc0 <__ieee754_atan2+0x178>)
 8009f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f54:	e016      	b.n	8009f84 <__ieee754_atan2+0x13c>
 8009f56:	a51c      	add	r5, pc, #112	; (adr r5, 8009fc8 <__ieee754_atan2+0x180>)
 8009f58:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009f5c:	e7ea      	b.n	8009f34 <__ieee754_atan2+0xec>
 8009f5e:	2400      	movs	r4, #0
 8009f60:	2500      	movs	r5, #0
 8009f62:	e7e7      	b.n	8009f34 <__ieee754_atan2+0xec>
 8009f64:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009f68:	461d      	mov	r5, r3
 8009f6a:	e7ab      	b.n	8009ec4 <__ieee754_atan2+0x7c>
 8009f6c:	a312      	add	r3, pc, #72	; (adr r3, 8009fb8 <__ieee754_atan2+0x170>)
 8009f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f72:	4620      	mov	r0, r4
 8009f74:	4629      	mov	r1, r5
 8009f76:	f7f6 f967 	bl	8000248 <__aeabi_dsub>
 8009f7a:	4602      	mov	r2, r0
 8009f7c:	460b      	mov	r3, r1
 8009f7e:	a110      	add	r1, pc, #64	; (adr r1, 8009fc0 <__ieee754_atan2+0x178>)
 8009f80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f84:	f7f6 f960 	bl	8000248 <__aeabi_dsub>
 8009f88:	e77f      	b.n	8009e8a <__ieee754_atan2+0x42>
 8009f8a:	a50d      	add	r5, pc, #52	; (adr r5, 8009fc0 <__ieee754_atan2+0x178>)
 8009f8c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009f90:	e798      	b.n	8009ec4 <__ieee754_atan2+0x7c>
 8009f92:	a50f      	add	r5, pc, #60	; (adr r5, 8009fd0 <__ieee754_atan2+0x188>)
 8009f94:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009f98:	e794      	b.n	8009ec4 <__ieee754_atan2+0x7c>
 8009f9a:	2400      	movs	r4, #0
 8009f9c:	2500      	movs	r5, #0
 8009f9e:	e791      	b.n	8009ec4 <__ieee754_atan2+0x7c>
 8009fa0:	a509      	add	r5, pc, #36	; (adr r5, 8009fc8 <__ieee754_atan2+0x180>)
 8009fa2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009fa6:	e78d      	b.n	8009ec4 <__ieee754_atan2+0x7c>
 8009fa8:	54442d18 	.word	0x54442d18
 8009fac:	c00921fb 	.word	0xc00921fb
 8009fb0:	54442d18 	.word	0x54442d18
 8009fb4:	bff921fb 	.word	0xbff921fb
 8009fb8:	33145c07 	.word	0x33145c07
 8009fbc:	3ca1a626 	.word	0x3ca1a626
 8009fc0:	54442d18 	.word	0x54442d18
 8009fc4:	400921fb 	.word	0x400921fb
 8009fc8:	54442d18 	.word	0x54442d18
 8009fcc:	3ff921fb 	.word	0x3ff921fb
 8009fd0:	54442d18 	.word	0x54442d18
 8009fd4:	3fe921fb 	.word	0x3fe921fb
 8009fd8:	7ff00000 	.word	0x7ff00000
 8009fdc:	0800a100 	.word	0x0800a100
 8009fe0:	0800a118 	.word	0x0800a118

08009fe4 <_init>:
 8009fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fe6:	bf00      	nop
 8009fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fea:	bc08      	pop	{r3}
 8009fec:	469e      	mov	lr, r3
 8009fee:	4770      	bx	lr

08009ff0 <_fini>:
 8009ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ff2:	bf00      	nop
 8009ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ff6:	bc08      	pop	{r3}
 8009ff8:	469e      	mov	lr, r3
 8009ffa:	4770      	bx	lr
