<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="MPSQ" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="ppl" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="ppl" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="rw" src_name="n_patches" src_type="int" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="n_patches" hw_bitwidth="8" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="GDarray" src_type="int" src_isptr="1" src_bitwidth="64" src_size_or_depth="1280">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="GDarray" hw_bitwidth="64" hw_size_or_depth="1280">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="GDn_points_0" src_type="int" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="GDn_points_0" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="GDn_points_1" src_type="int" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="GDn_points_1" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="GDn_points_2" src_type="int" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="GDn_points_2" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="GDn_points_3" src_type="int" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="GDn_points_3" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="GDn_points_4" src_type="int" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="GDn_points_4" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="8" access_type="w" src_name="output_patch_stream" src_type="int" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="output_patch_stream_V" hw_bitwidth="64" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
