INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/lab1_/lab1_.srcs/sources_1/new/and4gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/lab1_/lab1_.srcs/sources_1/new/and4input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/lab1_/lab1_.srcs/sim_1/new/and4gatetestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4gatetestbench
