INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/¹ùºÆÔÂ/Desktop/waveform_generator/waveform_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/¹ùºÆÔÂ/Desktop/waveform_generator/waveform_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/¹ùºÆÔÂ/Desktop/waveform_generator/waveform_generator.srcs/sources_1/new/dac_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/¹ùºÆÔÂ/Desktop/waveform_generator/waveform_generator.srcs/sources_1/new/sin_wave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_wave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/¹ùºÆÔÂ/Desktop/waveform_generator/waveform_generator.srcs/sources_1/new/wave_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/¹ùºÆÔÂ/Desktop/waveform_generator/waveform_generator.srcs/sources_1/new/wave_make.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_make
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/¹ùºÆÔÂ/Desktop/waveform_generator/waveform_generator.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/¹ùºÆÔÂ/Desktop/waveform_generator/waveform_generator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/¹ùºÆÔÂ/Desktop/waveform_generator/waveform_generator.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_compiler_0'
