$date
	Mon Feb 21 23:49:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 1 ! clk $end
$upscope $end
$scope module testbench $end
$var reg 4 " icode [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 1 # cnd $end
$upscope $end
$scope module testbench $end
$var reg 4 $ rA [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 % rB [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 64 & valE [63:0] $end
$upscope $end
$scope module testbench $end
$var reg 64 ' valM [63:0] $end
$upscope $end
$scope module testbench $end
$var wire 64 ( valA [63:0] $end
$upscope $end
$scope module testbench $end
$var wire 64 ) valB [63:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11010000100100100001100111101011101111 )
b0 (
bx '
b11010000100100100001100111101011101100 &
b111 %
b10 $
0#
b1010 "
1!
$end
#10
b11010000100100100001100111101011101100 )
0!
#20
b11010000100100100001100111101011101101 )
1!
b11010000100100100001100111101011101101 &
#30
0!
#40
b11010000100100100001100111101011101110 )
1!
b11010000100100100001100111101011101110 &
#50
0!
#60
b11010000100100100001100111101011101111 )
1!
b11010000100100100001100111101011101111 &
#70
0!
#80
