#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar  2 14:16:36 2023
# Process ID: 14480
# Current directory: C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14924 C:\Users\jiangyi\Desktop\LAB0\Logic\Ext_imm16\Ext_imm16.xpr
# Log file: C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/vivado.log
# Journal file: C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Ext_imm16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ext_imm16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/new/Ext_imm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_imm16
ERROR: [VRFC 10-4982] syntax error near ',' [C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/new/Ext_imm16.v:28]
ERROR: [VRFC 10-2865] module 'Ext_imm16' ignored due to previous errors [C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/new/Ext_imm16.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Ext_imm16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ext_imm16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/new/Ext_imm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_imm16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim'
"xelab -wto c799dae494484327b3b9174549396aee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ext_imm16_behav xil_defaultlib.Ext_imm16 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c799dae494484327b3b9174549396aee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ext_imm16_behav xil_defaultlib.Ext_imm16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ext_imm16
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ext_imm16_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim/xsim.dir/Ext_imm16_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 14:29:29 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 999.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ext_imm16_behav -key {Behavioral:sim_1:Functional:Ext_imm16} -tclbatch {Ext_imm16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Ext_imm16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ext_imm16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 999.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Ext_imm16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ext_imm16_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.srcs/sim_1/new/Ext_imm16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_imm16_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim'
"xelab -wto c799dae494484327b3b9174549396aee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ext_imm16_tb_behav xil_defaultlib.Ext_imm16_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c799dae494484327b3b9174549396aee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ext_imm16_tb_behav xil_defaultlib.Ext_imm16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ext_imm16
Compiling module xil_defaultlib.Ext_imm16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ext_imm16_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim/xsim.dir/Ext_imm16_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 14:34:32 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jiangyi/Desktop/LAB0/Logic/Ext_imm16/Ext_imm16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ext_imm16_tb_behav -key {Behavioral:sim_1:Functional:Ext_imm16_tb} -tclbatch {Ext_imm16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Ext_imm16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ext_imm16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 999.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 999.090 ; gain = 0.000
ipx::package_project -root_dir c:/users/jiangyi/desktop/lab0/logic/ext_imm16/ext_imm16.srcs -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/jiangyi/desktop/lab0/logic/ext_imm16/ext_imm16.srcs [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/jiangyi/desktop/lab0/logic/ext_imm16/ext_imm16.srcs'.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 14:37:41 2023...
