lib_name: span_ion
cell_name: zz_one_shot_nand_pulseWidth
pins: [  ]
instances:
  I2:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "outb"
        num_bits: 1
  V3:
    lib_name: analogLib
    cell_name: vsource
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "in"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  C0:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "out"
        num_bits: 1
  XONESHOT:
    lib_name: span_ion
    cell_name: one_shot_nand
    instpins:
      CTRLb:
        direction: input
        net_name: "CTRLb<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "out"
        num_bits: 1
      outb:
        direction: output
        net_name: "outb"
        num_bits: 1
      in:
        direction: input
        net_name: "in"
        num_bits: 1
  I1:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V5:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VMID"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  V4:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "CTRL<1>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  V0:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "CTRL<0>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  V2:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V1:
    lib_name: analogLib
    cell_name: vpulse
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  E1:
    lib_name: analogLib
    cell_name: vcvs
    instpins:
      NC+:
        direction: inputOutput
        net_name: "CTRL<1>"
        num_bits: 1
      NC-:
        direction: inputOutput
        net_name: "VMID"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "CTRLb<1>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VMID"
        num_bits: 1
  E0:
    lib_name: analogLib
    cell_name: vcvs
    instpins:
      NC+:
        direction: inputOutput
        net_name: "CTRL<0>"
        num_bits: 1
      NC-:
        direction: inputOutput
        net_name: "VMID"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "CTRLb<0>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VMID"
        num_bits: 1
