Command: report datapath > reports_Dec05-06:14:40/generic/RISC_V_pipeline_datapath.rpt
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Dec 05 2022  06:18:45 am
  Module:                 RISC_V_pipeline
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                    Operator   Signedness  Inputs Outputs CellArea Line Col Filename 
=====================================================================================
RISC_V_pipeline
 inc_uart0_tx0_datapath_wait_bit_timer_add_16_25
  
  module:increment_unsigned_1188_2360
   very_fast       increment   unsigned   32x1    32        392.60   16  25 timer.sv 
=====================================================================================
RISC_V_pipeline
 riscv
  ADD_TC_OP
   
   module:add_signed_75
    very_fast          +       signed     32x33   32        667.68  167  10 ALU.sv   
=====================================================================================
RISC_V_pipeline
 riscv
  ALU_i_minus_152_35_Y_ALU_i_sub_151_50_Y_ALU_i_add_150_50
   
   module:addsub_signed_565
    very_fast         +,-      signed     32x32x1 32       1263.25                   
   equation:
   assign Z = AS ? $signed(A)-$signed(B) : $signed(A)+$signed(B);
-------------------------------------------------------------------------------------
    minus_152_35       -       signed     1x32    32                152  35 ALU.sv   
    sub_151_50         -       signed     32x32   33                151  50 ALU.sv   
    add_150_50         +       signed     32x32   33                150  50 ALU.sv   
=====================================================================================
RISC_V_pipeline
 riscv
  adder_branch_add_15_27
   
   module:add_unsigned_267_1
    very_fast          +       unsigned   32x32   32        809.23   15  27 Adder.sv 
=====================================================================================
RISC_V_pipeline
 riscv
  adder_pc4_add_15_27
   
   module:add_unsigned_684
    very_fast          +       unsigned   32x3    32        365.89   15  27 Adder.sv 
=====================================================================================
RISC_V_pipeline
 riscv
  csa_tree_ALU_i_eq_218_40_groupi
   
   module:csa_tree_ALU_i_eq_218_40_group_2
    very_fast    csa_and_adder            34x34   1         667.68                   
   equation:
   wire [31:0] TMPDP_1;assign TMPDP_1 = 0 - in_0 + 0 - in_1 + 2'sb00;assign out_0 = (TMPDP_1 - 1 == -1);
-------------------------------------------------------------------------------------
    eq_218_40
     very_fast         ==      unsigned   32x1    1                 218  40 ALU.sv   
=====================================================================================
RISC_V_pipeline
 riscv
  csa_tree_ALU_i_mul_153_50
   
   module:csa_tree_584
                    wallace               32x32   34x34   10999.39                   
   equation:
   assign out_0 = ( $signed(in_0) * $signed(in_1) ) ; assign out_1 = 34'b0;
-------------------------------------------------------------------------------------
    mul_153_50
     booth             *       signed     32x32   64                153  50 ALU.sv   
=====================================================================================
RISC_V_pipeline
 uart0_rx0_inc_datapath_wait_bit_timer_add_16_25
  
  module:increment_unsigned_1188_1361
   very_fast       increment   unsigned   32x1    32        392.60   16  25 timer.sv 
=====================================================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules  15558.32       3.15 
external muxes        0.00       0.00 
others           478547.13      96.85 
--------------------------------------
total            494105.45     100.00 

