
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lzmainfo_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ae8 <.init>:
  400ae8:	stp	x29, x30, [sp, #-16]!
  400aec:	mov	x29, sp
  400af0:	bl	400f50 <ferror@plt+0x2f0>
  400af4:	ldp	x29, x30, [sp], #16
  400af8:	ret

Disassembly of section .plt:

0000000000400b00 <exit@plt-0x20>:
  400b00:	stp	x16, x30, [sp, #-16]!
  400b04:	adrp	x16, 411000 <ferror@plt+0x103a0>
  400b08:	ldr	x17, [x16, #4088]
  400b0c:	add	x16, x16, #0xff8
  400b10:	br	x17
  400b14:	nop
  400b18:	nop
  400b1c:	nop

0000000000400b20 <exit@plt>:
  400b20:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b24:	ldr	x17, [x16]
  400b28:	add	x16, x16, #0x0
  400b2c:	br	x17

0000000000400b30 <fclose@plt>:
  400b30:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b34:	ldr	x17, [x16, #8]
  400b38:	add	x16, x16, #0x8
  400b3c:	br	x17

0000000000400b40 <fopen@plt>:
  400b40:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b44:	ldr	x17, [x16, #16]
  400b48:	add	x16, x16, #0x10
  400b4c:	br	x17

0000000000400b50 <bindtextdomain@plt>:
  400b50:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b54:	ldr	x17, [x16, #24]
  400b58:	add	x16, x16, #0x18
  400b5c:	br	x17

0000000000400b60 <__libc_start_main@plt>:
  400b60:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b64:	ldr	x17, [x16, #32]
  400b68:	add	x16, x16, #0x20
  400b6c:	br	x17

0000000000400b70 <strerror@plt>:
  400b70:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b74:	ldr	x17, [x16, #40]
  400b78:	add	x16, x16, #0x28
  400b7c:	br	x17

0000000000400b80 <__gmon_start__@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b84:	ldr	x17, [x16, #48]
  400b88:	add	x16, x16, #0x30
  400b8c:	br	x17

0000000000400b90 <lzma_properties_decode@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b94:	ldr	x17, [x16, #56]
  400b98:	add	x16, x16, #0x38
  400b9c:	br	x17

0000000000400ba0 <abort@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400ba4:	ldr	x17, [x16, #64]
  400ba8:	add	x16, x16, #0x40
  400bac:	br	x17

0000000000400bb0 <puts@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bb4:	ldr	x17, [x16, #72]
  400bb8:	add	x16, x16, #0x48
  400bbc:	br	x17

0000000000400bc0 <textdomain@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bc4:	ldr	x17, [x16, #80]
  400bc8:	add	x16, x16, #0x50
  400bcc:	br	x17

0000000000400bd0 <getopt_long@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bd4:	ldr	x17, [x16, #88]
  400bd8:	add	x16, x16, #0x58
  400bdc:	br	x17

0000000000400be0 <fread@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400be4:	ldr	x17, [x16, #96]
  400be8:	add	x16, x16, #0x60
  400bec:	br	x17

0000000000400bf0 <free@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bf4:	ldr	x17, [x16, #104]
  400bf8:	add	x16, x16, #0x68
  400bfc:	br	x17

0000000000400c00 <dcgettext@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c04:	ldr	x17, [x16, #112]
  400c08:	add	x16, x16, #0x70
  400c0c:	br	x17

0000000000400c10 <printf@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c14:	ldr	x17, [x16, #120]
  400c18:	add	x16, x16, #0x78
  400c1c:	br	x17

0000000000400c20 <__errno_location@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c24:	ldr	x17, [x16, #128]
  400c28:	add	x16, x16, #0x80
  400c2c:	br	x17

0000000000400c30 <putchar@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c34:	ldr	x17, [x16, #136]
  400c38:	add	x16, x16, #0x88
  400c3c:	br	x17

0000000000400c40 <fprintf@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c44:	ldr	x17, [x16, #144]
  400c48:	add	x16, x16, #0x90
  400c4c:	br	x17

0000000000400c50 <setlocale@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c54:	ldr	x17, [x16, #152]
  400c58:	add	x16, x16, #0x98
  400c5c:	br	x17

0000000000400c60 <ferror@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c64:	ldr	x17, [x16, #160]
  400c68:	add	x16, x16, #0xa0
  400c6c:	br	x17

Disassembly of section .text:

0000000000400c70 <.text>:
  400c70:	stp	x29, x30, [sp, #-96]!
  400c74:	mov	x29, sp
  400c78:	stp	x19, x20, [sp, #16]
  400c7c:	mov	x19, x1
  400c80:	adrp	x20, 401000 <ferror@plt+0x3a0>
  400c84:	add	x20, x20, #0x480
  400c88:	stp	x21, x22, [sp, #32]
  400c8c:	mov	w21, w0
  400c90:	mov	x0, x1
  400c94:	bl	401280 <ferror@plt+0x620>
  400c98:	mov	x1, x20
  400c9c:	mov	w0, #0x6                   	// #6
  400ca0:	bl	400c50 <setlocale@plt>
  400ca4:	adrp	x22, 401000 <ferror@plt+0x3a0>
  400ca8:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400cac:	add	x1, x1, #0x588
  400cb0:	add	x22, x22, #0x5a0
  400cb4:	mov	x0, x22
  400cb8:	bl	400b50 <bindtextdomain@plt>
  400cbc:	mov	x0, x22
  400cc0:	bl	400bc0 <textdomain@plt>
  400cc4:	mov	x2, x20
  400cc8:	mov	x1, x19
  400ccc:	mov	w0, w21
  400cd0:	adrp	x3, 401000 <ferror@plt+0x3a0>
  400cd4:	mov	x4, #0x0                   	// #0
  400cd8:	add	x3, x3, #0x708
  400cdc:	bl	400bd0 <getopt_long@plt>
  400ce0:	stp	x23, x24, [sp, #48]
  400ce4:	cmn	w0, #0x1
  400ce8:	stp	x25, x26, [sp, #64]
  400cec:	stp	x27, x28, [sp, #80]
  400cf0:	b.eq	400dc0 <ferror@plt+0x160>  // b.none
  400cf4:	mov	w20, w0
  400cf8:	cbz	w0, 400d28 <ferror@plt+0xc8>
  400cfc:	cmp	w0, #0x1
  400d00:	b.ne	400d20 <ferror@plt+0xc0>  // b.any
  400d04:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400d08:	add	x0, x0, #0x6d0
  400d0c:	bl	400bb0 <puts@plt>
  400d10:	mov	w2, w20
  400d14:	mov	w1, w20
  400d18:	mov	w0, #0x0                   	// #0
  400d1c:	bl	401290 <ferror@plt+0x630>
  400d20:	mov	w0, #0x1                   	// #1
  400d24:	bl	400b20 <exit@plt>
  400d28:	mov	w2, #0x5                   	// #5
  400d2c:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400d30:	mov	x0, #0x0                   	// #0
  400d34:	add	x1, x1, #0x5a8
  400d38:	bl	400c00 <dcgettext@plt>
  400d3c:	adrp	x1, 412000 <ferror@plt+0x113a0>
  400d40:	ldr	x1, [x1, #184]
  400d44:	bl	400c10 <printf@plt>
  400d48:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400d4c:	add	x1, x1, #0x608
  400d50:	mov	w2, #0x5                   	// #5
  400d54:	mov	x0, #0x0                   	// #0
  400d58:	bl	400c00 <dcgettext@plt>
  400d5c:	bl	400c10 <printf@plt>
  400d60:	mov	w0, #0xa                   	// #10
  400d64:	bl	400c30 <putchar@plt>
  400d68:	mov	w2, #0x5                   	// #5
  400d6c:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400d70:	mov	x0, #0x0                   	// #0
  400d74:	add	x1, x1, #0x640
  400d78:	bl	400c00 <dcgettext@plt>
  400d7c:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400d80:	add	x1, x1, #0x670
  400d84:	bl	400c10 <printf@plt>
  400d88:	mov	w2, #0x5                   	// #5
  400d8c:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400d90:	mov	x0, #0x0                   	// #0
  400d94:	add	x1, x1, #0x690
  400d98:	bl	400c00 <dcgettext@plt>
  400d9c:	adrp	x2, 401000 <ferror@plt+0x3a0>
  400da0:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400da4:	add	x2, x2, #0x6a8
  400da8:	add	x1, x1, #0x6c0
  400dac:	bl	400c10 <printf@plt>
  400db0:	mov	w2, #0x1                   	// #1
  400db4:	mov	w0, #0x0                   	// #0
  400db8:	mov	w1, w2
  400dbc:	bl	401290 <ferror@plt+0x630>
  400dc0:	adrp	x20, 412000 <ferror@plt+0x113a0>
  400dc4:	ldr	w0, [x20, #200]
  400dc8:	cmp	w0, w21
  400dcc:	b.eq	400ee0 <ferror@plt+0x280>  // b.none
  400dd0:	mov	w0, #0xa                   	// #10
  400dd4:	bl	400c30 <putchar@plt>
  400dd8:	ldr	w2, [x20, #200]
  400ddc:	adrp	x24, 401000 <ferror@plt+0x3a0>
  400de0:	adrp	x25, 401000 <ferror@plt+0x3a0>
  400de4:	add	x24, x24, #0x600
  400de8:	add	x25, x25, #0x460
  400dec:	add	x20, x20, #0xc8
  400df0:	mov	w22, #0x0                   	// #0
  400df4:	mov	w23, #0x1                   	// #1
  400df8:	b	400e34 <ferror@plt+0x1d4>
  400dfc:	ldrb	w1, [x0, #1]
  400e00:	cbnz	w1, 400e44 <ferror@plt+0x1e4>
  400e04:	adrp	x1, 412000 <ferror@plt+0x113a0>
  400e08:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400e0c:	add	x0, x0, #0x6f0
  400e10:	ldr	x1, [x1, #216]
  400e14:	bl	401010 <ferror@plt+0x3b0>
  400e18:	tst	w0, #0xff
  400e1c:	csel	w22, w22, w23, eq  // eq = none
  400e20:	ldr	w2, [x20]
  400e24:	add	w2, w2, #0x1
  400e28:	str	w2, [x20]
  400e2c:	cmp	w2, w21
  400e30:	b.ge	400e90 <ferror@plt+0x230>  // b.tcont
  400e34:	ldr	x0, [x19, w2, sxtw #3]
  400e38:	ldrb	w1, [x0]
  400e3c:	cmp	w1, #0x2d
  400e40:	b.eq	400dfc <ferror@plt+0x19c>  // b.none
  400e44:	mov	x1, x24
  400e48:	bl	400b40 <fopen@plt>
  400e4c:	mov	x26, x0
  400e50:	ldrsw	x0, [x20]
  400e54:	cbz	x26, 400ea0 <ferror@plt+0x240>
  400e58:	ldr	x0, [x19, x0, lsl #3]
  400e5c:	mov	x1, x26
  400e60:	bl	401010 <ferror@plt+0x3b0>
  400e64:	tst	w0, #0xff
  400e68:	csel	w22, w22, w23, eq  // eq = none
  400e6c:	mov	w0, #0xa                   	// #10
  400e70:	bl	400c30 <putchar@plt>
  400e74:	mov	x0, x26
  400e78:	bl	400b30 <fclose@plt>
  400e7c:	ldr	w2, [x20]
  400e80:	add	w2, w2, #0x1
  400e84:	str	w2, [x20]
  400e88:	cmp	w2, w21
  400e8c:	b.lt	400e34 <ferror@plt+0x1d4>  // b.tstop
  400e90:	mov	w2, #0x1                   	// #1
  400e94:	mov	w0, w22
  400e98:	mov	w1, w2
  400e9c:	bl	401290 <ferror@plt+0x630>
  400ea0:	adrp	x2, 412000 <ferror@plt+0x113a0>
  400ea4:	adrp	x1, 412000 <ferror@plt+0x113a0>
  400ea8:	ldr	x28, [x19, x0, lsl #3]
  400eac:	mov	w22, #0x1                   	// #1
  400eb0:	ldr	x26, [x2, #192]
  400eb4:	ldr	x27, [x1, #184]
  400eb8:	bl	400c20 <__errno_location@plt>
  400ebc:	ldr	w0, [x0]
  400ec0:	bl	400b70 <strerror@plt>
  400ec4:	mov	x4, x0
  400ec8:	mov	x3, x28
  400ecc:	mov	x2, x27
  400ed0:	mov	x1, x25
  400ed4:	mov	x0, x26
  400ed8:	bl	400c40 <fprintf@plt>
  400edc:	b	400e20 <ferror@plt+0x1c0>
  400ee0:	adrp	x1, 412000 <ferror@plt+0x113a0>
  400ee4:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400ee8:	add	x0, x0, #0x6f0
  400eec:	ldr	x1, [x1, #216]
  400ef0:	bl	401010 <ferror@plt+0x3b0>
  400ef4:	tst	w0, #0xff
  400ef8:	cset	w22, ne  // ne = any
  400efc:	b	400e90 <ferror@plt+0x230>
  400f00:	mov	x29, #0x0                   	// #0
  400f04:	mov	x30, #0x0                   	// #0
  400f08:	mov	x5, x0
  400f0c:	ldr	x1, [sp]
  400f10:	add	x2, sp, #0x8
  400f14:	mov	x6, sp
  400f18:	movz	x0, #0x0, lsl #48
  400f1c:	movk	x0, #0x0, lsl #32
  400f20:	movk	x0, #0x40, lsl #16
  400f24:	movk	x0, #0xc70
  400f28:	movz	x3, #0x0, lsl #48
  400f2c:	movk	x3, #0x0, lsl #32
  400f30:	movk	x3, #0x40, lsl #16
  400f34:	movk	x3, #0x1388
  400f38:	movz	x4, #0x0, lsl #48
  400f3c:	movk	x4, #0x0, lsl #32
  400f40:	movk	x4, #0x40, lsl #16
  400f44:	movk	x4, #0x1408
  400f48:	bl	400b60 <__libc_start_main@plt>
  400f4c:	bl	400ba0 <abort@plt>
  400f50:	adrp	x0, 411000 <ferror@plt+0x103a0>
  400f54:	ldr	x0, [x0, #4064]
  400f58:	cbz	x0, 400f60 <ferror@plt+0x300>
  400f5c:	b	400b80 <__gmon_start__@plt>
  400f60:	ret
  400f64:	nop
  400f68:	adrp	x0, 412000 <ferror@plt+0x113a0>
  400f6c:	add	x0, x0, #0xb8
  400f70:	adrp	x1, 412000 <ferror@plt+0x113a0>
  400f74:	add	x1, x1, #0xb8
  400f78:	cmp	x1, x0
  400f7c:	b.eq	400f94 <ferror@plt+0x334>  // b.none
  400f80:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400f84:	ldr	x1, [x1, #1064]
  400f88:	cbz	x1, 400f94 <ferror@plt+0x334>
  400f8c:	mov	x16, x1
  400f90:	br	x16
  400f94:	ret
  400f98:	adrp	x0, 412000 <ferror@plt+0x113a0>
  400f9c:	add	x0, x0, #0xb8
  400fa0:	adrp	x1, 412000 <ferror@plt+0x113a0>
  400fa4:	add	x1, x1, #0xb8
  400fa8:	sub	x1, x1, x0
  400fac:	lsr	x2, x1, #63
  400fb0:	add	x1, x2, x1, asr #3
  400fb4:	cmp	xzr, x1, asr #1
  400fb8:	asr	x1, x1, #1
  400fbc:	b.eq	400fd4 <ferror@plt+0x374>  // b.none
  400fc0:	adrp	x2, 401000 <ferror@plt+0x3a0>
  400fc4:	ldr	x2, [x2, #1072]
  400fc8:	cbz	x2, 400fd4 <ferror@plt+0x374>
  400fcc:	mov	x16, x2
  400fd0:	br	x16
  400fd4:	ret
  400fd8:	stp	x29, x30, [sp, #-32]!
  400fdc:	mov	x29, sp
  400fe0:	str	x19, [sp, #16]
  400fe4:	adrp	x19, 412000 <ferror@plt+0x113a0>
  400fe8:	ldrb	w0, [x19, #224]
  400fec:	cbnz	w0, 400ffc <ferror@plt+0x39c>
  400ff0:	bl	400f68 <ferror@plt+0x308>
  400ff4:	mov	w0, #0x1                   	// #1
  400ff8:	strb	w0, [x19, #224]
  400ffc:	ldr	x19, [sp, #16]
  401000:	ldp	x29, x30, [sp], #32
  401004:	ret
  401008:	b	400f98 <ferror@plt+0x338>
  40100c:	nop
  401010:	stp	x29, x30, [sp, #-80]!
  401014:	mov	x3, x1
  401018:	mov	x2, #0xd                   	// #13
  40101c:	mov	x29, sp
  401020:	stp	x19, x20, [sp, #16]
  401024:	stp	x21, x22, [sp, #32]
  401028:	mov	x21, x1
  40102c:	mov	x22, x0
  401030:	mov	x1, #0x1                   	// #1
  401034:	add	x0, sp, #0x30
  401038:	bl	400be0 <fread@plt>
  40103c:	cmp	x0, #0xd
  401040:	b.eq	4010a4 <ferror@plt+0x444>  // b.none
  401044:	adrp	x2, 412000 <ferror@plt+0x113a0>
  401048:	adrp	x1, 412000 <ferror@plt+0x113a0>
  40104c:	mov	x0, x21
  401050:	ldr	x19, [x2, #192]
  401054:	ldr	x20, [x1, #184]
  401058:	bl	400c60 <ferror@plt>
  40105c:	cbnz	w0, 4011ec <ferror@plt+0x58c>
  401060:	adrp	x1, 401000 <ferror@plt+0x3a0>
  401064:	mov	w2, #0x5                   	// #5
  401068:	add	x1, x1, #0x438
  40106c:	mov	x0, #0x0                   	// #0
  401070:	bl	400c00 <dcgettext@plt>
  401074:	mov	x4, x0
  401078:	mov	x3, x22
  40107c:	mov	x2, x20
  401080:	mov	x0, x19
  401084:	adrp	x1, 401000 <ferror@plt+0x3a0>
  401088:	add	x1, x1, #0x460
  40108c:	bl	400c40 <fprintf@plt>
  401090:	mov	w0, #0x1                   	// #1
  401094:	ldp	x19, x20, [sp, #16]
  401098:	ldp	x21, x22, [sp, #32]
  40109c:	ldp	x29, x30, [sp], #80
  4010a0:	ret
  4010a4:	mov	x4, #0x1                   	// #1
  4010a8:	add	x2, sp, #0x30
  4010ac:	movk	x4, #0x4000, lsl #48
  4010b0:	add	x0, sp, #0x40
  4010b4:	mov	x3, #0x5                   	// #5
  4010b8:	mov	x1, #0x0                   	// #0
  4010bc:	stp	x4, xzr, [sp, #64]
  4010c0:	bl	400b90 <lzma_properties_decode@plt>
  4010c4:	mov	w19, w0
  4010c8:	cmp	w0, #0x5
  4010cc:	b.eq	401264 <ferror@plt+0x604>  // b.none
  4010d0:	cmp	w0, #0x8
  4010d4:	b.eq	401200 <ferror@plt+0x5a0>  // b.none
  4010d8:	cbz	w0, 401120 <ferror@plt+0x4c0>
  4010dc:	adrp	x0, 412000 <ferror@plt+0x113a0>
  4010e0:	adrp	x3, 412000 <ferror@plt+0x113a0>
  4010e4:	adrp	x1, 401000 <ferror@plt+0x3a0>
  4010e8:	mov	w2, #0x5                   	// #5
  4010ec:	ldr	x19, [x0, #192]
  4010f0:	add	x1, x1, #0x490
  4010f4:	ldr	x20, [x3, #184]
  4010f8:	mov	x0, #0x0                   	// #0
  4010fc:	bl	400c00 <dcgettext@plt>
  401100:	mov	x3, x0
  401104:	mov	x2, x20
  401108:	adrp	x1, 401000 <ferror@plt+0x3a0>
  40110c:	add	x1, x1, #0x488
  401110:	mov	x0, x19
  401114:	bl	400c40 <fprintf@plt>
  401118:	mov	w0, #0x1                   	// #1
  40111c:	bl	400b20 <exit@plt>
  401120:	mov	x3, #0x0                   	// #0
  401124:	mov	x20, #0x0                   	// #0
  401128:	add	x0, sp, #0x30
  40112c:	lsl	w1, w3, #3
  401130:	add	x2, x0, x3
  401134:	add	x3, x3, #0x1
  401138:	cmp	x3, #0x8
  40113c:	ldrb	w4, [x2, #5]
  401140:	lsl	x4, x4, x1
  401144:	orr	x20, x20, x4
  401148:	b.ne	401128 <ferror@plt+0x4c8>  // b.any
  40114c:	adrp	x0, 412000 <ferror@plt+0x113a0>
  401150:	ldr	x0, [x0, #216]
  401154:	cmp	x0, x21
  401158:	b.eq	401164 <ferror@plt+0x504>  // b.none
  40115c:	mov	x0, x22
  401160:	bl	400bb0 <puts@plt>
  401164:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401168:	add	x0, x0, #0x4a8
  40116c:	bl	400c10 <printf@plt>
  401170:	cmn	x20, #0x1
  401174:	b.eq	401254 <ferror@plt+0x5f4>  // b.none
  401178:	add	x1, x20, #0x80, lsl #12
  40117c:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401180:	mov	x2, x20
  401184:	add	x0, x0, #0x4d0
  401188:	lsr	x1, x1, #20
  40118c:	bl	400c10 <printf@plt>
  401190:	ldr	x20, [sp, #72]
  401194:	ldr	w0, [x20]
  401198:	add	w1, w0, #0x80, lsl #12
  40119c:	cmp	w0, #0x1
  4011a0:	lsr	w1, w1, #20
  4011a4:	b.ls	4011b8 <ferror@plt+0x558>  // b.plast
  4011a8:	lsr	w0, w0, #1
  4011ac:	add	w19, w19, #0x1
  4011b0:	cmp	w0, #0x1
  4011b4:	b.ne	4011a8 <ferror@plt+0x548>  // b.any
  4011b8:	ldp	w3, w4, [x20, #20]
  4011bc:	mov	w2, w19
  4011c0:	ldr	w5, [x20, #28]
  4011c4:	adrp	x0, 401000 <ferror@plt+0x3a0>
  4011c8:	add	x0, x0, #0x4e8
  4011cc:	bl	400c10 <printf@plt>
  4011d0:	mov	x0, x20
  4011d4:	bl	400bf0 <free@plt>
  4011d8:	mov	w0, #0x0                   	// #0
  4011dc:	ldp	x19, x20, [sp, #16]
  4011e0:	ldp	x21, x22, [sp, #32]
  4011e4:	ldp	x29, x30, [sp], #80
  4011e8:	ret
  4011ec:	bl	400c20 <__errno_location@plt>
  4011f0:	ldr	w0, [x0]
  4011f4:	bl	400b70 <strerror@plt>
  4011f8:	mov	x4, x0
  4011fc:	b	401078 <ferror@plt+0x418>
  401200:	adrp	x3, 412000 <ferror@plt+0x113a0>
  401204:	adrp	x0, 412000 <ferror@plt+0x113a0>
  401208:	mov	w2, #0x5                   	// #5
  40120c:	adrp	x1, 401000 <ferror@plt+0x3a0>
  401210:	ldr	x19, [x3, #192]
  401214:	add	x1, x1, #0x470
  401218:	ldr	x20, [x0, #184]
  40121c:	mov	x0, #0x0                   	// #0
  401220:	bl	400c00 <dcgettext@plt>
  401224:	mov	x4, x0
  401228:	mov	x2, x20
  40122c:	mov	x3, x22
  401230:	mov	x0, x19
  401234:	adrp	x1, 401000 <ferror@plt+0x3a0>
  401238:	add	x1, x1, #0x460
  40123c:	bl	400c40 <fprintf@plt>
  401240:	mov	w0, #0x1                   	// #1
  401244:	ldp	x19, x20, [sp, #16]
  401248:	ldp	x21, x22, [sp, #32]
  40124c:	ldp	x29, x30, [sp], #80
  401250:	ret
  401254:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401258:	add	x0, x0, #0x4c8
  40125c:	bl	400c10 <printf@plt>
  401260:	b	401190 <ferror@plt+0x530>
  401264:	adrp	x2, 412000 <ferror@plt+0x113a0>
  401268:	adrp	x1, 412000 <ferror@plt+0x113a0>
  40126c:	mov	w0, #0xc                   	// #12
  401270:	ldr	x20, [x2, #184]
  401274:	ldr	x19, [x1, #192]
  401278:	bl	400b70 <strerror@plt>
  40127c:	b	401100 <ferror@plt+0x4a0>
  401280:	adrp	x1, 412000 <ferror@plt+0x113a0>
  401284:	ldr	x0, [x0]
  401288:	str	x0, [x1, #184]
  40128c:	ret
  401290:	stp	x29, x30, [sp, #-64]!
  401294:	cmp	w0, w1
  401298:	mov	x29, sp
  40129c:	stp	x19, x20, [sp, #16]
  4012a0:	mov	w19, w1
  4012a4:	stp	x21, x22, [sp, #32]
  4012a8:	str	x23, [sp, #48]
  4012ac:	b.ne	4012b8 <ferror@plt+0x658>  // b.any
  4012b0:	mov	w0, w19
  4012b4:	bl	400b20 <exit@plt>
  4012b8:	adrp	x23, 412000 <ferror@plt+0x113a0>
  4012bc:	mov	w20, w0
  4012c0:	mov	w21, w2
  4012c4:	ldr	x0, [x23, #208]
  4012c8:	bl	400c60 <ferror@plt>
  4012cc:	mov	w22, w0
  4012d0:	ldr	x0, [x23, #208]
  4012d4:	bl	400b30 <fclose@plt>
  4012d8:	mov	w23, w0
  4012dc:	orr	w22, w22, w0
  4012e0:	cbz	w22, 401348 <ferror@plt+0x6e8>
  4012e4:	cbz	w21, 4012b0 <ferror@plt+0x650>
  4012e8:	adrp	x3, 412000 <ferror@plt+0x113a0>
  4012ec:	adrp	x0, 412000 <ferror@plt+0x113a0>
  4012f0:	adrp	x1, 401000 <ferror@plt+0x3a0>
  4012f4:	mov	w2, #0x5                   	// #5
  4012f8:	ldr	x22, [x0, #184]
  4012fc:	add	x1, x1, #0x768
  401300:	ldr	x21, [x3, #192]
  401304:	mov	x0, #0x0                   	// #0
  401308:	bl	400c00 <dcgettext@plt>
  40130c:	mov	x20, x0
  401310:	cbnz	w23, 401370 <ferror@plt+0x710>
  401314:	adrp	x1, 401000 <ferror@plt+0x3a0>
  401318:	mov	w2, #0x5                   	// #5
  40131c:	add	x1, x1, #0x790
  401320:	mov	x0, #0x0                   	// #0
  401324:	bl	400c00 <dcgettext@plt>
  401328:	mov	x4, x0
  40132c:	mov	x3, x20
  401330:	mov	x2, x22
  401334:	mov	x0, x21
  401338:	adrp	x1, 401000 <ferror@plt+0x3a0>
  40133c:	add	x1, x1, #0x460
  401340:	bl	400c40 <fprintf@plt>
  401344:	b	4012b0 <ferror@plt+0x650>
  401348:	adrp	x22, 412000 <ferror@plt+0x113a0>
  40134c:	ldr	x0, [x22, #192]
  401350:	bl	400c60 <ferror@plt>
  401354:	mov	w21, w0
  401358:	ldr	x0, [x22, #192]
  40135c:	bl	400b30 <fclose@plt>
  401360:	orr	w21, w21, w0
  401364:	cmp	w21, #0x0
  401368:	csel	w19, w19, w20, ne  // ne = any
  40136c:	b	4012b0 <ferror@plt+0x650>
  401370:	bl	400c20 <__errno_location@plt>
  401374:	ldr	w0, [x0]
  401378:	bl	400b70 <strerror@plt>
  40137c:	mov	x4, x0
  401380:	b	40132c <ferror@plt+0x6cc>
  401384:	nop
  401388:	stp	x29, x30, [sp, #-64]!
  40138c:	mov	x29, sp
  401390:	stp	x19, x20, [sp, #16]
  401394:	adrp	x20, 411000 <ferror@plt+0x103a0>
  401398:	add	x20, x20, #0xdd0
  40139c:	stp	x21, x22, [sp, #32]
  4013a0:	adrp	x21, 411000 <ferror@plt+0x103a0>
  4013a4:	add	x21, x21, #0xdc8
  4013a8:	sub	x20, x20, x21
  4013ac:	mov	w22, w0
  4013b0:	stp	x23, x24, [sp, #48]
  4013b4:	mov	x23, x1
  4013b8:	mov	x24, x2
  4013bc:	bl	400ae8 <exit@plt-0x38>
  4013c0:	cmp	xzr, x20, asr #3
  4013c4:	b.eq	4013f0 <ferror@plt+0x790>  // b.none
  4013c8:	asr	x20, x20, #3
  4013cc:	mov	x19, #0x0                   	// #0
  4013d0:	ldr	x3, [x21, x19, lsl #3]
  4013d4:	mov	x2, x24
  4013d8:	add	x19, x19, #0x1
  4013dc:	mov	x1, x23
  4013e0:	mov	w0, w22
  4013e4:	blr	x3
  4013e8:	cmp	x20, x19
  4013ec:	b.ne	4013d0 <ferror@plt+0x770>  // b.any
  4013f0:	ldp	x19, x20, [sp, #16]
  4013f4:	ldp	x21, x22, [sp, #32]
  4013f8:	ldp	x23, x24, [sp, #48]
  4013fc:	ldp	x29, x30, [sp], #64
  401400:	ret
  401404:	nop
  401408:	ret

Disassembly of section .fini:

000000000040140c <.fini>:
  40140c:	stp	x29, x30, [sp, #-16]!
  401410:	mov	x29, sp
  401414:	ldp	x29, x30, [sp], #16
  401418:	ret
