
FreeRTOS_04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007aa0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08007c30  08007c30  00017c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ec8  08007ec8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007ec8  08007ec8  00017ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ed0  08007ed0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ed0  08007ed0  00017ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ed4  08007ed4  00017ed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007ed8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021d4  20000074  08007f4c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002248  08007f4c  00022248  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e8e7  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000034bf  00000000  00000000  0003e98b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001640  00000000  00000000  00041e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014c8  00000000  00000000  00043490  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004801  00000000  00000000  00044958  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012817  00000000  00000000  00049159  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000feec3  00000000  00000000  0005b970  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015a833  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006474  00000000  00000000  0015a8b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007c18 	.word	0x08007c18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08007c18 	.word	0x08007c18

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000574:	f000 fb75 	bl	8000c62 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000578:	f000 f830 	bl	80005dc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800057c:	f000 f8d4 	bl	8000728 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000580:	f000 f8a2 	bl	80006c8 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(250);
 8000584:	20fa      	movs	r0, #250	; 0xfa
 8000586:	f000 fba5 	bl	8000cd4 <HAL_Delay>
	KERNEL_DBG(WELCOME_MSG);
 800058a:	480d      	ldr	r0, [pc, #52]	; (80005c0 <main+0x50>)
 800058c:	f006 fc70 	bl	8006e70 <puts>
 8000590:	480c      	ldr	r0, [pc, #48]	; (80005c4 <main+0x54>)
 8000592:	f006 fc6d 	bl	8006e70 <puts>

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 8000596:	f003 f96b 	bl	8003870 <osKernelInitialize>
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* Create the semaphores(s) */
	/* creation of MySem */
	MySemHandle = osSemaphoreNew(1, 1, &MySem_attributes);
 800059a:	4a0b      	ldr	r2, [pc, #44]	; (80005c8 <main+0x58>)
 800059c:	2101      	movs	r1, #1
 800059e:	2001      	movs	r0, #1
 80005a0:	f003 fa76 	bl	8003a90 <osSemaphoreNew>
 80005a4:	4602      	mov	r2, r0
 80005a6:	4b09      	ldr	r3, [pc, #36]	; (80005cc <main+0x5c>)
 80005a8:	601a      	str	r2, [r3, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of Opt */
	OptHandle = osThreadNew(EventThread, NULL, &Opt_attributes);
 80005aa:	4a09      	ldr	r2, [pc, #36]	; (80005d0 <main+0x60>)
 80005ac:	2100      	movs	r1, #0
 80005ae:	4809      	ldr	r0, [pc, #36]	; (80005d4 <main+0x64>)
 80005b0:	f003 f9c8 	bl	8003944 <osThreadNew>
 80005b4:	4602      	mov	r2, r0
 80005b6:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <main+0x68>)
 80005b8:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 80005ba:	f003 f98d 	bl	80038d8 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80005be:	e7fe      	b.n	80005be <main+0x4e>
 80005c0:	08007c3c 	.word	0x08007c3c
 80005c4:	08007d7c 	.word	0x08007d7c
 80005c8:	08007dd8 	.word	0x08007dd8
 80005cc:	2000212c 	.word	0x2000212c
 80005d0:	08007db4 	.word	0x08007db4
 80005d4:	08000815 	.word	0x08000815
 80005d8:	200021b0 	.word	0x200021b0

080005dc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b0b8      	sub	sp, #224	; 0xe0
 80005e0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80005e2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80005e6:	2244      	movs	r2, #68	; 0x44
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f006 fbc3 	bl	8006d76 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80005f0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000600:	463b      	mov	r3, r7
 8000602:	2288      	movs	r2, #136	; 0x88
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f006 fbb5 	bl	8006d76 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800060c:	2302      	movs	r3, #2
 800060e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000612:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000616:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800061a:	2310      	movs	r3, #16
 800061c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000620:	2302      	movs	r3, #2
 8000622:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000626:	2302      	movs	r3, #2
 8000628:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 1;
 800062c:	2301      	movs	r3, #1
 800062e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 10;
 8000632:	230a      	movs	r3, #10
 8000634:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000638:	2307      	movs	r3, #7
 800063a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800063e:	2302      	movs	r3, #2
 8000640:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000644:	2302      	movs	r3, #2
 8000646:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800064a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800064e:	4618      	mov	r0, r3
 8000650:	f000 fe9a 	bl	8001388 <HAL_RCC_OscConfig>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <SystemClock_Config+0x82>
		Error_Handler();
 800065a:	f000 f915 	bl	8000888 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800065e:	230f      	movs	r3, #15
 8000660:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000664:	2303      	movs	r3, #3
 8000666:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066a:	2300      	movs	r3, #0
 800066c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000676:	2300      	movs	r3, #0
 8000678:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800067c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000680:	2104      	movs	r1, #4
 8000682:	4618      	mov	r0, r3
 8000684:	f001 fa66 	bl	8001b54 <HAL_RCC_ClockConfig>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <SystemClock_Config+0xb6>
		Error_Handler();
 800068e:	f000 f8fb 	bl	8000888 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000692:	2302      	movs	r3, #2
 8000694:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000696:	2300      	movs	r3, #0
 8000698:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800069a:	463b      	mov	r3, r7
 800069c:	4618      	mov	r0, r3
 800069e:	f001 fc8f 	bl	8001fc0 <HAL_RCCEx_PeriphCLKConfig>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <SystemClock_Config+0xd0>
		Error_Handler();
 80006a8:	f000 f8ee 	bl	8000888 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80006ac:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006b0:	f000 fe14 	bl	80012dc <HAL_PWREx_ControlVoltageScaling>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0xe2>
			!= HAL_OK) {
		Error_Handler();
 80006ba:	f000 f8e5 	bl	8000888 <Error_Handler>
	}
}
 80006be:	bf00      	nop
 80006c0:	37e0      	adds	r7, #224	; 0xe0
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
	...

080006c8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80006cc:	4b14      	ldr	r3, [pc, #80]	; (8000720 <MX_USART2_UART_Init+0x58>)
 80006ce:	4a15      	ldr	r2, [pc, #84]	; (8000724 <MX_USART2_UART_Init+0x5c>)
 80006d0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80006d2:	4b13      	ldr	r3, [pc, #76]	; (8000720 <MX_USART2_UART_Init+0x58>)
 80006d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006d8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006da:	4b11      	ldr	r3, [pc, #68]	; (8000720 <MX_USART2_UART_Init+0x58>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80006e0:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <MX_USART2_UART_Init+0x58>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <MX_USART2_UART_Init+0x58>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80006ec:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <MX_USART2_UART_Init+0x58>)
 80006ee:	220c      	movs	r2, #12
 80006f0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006f2:	4b0b      	ldr	r3, [pc, #44]	; (8000720 <MX_USART2_UART_Init+0x58>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f8:	4b09      	ldr	r3, [pc, #36]	; (8000720 <MX_USART2_UART_Init+0x58>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006fe:	4b08      	ldr	r3, [pc, #32]	; (8000720 <MX_USART2_UART_Init+0x58>)
 8000700:	2200      	movs	r2, #0
 8000702:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000704:	4b06      	ldr	r3, [pc, #24]	; (8000720 <MX_USART2_UART_Init+0x58>)
 8000706:	2200      	movs	r2, #0
 8000708:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800070a:	4805      	ldr	r0, [pc, #20]	; (8000720 <MX_USART2_UART_Init+0x58>)
 800070c:	f002 fbda 	bl	8002ec4 <HAL_UART_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8000716:	f000 f8b7 	bl	8000888 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	20002130 	.word	0x20002130
 8000724:	40004400 	.word	0x40004400

08000728 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800072e:	f107 030c 	add.w	r3, r7, #12
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
 800073c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800073e:	4b28      	ldr	r3, [pc, #160]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000742:	4a27      	ldr	r2, [pc, #156]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	64d3      	str	r3, [r2, #76]	; 0x4c
 800074a:	4b25      	ldr	r3, [pc, #148]	; (80007e0 <MX_GPIO_Init+0xb8>)
 800074c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	60bb      	str	r3, [r7, #8]
 8000754:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000756:	4b22      	ldr	r3, [pc, #136]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800075a:	4a21      	ldr	r2, [pc, #132]	; (80007e0 <MX_GPIO_Init+0xb8>)
 800075c:	f043 0302 	orr.w	r3, r3, #2
 8000760:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000762:	4b1f      	ldr	r3, [pc, #124]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000766:	f003 0302 	and.w	r3, r3, #2
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800076e:	4b1c      	ldr	r3, [pc, #112]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000772:	4a1b      	ldr	r2, [pc, #108]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000774:	f043 0308 	orr.w	r3, r3, #8
 8000778:	64d3      	str	r3, [r2, #76]	; 0x4c
 800077a:	4b19      	ldr	r3, [pc, #100]	; (80007e0 <MX_GPIO_Init+0xb8>)
 800077c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077e:	f003 0308 	and.w	r3, r3, #8
 8000782:	603b      	str	r3, [r7, #0]
 8000784:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(BSP_USER_LED1_GPIO_Port, BSP_USER_LED1_Pin,
 8000786:	2200      	movs	r2, #0
 8000788:	2104      	movs	r1, #4
 800078a:	4816      	ldr	r0, [pc, #88]	; (80007e4 <MX_GPIO_Init+0xbc>)
 800078c:	f000 fd4e 	bl	800122c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : BSP_USER_BUTTON_Pin */
	GPIO_InitStruct.Pin = BSP_USER_BUTTON_Pin;
 8000790:	2301      	movs	r3, #1
 8000792:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000794:	4b14      	ldr	r3, [pc, #80]	; (80007e8 <MX_GPIO_Init+0xc0>)
 8000796:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000798:	2302      	movs	r3, #2
 800079a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(BSP_USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800079c:	f107 030c 	add.w	r3, r7, #12
 80007a0:	4619      	mov	r1, r3
 80007a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007a6:	f000 fb99 	bl	8000edc <HAL_GPIO_Init>

	/*Configure GPIO pin : BSP_USER_LED1_Pin */
	GPIO_InitStruct.Pin = BSP_USER_LED1_Pin;
 80007aa:	2304      	movs	r3, #4
 80007ac:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ae:	2301      	movs	r3, #1
 80007b0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007b6:	2302      	movs	r3, #2
 80007b8:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(BSP_USER_LED1_GPIO_Port, &GPIO_InitStruct);
 80007ba:	f107 030c 	add.w	r3, r7, #12
 80007be:	4619      	mov	r1, r3
 80007c0:	4808      	ldr	r0, [pc, #32]	; (80007e4 <MX_GPIO_Init+0xbc>)
 80007c2:	f000 fb8b 	bl	8000edc <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80007c6:	2200      	movs	r2, #0
 80007c8:	2105      	movs	r1, #5
 80007ca:	2006      	movs	r0, #6
 80007cc:	f000 fb5c 	bl	8000e88 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80007d0:	2006      	movs	r0, #6
 80007d2:	f000 fb75 	bl	8000ec0 <HAL_NVIC_EnableIRQ>

}
 80007d6:	bf00      	nop
 80007d8:	3720      	adds	r7, #32
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40021000 	.word	0x40021000
 80007e4:	48000400 	.word	0x48000400
 80007e8:	10210000 	.word	0x10210000

080007ec <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == BSP_USER_BUTTON_Pin) {
 80007f6:	88fb      	ldrh	r3, [r7, #6]
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d104      	bne.n	8000806 <HAL_GPIO_EXTI_Callback+0x1a>
		/* Sending Semaphore from ISR, when user press the joystick center*/
		osSemaphoreRelease(MySemHandle);
 80007fc:	4b04      	ldr	r3, [pc, #16]	; (8000810 <HAL_GPIO_EXTI_Callback+0x24>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4618      	mov	r0, r3
 8000802:	f003 fa49 	bl	8003c98 <osSemaphoreRelease>
	}
}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	2000212c 	.word	0x2000212c

08000814 <EventThread>:
 * @brief  Function implementing the Opt thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_EventThread */
void EventThread(void *argument) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	UNUSED(argument);
	uint32_t Cnt=0;
 800081c:	2300      	movs	r3, #0
 800081e:	60fb      	str	r3, [r7, #12]
	/* Infinite loop */
	for (;;) {
		if (osSemaphoreAcquire(MySemHandle, osWaitForever) == osOK) {
 8000820:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <EventThread+0x40>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000828:	4618      	mov	r0, r3
 800082a:	f003 f9cf 	bl	8003bcc <osSemaphoreAcquire>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d1f5      	bne.n	8000820 <EventThread+0xc>
			KERNEL_DBG("Event occurs from ISR: %d", Cnt++);
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	1c5a      	adds	r2, r3, #1
 8000838:	60fa      	str	r2, [r7, #12]
 800083a:	4619      	mov	r1, r3
 800083c:	4806      	ldr	r0, [pc, #24]	; (8000858 <EventThread+0x44>)
 800083e:	f006 faa3 	bl	8006d88 <iprintf>
 8000842:	4806      	ldr	r0, [pc, #24]	; (800085c <EventThread+0x48>)
 8000844:	f006 fb14 	bl	8006e70 <puts>
			HAL_GPIO_TogglePin(BSP_USER_LED1_GPIO_Port, BSP_USER_LED1_Pin);
 8000848:	2104      	movs	r1, #4
 800084a:	4805      	ldr	r0, [pc, #20]	; (8000860 <EventThread+0x4c>)
 800084c:	f000 fd06 	bl	800125c <HAL_GPIO_TogglePin>
		if (osSemaphoreAcquire(MySemHandle, osWaitForever) == osOK) {
 8000850:	e7e6      	b.n	8000820 <EventThread+0xc>
 8000852:	bf00      	nop
 8000854:	2000212c 	.word	0x2000212c
 8000858:	08007d80 	.word	0x08007d80
 800085c:	08007d7c 	.word	0x08007d7c
 8000860:	48000400 	.word	0x48000400

08000864 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a04      	ldr	r2, [pc, #16]	; (8000884 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d101      	bne.n	800087a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000876:	f000 fa0d 	bl	8000c94 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800087a:	bf00      	nop
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	40001000 	.word	0x40001000

08000888 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800088c:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800088e:	e7fe      	b.n	800088e <Error_Handler+0x6>

08000890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <HAL_MspInit+0x4c>)
 8000898:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800089a:	4a10      	ldr	r2, [pc, #64]	; (80008dc <HAL_MspInit+0x4c>)
 800089c:	f043 0301 	orr.w	r3, r3, #1
 80008a0:	6613      	str	r3, [r2, #96]	; 0x60
 80008a2:	4b0e      	ldr	r3, [pc, #56]	; (80008dc <HAL_MspInit+0x4c>)
 80008a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008a6:	f003 0301 	and.w	r3, r3, #1
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ae:	4b0b      	ldr	r3, [pc, #44]	; (80008dc <HAL_MspInit+0x4c>)
 80008b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008b2:	4a0a      	ldr	r2, [pc, #40]	; (80008dc <HAL_MspInit+0x4c>)
 80008b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008b8:	6593      	str	r3, [r2, #88]	; 0x58
 80008ba:	4b08      	ldr	r3, [pc, #32]	; (80008dc <HAL_MspInit+0x4c>)
 80008bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008c2:	603b      	str	r3, [r7, #0]
 80008c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008c6:	2200      	movs	r2, #0
 80008c8:	210f      	movs	r1, #15
 80008ca:	f06f 0001 	mvn.w	r0, #1
 80008ce:	f000 fadb 	bl	8000e88 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008d2:	bf00      	nop
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	40021000 	.word	0x40021000

080008e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b08a      	sub	sp, #40	; 0x28
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e8:	f107 0314 	add.w	r3, r7, #20
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a17      	ldr	r2, [pc, #92]	; (800095c <HAL_UART_MspInit+0x7c>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d127      	bne.n	8000952 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000902:	4b17      	ldr	r3, [pc, #92]	; (8000960 <HAL_UART_MspInit+0x80>)
 8000904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000906:	4a16      	ldr	r2, [pc, #88]	; (8000960 <HAL_UART_MspInit+0x80>)
 8000908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800090c:	6593      	str	r3, [r2, #88]	; 0x58
 800090e:	4b14      	ldr	r3, [pc, #80]	; (8000960 <HAL_UART_MspInit+0x80>)
 8000910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000916:	613b      	str	r3, [r7, #16]
 8000918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800091a:	4b11      	ldr	r3, [pc, #68]	; (8000960 <HAL_UART_MspInit+0x80>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091e:	4a10      	ldr	r2, [pc, #64]	; (8000960 <HAL_UART_MspInit+0x80>)
 8000920:	f043 0308 	orr.w	r3, r3, #8
 8000924:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000926:	4b0e      	ldr	r3, [pc, #56]	; (8000960 <HAL_UART_MspInit+0x80>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800092a:	f003 0308 	and.w	r3, r3, #8
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DEBUG_TX_Pin|DEBUG_RX_Pin;
 8000932:	2360      	movs	r3, #96	; 0x60
 8000934:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000936:	2302      	movs	r3, #2
 8000938:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093a:	2300      	movs	r3, #0
 800093c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093e:	2303      	movs	r3, #3
 8000940:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000942:	2307      	movs	r3, #7
 8000944:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000946:	f107 0314 	add.w	r3, r7, #20
 800094a:	4619      	mov	r1, r3
 800094c:	4805      	ldr	r0, [pc, #20]	; (8000964 <HAL_UART_MspInit+0x84>)
 800094e:	f000 fac5 	bl	8000edc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000952:	bf00      	nop
 8000954:	3728      	adds	r7, #40	; 0x28
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40004400 	.word	0x40004400
 8000960:	40021000 	.word	0x40021000
 8000964:	48000c00 	.word	0x48000c00

08000968 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b08c      	sub	sp, #48	; 0x30
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000970:	2300      	movs	r3, #0
 8000972:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000974:	2300      	movs	r3, #0
 8000976:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000978:	2200      	movs	r2, #0
 800097a:	6879      	ldr	r1, [r7, #4]
 800097c:	2036      	movs	r0, #54	; 0x36
 800097e:	f000 fa83 	bl	8000e88 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000982:	2036      	movs	r0, #54	; 0x36
 8000984:	f000 fa9c 	bl	8000ec0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000988:	4b1e      	ldr	r3, [pc, #120]	; (8000a04 <HAL_InitTick+0x9c>)
 800098a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800098c:	4a1d      	ldr	r2, [pc, #116]	; (8000a04 <HAL_InitTick+0x9c>)
 800098e:	f043 0310 	orr.w	r3, r3, #16
 8000992:	6593      	str	r3, [r2, #88]	; 0x58
 8000994:	4b1b      	ldr	r3, [pc, #108]	; (8000a04 <HAL_InitTick+0x9c>)
 8000996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000998:	f003 0310 	and.w	r3, r3, #16
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009a0:	f107 0210 	add.w	r2, r7, #16
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	4611      	mov	r1, r2
 80009aa:	4618      	mov	r0, r3
 80009ac:	f001 fa76 	bl	8001e9c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80009b0:	f001 fa48 	bl	8001e44 <HAL_RCC_GetPCLK1Freq>
 80009b4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009b8:	4a13      	ldr	r2, [pc, #76]	; (8000a08 <HAL_InitTick+0xa0>)
 80009ba:	fba2 2303 	umull	r2, r3, r2, r3
 80009be:	0c9b      	lsrs	r3, r3, #18
 80009c0:	3b01      	subs	r3, #1
 80009c2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80009c4:	4b11      	ldr	r3, [pc, #68]	; (8000a0c <HAL_InitTick+0xa4>)
 80009c6:	4a12      	ldr	r2, [pc, #72]	; (8000a10 <HAL_InitTick+0xa8>)
 80009c8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80009ca:	4b10      	ldr	r3, [pc, #64]	; (8000a0c <HAL_InitTick+0xa4>)
 80009cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009d0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80009d2:	4a0e      	ldr	r2, [pc, #56]	; (8000a0c <HAL_InitTick+0xa4>)
 80009d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009d6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <HAL_InitTick+0xa4>)
 80009da:	2200      	movs	r2, #0
 80009dc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009de:	4b0b      	ldr	r3, [pc, #44]	; (8000a0c <HAL_InitTick+0xa4>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80009e4:	4809      	ldr	r0, [pc, #36]	; (8000a0c <HAL_InitTick+0xa4>)
 80009e6:	f001 ff9b 	bl	8002920 <HAL_TIM_Base_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d104      	bne.n	80009fa <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80009f0:	4806      	ldr	r0, [pc, #24]	; (8000a0c <HAL_InitTick+0xa4>)
 80009f2:	f001 fff7 	bl	80029e4 <HAL_TIM_Base_Start_IT>
 80009f6:	4603      	mov	r3, r0
 80009f8:	e000      	b.n	80009fc <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80009fa:	2301      	movs	r3, #1
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3730      	adds	r7, #48	; 0x30
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40021000 	.word	0x40021000
 8000a08:	431bde83 	.word	0x431bde83
 8000a0c:	200021b4 	.word	0x200021b4
 8000a10:	40001000 	.word	0x40001000

08000a14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a18:	e7fe      	b.n	8000a18 <NMI_Handler+0x4>

08000a1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a1a:	b480      	push	{r7}
 8000a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a1e:	e7fe      	b.n	8000a1e <HardFault_Handler+0x4>

08000a20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a24:	e7fe      	b.n	8000a24 <MemManage_Handler+0x4>

08000a26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a26:	b480      	push	{r7}
 8000a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a2a:	e7fe      	b.n	8000a2a <BusFault_Handler+0x4>

08000a2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a30:	e7fe      	b.n	8000a30 <UsageFault_Handler+0x4>

08000a32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a32:	b480      	push	{r7}
 8000a34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a36:	bf00      	nop
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr

08000a40 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000a44:	2001      	movs	r0, #1
 8000a46:	f000 fc23 	bl	8001290 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	bd80      	pop	{r7, pc}
	...

08000a50 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000a54:	4802      	ldr	r0, [pc, #8]	; (8000a60 <TIM6_DAC_IRQHandler+0x10>)
 8000a56:	f002 f835 	bl	8002ac4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200021b4 	.word	0x200021b4

08000a64 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	60b9      	str	r1, [r7, #8]
 8000a6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	e00a      	b.n	8000a8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a76:	f3af 8000 	nop.w
 8000a7a:	4601      	mov	r1, r0
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	1c5a      	adds	r2, r3, #1
 8000a80:	60ba      	str	r2, [r7, #8]
 8000a82:	b2ca      	uxtb	r2, r1
 8000a84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	617b      	str	r3, [r7, #20]
 8000a8c:	697a      	ldr	r2, [r7, #20]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	dbf0      	blt.n	8000a76 <_read+0x12>
	}

return len;
 8000a94:	687b      	ldr	r3, [r7, #4]
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3718      	adds	r7, #24
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	60f8      	str	r0, [r7, #12]
 8000aa8:	60b9      	str	r1, [r7, #8]
 8000aaa:	607a      	str	r2, [r7, #4]
	if(HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 250)==HAL_OK)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	b29a      	uxth	r2, r3
 8000ab0:	23fa      	movs	r3, #250	; 0xfa
 8000ab2:	68b9      	ldr	r1, [r7, #8]
 8000ab4:	4805      	ldr	r0, [pc, #20]	; (8000acc <_write+0x2c>)
 8000ab6:	f002 fa53 	bl	8002f60 <HAL_UART_Transmit>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d101      	bne.n	8000ac4 <_write+0x24>
	{
		return len;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	e7ff      	b.n	8000ac4 <_write+0x24>
	}
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3710      	adds	r7, #16
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	20002130 	.word	0x20002130

08000ad0 <_close>:

int _close(int file)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
	return -1;
 8000ad8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	370c      	adds	r7, #12
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr

08000ae8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000af8:	605a      	str	r2, [r3, #4]
	return 0;
 8000afa:	2300      	movs	r3, #0
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <_isatty>:

int _isatty(int file)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	return 1;
 8000b10:	2301      	movs	r3, #1
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	370c      	adds	r7, #12
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	b085      	sub	sp, #20
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	60f8      	str	r0, [r7, #12]
 8000b26:	60b9      	str	r1, [r7, #8]
 8000b28:	607a      	str	r2, [r7, #4]
	return 0;
 8000b2a:	2300      	movs	r3, #0
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3714      	adds	r7, #20
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr

08000b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b40:	4a14      	ldr	r2, [pc, #80]	; (8000b94 <_sbrk+0x5c>)
 8000b42:	4b15      	ldr	r3, [pc, #84]	; (8000b98 <_sbrk+0x60>)
 8000b44:	1ad3      	subs	r3, r2, r3
 8000b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b4c:	4b13      	ldr	r3, [pc, #76]	; (8000b9c <_sbrk+0x64>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d102      	bne.n	8000b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b54:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <_sbrk+0x64>)
 8000b56:	4a12      	ldr	r2, [pc, #72]	; (8000ba0 <_sbrk+0x68>)
 8000b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b5a:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <_sbrk+0x64>)
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	4413      	add	r3, r2
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d207      	bcs.n	8000b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b68:	f006 f8d0 	bl	8006d0c <__errno>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	230c      	movs	r3, #12
 8000b70:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000b72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b76:	e009      	b.n	8000b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b78:	4b08      	ldr	r3, [pc, #32]	; (8000b9c <_sbrk+0x64>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b7e:	4b07      	ldr	r3, [pc, #28]	; (8000b9c <_sbrk+0x64>)
 8000b80:	681a      	ldr	r2, [r3, #0]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4413      	add	r3, r2
 8000b86:	4a05      	ldr	r2, [pc, #20]	; (8000b9c <_sbrk+0x64>)
 8000b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b8a:	68fb      	ldr	r3, [r7, #12]
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	3718      	adds	r7, #24
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	20018000 	.word	0x20018000
 8000b98:	00000400 	.word	0x00000400
 8000b9c:	20000090 	.word	0x20000090
 8000ba0:	20002248 	.word	0x20002248

08000ba4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ba8:	4b17      	ldr	r3, [pc, #92]	; (8000c08 <SystemInit+0x64>)
 8000baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bae:	4a16      	ldr	r2, [pc, #88]	; (8000c08 <SystemInit+0x64>)
 8000bb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000bb8:	4b14      	ldr	r3, [pc, #80]	; (8000c0c <SystemInit+0x68>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a13      	ldr	r2, [pc, #76]	; (8000c0c <SystemInit+0x68>)
 8000bbe:	f043 0301 	orr.w	r3, r3, #1
 8000bc2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000bc4:	4b11      	ldr	r3, [pc, #68]	; (8000c0c <SystemInit+0x68>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000bca:	4b10      	ldr	r3, [pc, #64]	; (8000c0c <SystemInit+0x68>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a0f      	ldr	r2, [pc, #60]	; (8000c0c <SystemInit+0x68>)
 8000bd0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000bd4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000bd8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000bda:	4b0c      	ldr	r3, [pc, #48]	; (8000c0c <SystemInit+0x68>)
 8000bdc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000be0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000be2:	4b0a      	ldr	r3, [pc, #40]	; (8000c0c <SystemInit+0x68>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a09      	ldr	r2, [pc, #36]	; (8000c0c <SystemInit+0x68>)
 8000be8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bec:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000bee:	4b07      	ldr	r3, [pc, #28]	; (8000c0c <SystemInit+0x68>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000bf4:	4b04      	ldr	r3, [pc, #16]	; (8000c08 <SystemInit+0x64>)
 8000bf6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000bfa:	609a      	str	r2, [r3, #8]
#endif
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	e000ed00 	.word	0xe000ed00
 8000c0c:	40021000 	.word	0x40021000

08000c10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c48 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c14:	f7ff ffc6 	bl	8000ba4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000c18:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000c1a:	e003      	b.n	8000c24 <LoopCopyDataInit>

08000c1c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000c1c:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000c1e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000c20:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000c22:	3104      	adds	r1, #4

08000c24 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000c24:	480a      	ldr	r0, [pc, #40]	; (8000c50 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000c26:	4b0b      	ldr	r3, [pc, #44]	; (8000c54 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000c28:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000c2a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000c2c:	d3f6      	bcc.n	8000c1c <CopyDataInit>
	ldr	r2, =_sbss
 8000c2e:	4a0a      	ldr	r2, [pc, #40]	; (8000c58 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000c30:	e002      	b.n	8000c38 <LoopFillZerobss>

08000c32 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000c32:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000c34:	f842 3b04 	str.w	r3, [r2], #4

08000c38 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000c38:	4b08      	ldr	r3, [pc, #32]	; (8000c5c <LoopForever+0x16>)
	cmp	r2, r3
 8000c3a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000c3c:	d3f9      	bcc.n	8000c32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c3e:	f006 f86b 	bl	8006d18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c42:	f7ff fc95 	bl	8000570 <main>

08000c46 <LoopForever>:

LoopForever:
    b LoopForever
 8000c46:	e7fe      	b.n	8000c46 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c48:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000c4c:	08007ed8 	.word	0x08007ed8
	ldr	r0, =_sdata
 8000c50:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c54:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8000c58:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8000c5c:	20002248 	.word	0x20002248

08000c60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c60:	e7fe      	b.n	8000c60 <ADC1_2_IRQHandler>

08000c62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b082      	sub	sp, #8
 8000c66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c6c:	2003      	movs	r0, #3
 8000c6e:	f000 f900 	bl	8000e72 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c72:	2000      	movs	r0, #0
 8000c74:	f7ff fe78 	bl	8000968 <HAL_InitTick>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d002      	beq.n	8000c84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	71fb      	strb	r3, [r7, #7]
 8000c82:	e001      	b.n	8000c88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c84:	f7ff fe04 	bl	8000890 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c88:	79fb      	ldrb	r3, [r7, #7]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
	...

08000c94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <HAL_IncTick+0x20>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	4b06      	ldr	r3, [pc, #24]	; (8000cb8 <HAL_IncTick+0x24>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	4a04      	ldr	r2, [pc, #16]	; (8000cb8 <HAL_IncTick+0x24>)
 8000ca6:	6013      	str	r3, [r2, #0]
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	20000008 	.word	0x20000008
 8000cb8:	20002200 	.word	0x20002200

08000cbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000cc0:	4b03      	ldr	r3, [pc, #12]	; (8000cd0 <HAL_GetTick+0x14>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	20002200 	.word	0x20002200

08000cd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cdc:	f7ff ffee 	bl	8000cbc <HAL_GetTick>
 8000ce0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000cec:	d005      	beq.n	8000cfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000cee:	4b09      	ldr	r3, [pc, #36]	; (8000d14 <HAL_Delay+0x40>)
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	461a      	mov	r2, r3
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	4413      	add	r3, r2
 8000cf8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cfa:	bf00      	nop
 8000cfc:	f7ff ffde 	bl	8000cbc <HAL_GetTick>
 8000d00:	4602      	mov	r2, r0
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	68fa      	ldr	r2, [r7, #12]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d8f7      	bhi.n	8000cfc <HAL_Delay+0x28>
  {
  }
}
 8000d0c:	bf00      	nop
 8000d0e:	3710      	adds	r7, #16
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	20000008 	.word	0x20000008

08000d18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b085      	sub	sp, #20
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d28:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__NVIC_SetPriorityGrouping+0x44>)
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d2e:	68ba      	ldr	r2, [r7, #8]
 8000d30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d34:	4013      	ands	r3, r2
 8000d36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d4a:	4a04      	ldr	r2, [pc, #16]	; (8000d5c <__NVIC_SetPriorityGrouping+0x44>)
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	60d3      	str	r3, [r2, #12]
}
 8000d50:	bf00      	nop
 8000d52:	3714      	adds	r7, #20
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	e000ed00 	.word	0xe000ed00

08000d60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d64:	4b04      	ldr	r3, [pc, #16]	; (8000d78 <__NVIC_GetPriorityGrouping+0x18>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	0a1b      	lsrs	r3, r3, #8
 8000d6a:	f003 0307 	and.w	r3, r3, #7
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	e000ed00 	.word	0xe000ed00

08000d7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	db0b      	blt.n	8000da6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	f003 021f 	and.w	r2, r3, #31
 8000d94:	4907      	ldr	r1, [pc, #28]	; (8000db4 <__NVIC_EnableIRQ+0x38>)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	095b      	lsrs	r3, r3, #5
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e000e100 	.word	0xe000e100

08000db8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	6039      	str	r1, [r7, #0]
 8000dc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	db0a      	blt.n	8000de2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	490c      	ldr	r1, [pc, #48]	; (8000e04 <__NVIC_SetPriority+0x4c>)
 8000dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd6:	0112      	lsls	r2, r2, #4
 8000dd8:	b2d2      	uxtb	r2, r2
 8000dda:	440b      	add	r3, r1
 8000ddc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000de0:	e00a      	b.n	8000df8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	b2da      	uxtb	r2, r3
 8000de6:	4908      	ldr	r1, [pc, #32]	; (8000e08 <__NVIC_SetPriority+0x50>)
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	f003 030f 	and.w	r3, r3, #15
 8000dee:	3b04      	subs	r3, #4
 8000df0:	0112      	lsls	r2, r2, #4
 8000df2:	b2d2      	uxtb	r2, r2
 8000df4:	440b      	add	r3, r1
 8000df6:	761a      	strb	r2, [r3, #24]
}
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	e000e100 	.word	0xe000e100
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b089      	sub	sp, #36	; 0x24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	f003 0307 	and.w	r3, r3, #7
 8000e1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	f1c3 0307 	rsb	r3, r3, #7
 8000e26:	2b04      	cmp	r3, #4
 8000e28:	bf28      	it	cs
 8000e2a:	2304      	movcs	r3, #4
 8000e2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	3304      	adds	r3, #4
 8000e32:	2b06      	cmp	r3, #6
 8000e34:	d902      	bls.n	8000e3c <NVIC_EncodePriority+0x30>
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	3b03      	subs	r3, #3
 8000e3a:	e000      	b.n	8000e3e <NVIC_EncodePriority+0x32>
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e44:	69bb      	ldr	r3, [r7, #24]
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	43da      	mvns	r2, r3
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	401a      	ands	r2, r3
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e54:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e5e:	43d9      	mvns	r1, r3
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e64:	4313      	orrs	r3, r2
         );
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3724      	adds	r7, #36	; 0x24
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr

08000e72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	b082      	sub	sp, #8
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff ff4c 	bl	8000d18 <__NVIC_SetPriorityGrouping>
}
 8000e80:	bf00      	nop
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b086      	sub	sp, #24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
 8000e94:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e96:	2300      	movs	r3, #0
 8000e98:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e9a:	f7ff ff61 	bl	8000d60 <__NVIC_GetPriorityGrouping>
 8000e9e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ea0:	687a      	ldr	r2, [r7, #4]
 8000ea2:	68b9      	ldr	r1, [r7, #8]
 8000ea4:	6978      	ldr	r0, [r7, #20]
 8000ea6:	f7ff ffb1 	bl	8000e0c <NVIC_EncodePriority>
 8000eaa:	4602      	mov	r2, r0
 8000eac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eb0:	4611      	mov	r1, r2
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff ff80 	bl	8000db8 <__NVIC_SetPriority>
}
 8000eb8:	bf00      	nop
 8000eba:	3718      	adds	r7, #24
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff ff54 	bl	8000d7c <__NVIC_EnableIRQ>
}
 8000ed4:	bf00      	nop
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b087      	sub	sp, #28
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eea:	e17f      	b.n	80011ec <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	2101      	movs	r1, #1
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	f000 8171 	beq.w	80011e6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d00b      	beq.n	8000f24 <HAL_GPIO_Init+0x48>
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d007      	beq.n	8000f24 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f18:	2b11      	cmp	r3, #17
 8000f1a:	d003      	beq.n	8000f24 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	2b12      	cmp	r3, #18
 8000f22:	d130      	bne.n	8000f86 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	689b      	ldr	r3, [r3, #8]
 8000f28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	2203      	movs	r2, #3
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	43db      	mvns	r3, r3
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	68da      	ldr	r2, [r3, #12]
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43db      	mvns	r3, r3
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4013      	ands	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	091b      	lsrs	r3, r3, #4
 8000f70:	f003 0201 	and.w	r2, r3, #1
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f003 0303 	and.w	r3, r3, #3
 8000f8e:	2b03      	cmp	r3, #3
 8000f90:	d118      	bne.n	8000fc4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f98:	2201      	movs	r2, #1
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	08db      	lsrs	r3, r3, #3
 8000fae:	f003 0201 	and.w	r2, r3, #1
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	693a      	ldr	r2, [r7, #16]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	2203      	movs	r2, #3
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	689a      	ldr	r2, [r3, #8]
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d003      	beq.n	8001004 <HAL_GPIO_Init+0x128>
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	2b12      	cmp	r3, #18
 8001002:	d123      	bne.n	800104c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	08da      	lsrs	r2, r3, #3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3208      	adds	r2, #8
 800100c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001010:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	f003 0307 	and.w	r3, r3, #7
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	220f      	movs	r2, #15
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	691a      	ldr	r2, [r3, #16]
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	f003 0307 	and.w	r3, r3, #7
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4313      	orrs	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	08da      	lsrs	r2, r3, #3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	3208      	adds	r2, #8
 8001046:	6939      	ldr	r1, [r7, #16]
 8001048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	2203      	movs	r2, #3
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	4013      	ands	r3, r2
 8001062:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f003 0203 	and.w	r2, r3, #3
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	4313      	orrs	r3, r2
 8001078:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001088:	2b00      	cmp	r3, #0
 800108a:	f000 80ac 	beq.w	80011e6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108e:	4b5e      	ldr	r3, [pc, #376]	; (8001208 <HAL_GPIO_Init+0x32c>)
 8001090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001092:	4a5d      	ldr	r2, [pc, #372]	; (8001208 <HAL_GPIO_Init+0x32c>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	6613      	str	r3, [r2, #96]	; 0x60
 800109a:	4b5b      	ldr	r3, [pc, #364]	; (8001208 <HAL_GPIO_Init+0x32c>)
 800109c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	60bb      	str	r3, [r7, #8]
 80010a4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80010a6:	4a59      	ldr	r2, [pc, #356]	; (800120c <HAL_GPIO_Init+0x330>)
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	089b      	lsrs	r3, r3, #2
 80010ac:	3302      	adds	r3, #2
 80010ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	f003 0303 	and.w	r3, r3, #3
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	220f      	movs	r2, #15
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	43db      	mvns	r3, r3
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80010d0:	d025      	beq.n	800111e <HAL_GPIO_Init+0x242>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a4e      	ldr	r2, [pc, #312]	; (8001210 <HAL_GPIO_Init+0x334>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d01f      	beq.n	800111a <HAL_GPIO_Init+0x23e>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a4d      	ldr	r2, [pc, #308]	; (8001214 <HAL_GPIO_Init+0x338>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d019      	beq.n	8001116 <HAL_GPIO_Init+0x23a>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a4c      	ldr	r2, [pc, #304]	; (8001218 <HAL_GPIO_Init+0x33c>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d013      	beq.n	8001112 <HAL_GPIO_Init+0x236>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a4b      	ldr	r2, [pc, #300]	; (800121c <HAL_GPIO_Init+0x340>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d00d      	beq.n	800110e <HAL_GPIO_Init+0x232>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a4a      	ldr	r2, [pc, #296]	; (8001220 <HAL_GPIO_Init+0x344>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d007      	beq.n	800110a <HAL_GPIO_Init+0x22e>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a49      	ldr	r2, [pc, #292]	; (8001224 <HAL_GPIO_Init+0x348>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d101      	bne.n	8001106 <HAL_GPIO_Init+0x22a>
 8001102:	2306      	movs	r3, #6
 8001104:	e00c      	b.n	8001120 <HAL_GPIO_Init+0x244>
 8001106:	2307      	movs	r3, #7
 8001108:	e00a      	b.n	8001120 <HAL_GPIO_Init+0x244>
 800110a:	2305      	movs	r3, #5
 800110c:	e008      	b.n	8001120 <HAL_GPIO_Init+0x244>
 800110e:	2304      	movs	r3, #4
 8001110:	e006      	b.n	8001120 <HAL_GPIO_Init+0x244>
 8001112:	2303      	movs	r3, #3
 8001114:	e004      	b.n	8001120 <HAL_GPIO_Init+0x244>
 8001116:	2302      	movs	r3, #2
 8001118:	e002      	b.n	8001120 <HAL_GPIO_Init+0x244>
 800111a:	2301      	movs	r3, #1
 800111c:	e000      	b.n	8001120 <HAL_GPIO_Init+0x244>
 800111e:	2300      	movs	r3, #0
 8001120:	697a      	ldr	r2, [r7, #20]
 8001122:	f002 0203 	and.w	r2, r2, #3
 8001126:	0092      	lsls	r2, r2, #2
 8001128:	4093      	lsls	r3, r2
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4313      	orrs	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001130:	4936      	ldr	r1, [pc, #216]	; (800120c <HAL_GPIO_Init+0x330>)
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	089b      	lsrs	r3, r3, #2
 8001136:	3302      	adds	r3, #2
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800113e:	4b3a      	ldr	r3, [pc, #232]	; (8001228 <HAL_GPIO_Init+0x34c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	43db      	mvns	r3, r3
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4013      	ands	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d003      	beq.n	8001162 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	4313      	orrs	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001162:	4a31      	ldr	r2, [pc, #196]	; (8001228 <HAL_GPIO_Init+0x34c>)
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001168:	4b2f      	ldr	r3, [pc, #188]	; (8001228 <HAL_GPIO_Init+0x34c>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	43db      	mvns	r3, r3
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4013      	ands	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001180:	2b00      	cmp	r3, #0
 8001182:	d003      	beq.n	800118c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	4313      	orrs	r3, r2
 800118a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800118c:	4a26      	ldr	r2, [pc, #152]	; (8001228 <HAL_GPIO_Init+0x34c>)
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001192:	4b25      	ldr	r3, [pc, #148]	; (8001228 <HAL_GPIO_Init+0x34c>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	43db      	mvns	r3, r3
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d003      	beq.n	80011b6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011b6:	4a1c      	ldr	r2, [pc, #112]	; (8001228 <HAL_GPIO_Init+0x34c>)
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80011bc:	4b1a      	ldr	r3, [pc, #104]	; (8001228 <HAL_GPIO_Init+0x34c>)
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	43db      	mvns	r3, r3
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	4013      	ands	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d003      	beq.n	80011e0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011e0:	4a11      	ldr	r2, [pc, #68]	; (8001228 <HAL_GPIO_Init+0x34c>)
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	3301      	adds	r3, #1
 80011ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	fa22 f303 	lsr.w	r3, r2, r3
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	f47f ae78 	bne.w	8000eec <HAL_GPIO_Init+0x10>
  }
}
 80011fc:	bf00      	nop
 80011fe:	371c      	adds	r7, #28
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	40021000 	.word	0x40021000
 800120c:	40010000 	.word	0x40010000
 8001210:	48000400 	.word	0x48000400
 8001214:	48000800 	.word	0x48000800
 8001218:	48000c00 	.word	0x48000c00
 800121c:	48001000 	.word	0x48001000
 8001220:	48001400 	.word	0x48001400
 8001224:	48001800 	.word	0x48001800
 8001228:	40010400 	.word	0x40010400

0800122c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	460b      	mov	r3, r1
 8001236:	807b      	strh	r3, [r7, #2]
 8001238:	4613      	mov	r3, r2
 800123a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800123c:	787b      	ldrb	r3, [r7, #1]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d003      	beq.n	800124a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001242:	887a      	ldrh	r2, [r7, #2]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001248:	e002      	b.n	8001250 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800124a:	887a      	ldrh	r2, [r7, #2]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800126e:	887a      	ldrh	r2, [r7, #2]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4013      	ands	r3, r2
 8001274:	041a      	lsls	r2, r3, #16
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	43d9      	mvns	r1, r3
 800127a:	887b      	ldrh	r3, [r7, #2]
 800127c:	400b      	ands	r3, r1
 800127e:	431a      	orrs	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	619a      	str	r2, [r3, #24]
}
 8001284:	bf00      	nop
 8001286:	3714      	adds	r7, #20
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800129a:	4b08      	ldr	r3, [pc, #32]	; (80012bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800129c:	695a      	ldr	r2, [r3, #20]
 800129e:	88fb      	ldrh	r3, [r7, #6]
 80012a0:	4013      	ands	r3, r2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d006      	beq.n	80012b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012a6:	4a05      	ldr	r2, [pc, #20]	; (80012bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80012ac:	88fb      	ldrh	r3, [r7, #6]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff fa9c 	bl	80007ec <HAL_GPIO_EXTI_Callback>
  }
}
 80012b4:	bf00      	nop
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	40010400 	.word	0x40010400

080012c0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80012c4:	4b04      	ldr	r3, [pc, #16]	; (80012d8 <HAL_PWREx_GetVoltageRange+0x18>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	40007000 	.word	0x40007000

080012dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80012dc:	b480      	push	{r7}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80012ea:	d130      	bne.n	800134e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80012ec:	4b23      	ldr	r3, [pc, #140]	; (800137c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80012f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80012f8:	d038      	beq.n	800136c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80012fa:	4b20      	ldr	r3, [pc, #128]	; (800137c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001302:	4a1e      	ldr	r2, [pc, #120]	; (800137c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001304:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001308:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800130a:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	2232      	movs	r2, #50	; 0x32
 8001310:	fb02 f303 	mul.w	r3, r2, r3
 8001314:	4a1b      	ldr	r2, [pc, #108]	; (8001384 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001316:	fba2 2303 	umull	r2, r3, r2, r3
 800131a:	0c9b      	lsrs	r3, r3, #18
 800131c:	3301      	adds	r3, #1
 800131e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001320:	e002      	b.n	8001328 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	3b01      	subs	r3, #1
 8001326:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001328:	4b14      	ldr	r3, [pc, #80]	; (800137c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800132a:	695b      	ldr	r3, [r3, #20]
 800132c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001330:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001334:	d102      	bne.n	800133c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d1f2      	bne.n	8001322 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800133c:	4b0f      	ldr	r3, [pc, #60]	; (800137c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800133e:	695b      	ldr	r3, [r3, #20]
 8001340:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001344:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001348:	d110      	bne.n	800136c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e00f      	b.n	800136e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800134e:	4b0b      	ldr	r3, [pc, #44]	; (800137c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001356:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800135a:	d007      	beq.n	800136c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800135c:	4b07      	ldr	r3, [pc, #28]	; (800137c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001364:	4a05      	ldr	r2, [pc, #20]	; (800137c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001366:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800136a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3714      	adds	r7, #20
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	40007000 	.word	0x40007000
 8001380:	20000000 	.word	0x20000000
 8001384:	431bde83 	.word	0x431bde83

08001388 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b088      	sub	sp, #32
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d101      	bne.n	800139a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e3d4      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800139a:	4ba1      	ldr	r3, [pc, #644]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f003 030c 	and.w	r3, r3, #12
 80013a2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013a4:	4b9e      	ldr	r3, [pc, #632]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	f003 0303 	and.w	r3, r3, #3
 80013ac:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f003 0310 	and.w	r3, r3, #16
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f000 80e4 	beq.w	8001584 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d007      	beq.n	80013d2 <HAL_RCC_OscConfig+0x4a>
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	2b0c      	cmp	r3, #12
 80013c6:	f040 808b 	bne.w	80014e0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	f040 8087 	bne.w	80014e0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013d2:	4b93      	ldr	r3, [pc, #588]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d005      	beq.n	80013ea <HAL_RCC_OscConfig+0x62>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	699b      	ldr	r3, [r3, #24]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d101      	bne.n	80013ea <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e3ac      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6a1a      	ldr	r2, [r3, #32]
 80013ee:	4b8c      	ldr	r3, [pc, #560]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0308 	and.w	r3, r3, #8
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d004      	beq.n	8001404 <HAL_RCC_OscConfig+0x7c>
 80013fa:	4b89      	ldr	r3, [pc, #548]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001402:	e005      	b.n	8001410 <HAL_RCC_OscConfig+0x88>
 8001404:	4b86      	ldr	r3, [pc, #536]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001406:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800140a:	091b      	lsrs	r3, r3, #4
 800140c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001410:	4293      	cmp	r3, r2
 8001412:	d223      	bcs.n	800145c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6a1b      	ldr	r3, [r3, #32]
 8001418:	4618      	mov	r0, r3
 800141a:	f000 fd71 	bl	8001f00 <RCC_SetFlashLatencyFromMSIRange>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e38d      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001428:	4b7d      	ldr	r3, [pc, #500]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a7c      	ldr	r2, [pc, #496]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 800142e:	f043 0308 	orr.w	r3, r3, #8
 8001432:	6013      	str	r3, [r2, #0]
 8001434:	4b7a      	ldr	r3, [pc, #488]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a1b      	ldr	r3, [r3, #32]
 8001440:	4977      	ldr	r1, [pc, #476]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001442:	4313      	orrs	r3, r2
 8001444:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001446:	4b76      	ldr	r3, [pc, #472]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	4972      	ldr	r1, [pc, #456]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001456:	4313      	orrs	r3, r2
 8001458:	604b      	str	r3, [r1, #4]
 800145a:	e025      	b.n	80014a8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800145c:	4b70      	ldr	r3, [pc, #448]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a6f      	ldr	r2, [pc, #444]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001462:	f043 0308 	orr.w	r3, r3, #8
 8001466:	6013      	str	r3, [r2, #0]
 8001468:	4b6d      	ldr	r3, [pc, #436]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	496a      	ldr	r1, [pc, #424]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001476:	4313      	orrs	r3, r2
 8001478:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800147a:	4b69      	ldr	r3, [pc, #420]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	69db      	ldr	r3, [r3, #28]
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	4965      	ldr	r1, [pc, #404]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 800148a:	4313      	orrs	r3, r2
 800148c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d109      	bne.n	80014a8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6a1b      	ldr	r3, [r3, #32]
 8001498:	4618      	mov	r0, r3
 800149a:	f000 fd31 	bl	8001f00 <RCC_SetFlashLatencyFromMSIRange>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e34d      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80014a8:	f000 fc36 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 80014ac:	4601      	mov	r1, r0
 80014ae:	4b5c      	ldr	r3, [pc, #368]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	091b      	lsrs	r3, r3, #4
 80014b4:	f003 030f 	and.w	r3, r3, #15
 80014b8:	4a5a      	ldr	r2, [pc, #360]	; (8001624 <HAL_RCC_OscConfig+0x29c>)
 80014ba:	5cd3      	ldrb	r3, [r2, r3]
 80014bc:	f003 031f 	and.w	r3, r3, #31
 80014c0:	fa21 f303 	lsr.w	r3, r1, r3
 80014c4:	4a58      	ldr	r2, [pc, #352]	; (8001628 <HAL_RCC_OscConfig+0x2a0>)
 80014c6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80014c8:	4b58      	ldr	r3, [pc, #352]	; (800162c <HAL_RCC_OscConfig+0x2a4>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff fa4b 	bl	8000968 <HAL_InitTick>
 80014d2:	4603      	mov	r3, r0
 80014d4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d052      	beq.n	8001582 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	e331      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d032      	beq.n	800154e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80014e8:	4b4d      	ldr	r3, [pc, #308]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a4c      	ldr	r2, [pc, #304]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014f4:	f7ff fbe2 	bl	8000cbc <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014fa:	e008      	b.n	800150e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014fc:	f7ff fbde 	bl	8000cbc <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b02      	cmp	r3, #2
 8001508:	d901      	bls.n	800150e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e31a      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800150e:	4b44      	ldr	r3, [pc, #272]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0f0      	beq.n	80014fc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800151a:	4b41      	ldr	r3, [pc, #260]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a40      	ldr	r2, [pc, #256]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001520:	f043 0308 	orr.w	r3, r3, #8
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	4b3e      	ldr	r3, [pc, #248]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a1b      	ldr	r3, [r3, #32]
 8001532:	493b      	ldr	r1, [pc, #236]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001534:	4313      	orrs	r3, r2
 8001536:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001538:	4b39      	ldr	r3, [pc, #228]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	69db      	ldr	r3, [r3, #28]
 8001544:	021b      	lsls	r3, r3, #8
 8001546:	4936      	ldr	r1, [pc, #216]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001548:	4313      	orrs	r3, r2
 800154a:	604b      	str	r3, [r1, #4]
 800154c:	e01a      	b.n	8001584 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800154e:	4b34      	ldr	r3, [pc, #208]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a33      	ldr	r2, [pc, #204]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001554:	f023 0301 	bic.w	r3, r3, #1
 8001558:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800155a:	f7ff fbaf 	bl	8000cbc <HAL_GetTick>
 800155e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001560:	e008      	b.n	8001574 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001562:	f7ff fbab 	bl	8000cbc <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e2e7      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001574:	4b2a      	ldr	r3, [pc, #168]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 0302 	and.w	r3, r3, #2
 800157c:	2b00      	cmp	r3, #0
 800157e:	d1f0      	bne.n	8001562 <HAL_RCC_OscConfig+0x1da>
 8001580:	e000      	b.n	8001584 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001582:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	2b00      	cmp	r3, #0
 800158e:	d074      	beq.n	800167a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	2b08      	cmp	r3, #8
 8001594:	d005      	beq.n	80015a2 <HAL_RCC_OscConfig+0x21a>
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	2b0c      	cmp	r3, #12
 800159a:	d10e      	bne.n	80015ba <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	2b03      	cmp	r3, #3
 80015a0:	d10b      	bne.n	80015ba <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a2:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d064      	beq.n	8001678 <HAL_RCC_OscConfig+0x2f0>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d160      	bne.n	8001678 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e2c4      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015c2:	d106      	bne.n	80015d2 <HAL_RCC_OscConfig+0x24a>
 80015c4:	4b16      	ldr	r3, [pc, #88]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a15      	ldr	r2, [pc, #84]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80015ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ce:	6013      	str	r3, [r2, #0]
 80015d0:	e01d      	b.n	800160e <HAL_RCC_OscConfig+0x286>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015da:	d10c      	bne.n	80015f6 <HAL_RCC_OscConfig+0x26e>
 80015dc:	4b10      	ldr	r3, [pc, #64]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a0f      	ldr	r2, [pc, #60]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80015e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015e6:	6013      	str	r3, [r2, #0]
 80015e8:	4b0d      	ldr	r3, [pc, #52]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a0c      	ldr	r2, [pc, #48]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80015ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015f2:	6013      	str	r3, [r2, #0]
 80015f4:	e00b      	b.n	800160e <HAL_RCC_OscConfig+0x286>
 80015f6:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a09      	ldr	r2, [pc, #36]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 80015fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001600:	6013      	str	r3, [r2, #0]
 8001602:	4b07      	ldr	r3, [pc, #28]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a06      	ldr	r2, [pc, #24]	; (8001620 <HAL_RCC_OscConfig+0x298>)
 8001608:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800160c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d01c      	beq.n	8001650 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001616:	f7ff fb51 	bl	8000cbc <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800161c:	e011      	b.n	8001642 <HAL_RCC_OscConfig+0x2ba>
 800161e:	bf00      	nop
 8001620:	40021000 	.word	0x40021000
 8001624:	08007de8 	.word	0x08007de8
 8001628:	20000000 	.word	0x20000000
 800162c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001630:	f7ff fb44 	bl	8000cbc <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b64      	cmp	r3, #100	; 0x64
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e280      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001642:	4baf      	ldr	r3, [pc, #700]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d0f0      	beq.n	8001630 <HAL_RCC_OscConfig+0x2a8>
 800164e:	e014      	b.n	800167a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001650:	f7ff fb34 	bl	8000cbc <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001658:	f7ff fb30 	bl	8000cbc <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b64      	cmp	r3, #100	; 0x64
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e26c      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800166a:	4ba5      	ldr	r3, [pc, #660]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1f0      	bne.n	8001658 <HAL_RCC_OscConfig+0x2d0>
 8001676:	e000      	b.n	800167a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001678:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d060      	beq.n	8001748 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	2b04      	cmp	r3, #4
 800168a:	d005      	beq.n	8001698 <HAL_RCC_OscConfig+0x310>
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	2b0c      	cmp	r3, #12
 8001690:	d119      	bne.n	80016c6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	2b02      	cmp	r3, #2
 8001696:	d116      	bne.n	80016c6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001698:	4b99      	ldr	r3, [pc, #612]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d005      	beq.n	80016b0 <HAL_RCC_OscConfig+0x328>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d101      	bne.n	80016b0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e249      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b0:	4b93      	ldr	r3, [pc, #588]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	061b      	lsls	r3, r3, #24
 80016be:	4990      	ldr	r1, [pc, #576]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016c4:	e040      	b.n	8001748 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	68db      	ldr	r3, [r3, #12]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d023      	beq.n	8001716 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016ce:	4b8c      	ldr	r3, [pc, #560]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a8b      	ldr	r2, [pc, #556]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80016d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016da:	f7ff faef 	bl	8000cbc <HAL_GetTick>
 80016de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016e0:	e008      	b.n	80016f4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016e2:	f7ff faeb 	bl	8000cbc <HAL_GetTick>
 80016e6:	4602      	mov	r2, r0
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d901      	bls.n	80016f4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e227      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016f4:	4b82      	ldr	r3, [pc, #520]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d0f0      	beq.n	80016e2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001700:	4b7f      	ldr	r3, [pc, #508]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	691b      	ldr	r3, [r3, #16]
 800170c:	061b      	lsls	r3, r3, #24
 800170e:	497c      	ldr	r1, [pc, #496]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001710:	4313      	orrs	r3, r2
 8001712:	604b      	str	r3, [r1, #4]
 8001714:	e018      	b.n	8001748 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001716:	4b7a      	ldr	r3, [pc, #488]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a79      	ldr	r2, [pc, #484]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 800171c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001720:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001722:	f7ff facb 	bl	8000cbc <HAL_GetTick>
 8001726:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001728:	e008      	b.n	800173c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800172a:	f7ff fac7 	bl	8000cbc <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e203      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800173c:	4b70      	ldr	r3, [pc, #448]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001744:	2b00      	cmp	r3, #0
 8001746:	d1f0      	bne.n	800172a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0308 	and.w	r3, r3, #8
 8001750:	2b00      	cmp	r3, #0
 8001752:	d03c      	beq.n	80017ce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	695b      	ldr	r3, [r3, #20]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d01c      	beq.n	8001796 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800175c:	4b68      	ldr	r3, [pc, #416]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 800175e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001762:	4a67      	ldr	r2, [pc, #412]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800176c:	f7ff faa6 	bl	8000cbc <HAL_GetTick>
 8001770:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001772:	e008      	b.n	8001786 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001774:	f7ff faa2 	bl	8000cbc <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b02      	cmp	r3, #2
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e1de      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001786:	4b5e      	ldr	r3, [pc, #376]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001788:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800178c:	f003 0302 	and.w	r3, r3, #2
 8001790:	2b00      	cmp	r3, #0
 8001792:	d0ef      	beq.n	8001774 <HAL_RCC_OscConfig+0x3ec>
 8001794:	e01b      	b.n	80017ce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001796:	4b5a      	ldr	r3, [pc, #360]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001798:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800179c:	4a58      	ldr	r2, [pc, #352]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 800179e:	f023 0301 	bic.w	r3, r3, #1
 80017a2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017a6:	f7ff fa89 	bl	8000cbc <HAL_GetTick>
 80017aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017ac:	e008      	b.n	80017c0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017ae:	f7ff fa85 	bl	8000cbc <HAL_GetTick>
 80017b2:	4602      	mov	r2, r0
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d901      	bls.n	80017c0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80017bc:	2303      	movs	r3, #3
 80017be:	e1c1      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017c0:	4b4f      	ldr	r3, [pc, #316]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80017c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d1ef      	bne.n	80017ae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0304 	and.w	r3, r3, #4
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	f000 80a6 	beq.w	8001928 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017dc:	2300      	movs	r3, #0
 80017de:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80017e0:	4b47      	ldr	r3, [pc, #284]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80017e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d10d      	bne.n	8001808 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017ec:	4b44      	ldr	r3, [pc, #272]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80017ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f0:	4a43      	ldr	r2, [pc, #268]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80017f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f6:	6593      	str	r3, [r2, #88]	; 0x58
 80017f8:	4b41      	ldr	r3, [pc, #260]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80017fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001804:	2301      	movs	r3, #1
 8001806:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001808:	4b3e      	ldr	r3, [pc, #248]	; (8001904 <HAL_RCC_OscConfig+0x57c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001810:	2b00      	cmp	r3, #0
 8001812:	d118      	bne.n	8001846 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001814:	4b3b      	ldr	r3, [pc, #236]	; (8001904 <HAL_RCC_OscConfig+0x57c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a3a      	ldr	r2, [pc, #232]	; (8001904 <HAL_RCC_OscConfig+0x57c>)
 800181a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800181e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001820:	f7ff fa4c 	bl	8000cbc <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001826:	e008      	b.n	800183a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001828:	f7ff fa48 	bl	8000cbc <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	2b02      	cmp	r3, #2
 8001834:	d901      	bls.n	800183a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e184      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800183a:	4b32      	ldr	r3, [pc, #200]	; (8001904 <HAL_RCC_OscConfig+0x57c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001842:	2b00      	cmp	r3, #0
 8001844:	d0f0      	beq.n	8001828 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d108      	bne.n	8001860 <HAL_RCC_OscConfig+0x4d8>
 800184e:	4b2c      	ldr	r3, [pc, #176]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001854:	4a2a      	ldr	r2, [pc, #168]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001856:	f043 0301 	orr.w	r3, r3, #1
 800185a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800185e:	e024      	b.n	80018aa <HAL_RCC_OscConfig+0x522>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	2b05      	cmp	r3, #5
 8001866:	d110      	bne.n	800188a <HAL_RCC_OscConfig+0x502>
 8001868:	4b25      	ldr	r3, [pc, #148]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 800186a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800186e:	4a24      	ldr	r2, [pc, #144]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001870:	f043 0304 	orr.w	r3, r3, #4
 8001874:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001878:	4b21      	ldr	r3, [pc, #132]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 800187a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800187e:	4a20      	ldr	r2, [pc, #128]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001888:	e00f      	b.n	80018aa <HAL_RCC_OscConfig+0x522>
 800188a:	4b1d      	ldr	r3, [pc, #116]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 800188c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001890:	4a1b      	ldr	r2, [pc, #108]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 8001892:	f023 0301 	bic.w	r3, r3, #1
 8001896:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800189a:	4b19      	ldr	r3, [pc, #100]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 800189c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018a0:	4a17      	ldr	r2, [pc, #92]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80018a2:	f023 0304 	bic.w	r3, r3, #4
 80018a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d016      	beq.n	80018e0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018b2:	f7ff fa03 	bl	8000cbc <HAL_GetTick>
 80018b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018b8:	e00a      	b.n	80018d0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ba:	f7ff f9ff 	bl	8000cbc <HAL_GetTick>
 80018be:	4602      	mov	r2, r0
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e139      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018d0:	4b0b      	ldr	r3, [pc, #44]	; (8001900 <HAL_RCC_OscConfig+0x578>)
 80018d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d0ed      	beq.n	80018ba <HAL_RCC_OscConfig+0x532>
 80018de:	e01a      	b.n	8001916 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e0:	f7ff f9ec 	bl	8000cbc <HAL_GetTick>
 80018e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018e6:	e00f      	b.n	8001908 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018e8:	f7ff f9e8 	bl	8000cbc <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d906      	bls.n	8001908 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e122      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
 80018fe:	bf00      	nop
 8001900:	40021000 	.word	0x40021000
 8001904:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001908:	4b90      	ldr	r3, [pc, #576]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 800190a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1e8      	bne.n	80018e8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001916:	7ffb      	ldrb	r3, [r7, #31]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d105      	bne.n	8001928 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800191c:	4b8b      	ldr	r3, [pc, #556]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 800191e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001920:	4a8a      	ldr	r2, [pc, #552]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001922:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001926:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192c:	2b00      	cmp	r3, #0
 800192e:	f000 8108 	beq.w	8001b42 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001936:	2b02      	cmp	r3, #2
 8001938:	f040 80d0 	bne.w	8001adc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800193c:	4b83      	ldr	r3, [pc, #524]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	f003 0203 	and.w	r2, r3, #3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800194c:	429a      	cmp	r2, r3
 800194e:	d130      	bne.n	80019b2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	3b01      	subs	r3, #1
 800195c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800195e:	429a      	cmp	r2, r3
 8001960:	d127      	bne.n	80019b2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800196c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800196e:	429a      	cmp	r2, r3
 8001970:	d11f      	bne.n	80019b2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800197c:	2a07      	cmp	r2, #7
 800197e:	bf14      	ite	ne
 8001980:	2201      	movne	r2, #1
 8001982:	2200      	moveq	r2, #0
 8001984:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001986:	4293      	cmp	r3, r2
 8001988:	d113      	bne.n	80019b2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001994:	085b      	lsrs	r3, r3, #1
 8001996:	3b01      	subs	r3, #1
 8001998:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800199a:	429a      	cmp	r2, r3
 800199c:	d109      	bne.n	80019b2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a8:	085b      	lsrs	r3, r3, #1
 80019aa:	3b01      	subs	r3, #1
 80019ac:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d06e      	beq.n	8001a90 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	2b0c      	cmp	r3, #12
 80019b6:	d069      	beq.n	8001a8c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019b8:	4b64      	ldr	r3, [pc, #400]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d105      	bne.n	80019d0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80019c4:	4b61      	ldr	r3, [pc, #388]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e0b7      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019d4:	4b5d      	ldr	r3, [pc, #372]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a5c      	ldr	r2, [pc, #368]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 80019da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019de:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019e0:	f7ff f96c 	bl	8000cbc <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e8:	f7ff f968 	bl	8000cbc <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e0a4      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019fa:	4b54      	ldr	r3, [pc, #336]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1f0      	bne.n	80019e8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a06:	4b51      	ldr	r3, [pc, #324]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001a08:	68da      	ldr	r2, [r3, #12]
 8001a0a:	4b51      	ldr	r3, [pc, #324]	; (8001b50 <HAL_RCC_OscConfig+0x7c8>)
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001a16:	3a01      	subs	r2, #1
 8001a18:	0112      	lsls	r2, r2, #4
 8001a1a:	4311      	orrs	r1, r2
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a20:	0212      	lsls	r2, r2, #8
 8001a22:	4311      	orrs	r1, r2
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a28:	0852      	lsrs	r2, r2, #1
 8001a2a:	3a01      	subs	r2, #1
 8001a2c:	0552      	lsls	r2, r2, #21
 8001a2e:	4311      	orrs	r1, r2
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a34:	0852      	lsrs	r2, r2, #1
 8001a36:	3a01      	subs	r2, #1
 8001a38:	0652      	lsls	r2, r2, #25
 8001a3a:	4311      	orrs	r1, r2
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a40:	0912      	lsrs	r2, r2, #4
 8001a42:	0452      	lsls	r2, r2, #17
 8001a44:	430a      	orrs	r2, r1
 8001a46:	4941      	ldr	r1, [pc, #260]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a4c:	4b3f      	ldr	r3, [pc, #252]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a3e      	ldr	r2, [pc, #248]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001a52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a56:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a58:	4b3c      	ldr	r3, [pc, #240]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	4a3b      	ldr	r2, [pc, #236]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001a5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a62:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a64:	f7ff f92a 	bl	8000cbc <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a6c:	f7ff f926 	bl	8000cbc <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e062      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a7e:	4b33      	ldr	r3, [pc, #204]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d0f0      	beq.n	8001a6c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a8a:	e05a      	b.n	8001b42 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e059      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a90:	4b2e      	ldr	r3, [pc, #184]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d152      	bne.n	8001b42 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a9c:	4b2b      	ldr	r3, [pc, #172]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a2a      	ldr	r2, [pc, #168]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001aa2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aa6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001aa8:	4b28      	ldr	r3, [pc, #160]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	4a27      	ldr	r2, [pc, #156]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001aae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ab2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ab4:	f7ff f902 	bl	8000cbc <HAL_GetTick>
 8001ab8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aba:	e008      	b.n	8001ace <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001abc:	f7ff f8fe 	bl	8000cbc <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d901      	bls.n	8001ace <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	e03a      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ace:	4b1f      	ldr	r3, [pc, #124]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d0f0      	beq.n	8001abc <HAL_RCC_OscConfig+0x734>
 8001ada:	e032      	b.n	8001b42 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	2b0c      	cmp	r3, #12
 8001ae0:	d02d      	beq.n	8001b3e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae2:	4b1a      	ldr	r3, [pc, #104]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a19      	ldr	r2, [pc, #100]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001ae8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001aec:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001aee:	4b17      	ldr	r3, [pc, #92]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d105      	bne.n	8001b06 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001afa:	4b14      	ldr	r3, [pc, #80]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	4a13      	ldr	r2, [pc, #76]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001b00:	f023 0303 	bic.w	r3, r3, #3
 8001b04:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001b06:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	4a10      	ldr	r2, [pc, #64]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001b0c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001b10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b14:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b16:	f7ff f8d1 	bl	8000cbc <HAL_GetTick>
 8001b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b1c:	e008      	b.n	8001b30 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b1e:	f7ff f8cd 	bl	8000cbc <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d901      	bls.n	8001b30 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e009      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b30:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <HAL_RCC_OscConfig+0x7c4>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d1f0      	bne.n	8001b1e <HAL_RCC_OscConfig+0x796>
 8001b3c:	e001      	b.n	8001b42 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e000      	b.n	8001b44 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3720      	adds	r7, #32
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	f99d808c 	.word	0xf99d808c

08001b54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d101      	bne.n	8001b68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e0c8      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b68:	4b66      	ldr	r3, [pc, #408]	; (8001d04 <HAL_RCC_ClockConfig+0x1b0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0307 	and.w	r3, r3, #7
 8001b70:	683a      	ldr	r2, [r7, #0]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d910      	bls.n	8001b98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b76:	4b63      	ldr	r3, [pc, #396]	; (8001d04 <HAL_RCC_ClockConfig+0x1b0>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f023 0207 	bic.w	r2, r3, #7
 8001b7e:	4961      	ldr	r1, [pc, #388]	; (8001d04 <HAL_RCC_ClockConfig+0x1b0>)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b86:	4b5f      	ldr	r3, [pc, #380]	; (8001d04 <HAL_RCC_ClockConfig+0x1b0>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	683a      	ldr	r2, [r7, #0]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d001      	beq.n	8001b98 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e0b0      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0301 	and.w	r3, r3, #1
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d04c      	beq.n	8001c3e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	2b03      	cmp	r3, #3
 8001baa:	d107      	bne.n	8001bbc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bac:	4b56      	ldr	r3, [pc, #344]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d121      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e09e      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d107      	bne.n	8001bd4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bc4:	4b50      	ldr	r3, [pc, #320]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d115      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e092      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d107      	bne.n	8001bec <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bdc:	4b4a      	ldr	r3, [pc, #296]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d109      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e086      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bec:	4b46      	ldr	r3, [pc, #280]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d101      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e07e      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001bfc:	4b42      	ldr	r3, [pc, #264]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f023 0203 	bic.w	r2, r3, #3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	493f      	ldr	r1, [pc, #252]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c0e:	f7ff f855 	bl	8000cbc <HAL_GetTick>
 8001c12:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c14:	e00a      	b.n	8001c2c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c16:	f7ff f851 	bl	8000cbc <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e066      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c2c:	4b36      	ldr	r3, [pc, #216]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f003 020c 	and.w	r2, r3, #12
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d1eb      	bne.n	8001c16 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d008      	beq.n	8001c5c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c4a:	4b2f      	ldr	r3, [pc, #188]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	492c      	ldr	r1, [pc, #176]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c5c:	4b29      	ldr	r3, [pc, #164]	; (8001d04 <HAL_RCC_ClockConfig+0x1b0>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0307 	and.w	r3, r3, #7
 8001c64:	683a      	ldr	r2, [r7, #0]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d210      	bcs.n	8001c8c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c6a:	4b26      	ldr	r3, [pc, #152]	; (8001d04 <HAL_RCC_ClockConfig+0x1b0>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f023 0207 	bic.w	r2, r3, #7
 8001c72:	4924      	ldr	r1, [pc, #144]	; (8001d04 <HAL_RCC_ClockConfig+0x1b0>)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7a:	4b22      	ldr	r3, [pc, #136]	; (8001d04 <HAL_RCC_ClockConfig+0x1b0>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d001      	beq.n	8001c8c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e036      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0304 	and.w	r3, r3, #4
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d008      	beq.n	8001caa <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c98:	4b1b      	ldr	r3, [pc, #108]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	4918      	ldr	r1, [pc, #96]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0308 	and.w	r3, r3, #8
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d009      	beq.n	8001cca <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cb6:	4b14      	ldr	r3, [pc, #80]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	4910      	ldr	r1, [pc, #64]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cca:	f000 f825 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 8001cce:	4601      	mov	r1, r0
 8001cd0:	4b0d      	ldr	r3, [pc, #52]	; (8001d08 <HAL_RCC_ClockConfig+0x1b4>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	091b      	lsrs	r3, r3, #4
 8001cd6:	f003 030f 	and.w	r3, r3, #15
 8001cda:	4a0c      	ldr	r2, [pc, #48]	; (8001d0c <HAL_RCC_ClockConfig+0x1b8>)
 8001cdc:	5cd3      	ldrb	r3, [r2, r3]
 8001cde:	f003 031f 	and.w	r3, r3, #31
 8001ce2:	fa21 f303 	lsr.w	r3, r1, r3
 8001ce6:	4a0a      	ldr	r2, [pc, #40]	; (8001d10 <HAL_RCC_ClockConfig+0x1bc>)
 8001ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001cea:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <HAL_RCC_ClockConfig+0x1c0>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7fe fe3a 	bl	8000968 <HAL_InitTick>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	72fb      	strb	r3, [r7, #11]

  return status;
 8001cf8:	7afb      	ldrb	r3, [r7, #11]
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40022000 	.word	0x40022000
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	08007de8 	.word	0x08007de8
 8001d10:	20000000 	.word	0x20000000
 8001d14:	20000004 	.word	0x20000004

08001d18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b089      	sub	sp, #36	; 0x24
 8001d1c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
 8001d22:	2300      	movs	r3, #0
 8001d24:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d26:	4b3d      	ldr	r3, [pc, #244]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x104>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f003 030c 	and.w	r3, r3, #12
 8001d2e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d30:	4b3a      	ldr	r3, [pc, #232]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x104>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d005      	beq.n	8001d4c <HAL_RCC_GetSysClockFreq+0x34>
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	2b0c      	cmp	r3, #12
 8001d44:	d121      	bne.n	8001d8a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d11e      	bne.n	8001d8a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d4c:	4b33      	ldr	r3, [pc, #204]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x104>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0308 	and.w	r3, r3, #8
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d107      	bne.n	8001d68 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d58:	4b30      	ldr	r3, [pc, #192]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x104>)
 8001d5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d5e:	0a1b      	lsrs	r3, r3, #8
 8001d60:	f003 030f 	and.w	r3, r3, #15
 8001d64:	61fb      	str	r3, [r7, #28]
 8001d66:	e005      	b.n	8001d74 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d68:	4b2c      	ldr	r3, [pc, #176]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x104>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	091b      	lsrs	r3, r3, #4
 8001d6e:	f003 030f 	and.w	r3, r3, #15
 8001d72:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d74:	4a2a      	ldr	r2, [pc, #168]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d7c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d10d      	bne.n	8001da0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d88:	e00a      	b.n	8001da0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	2b04      	cmp	r3, #4
 8001d8e:	d102      	bne.n	8001d96 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d90:	4b24      	ldr	r3, [pc, #144]	; (8001e24 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d92:	61bb      	str	r3, [r7, #24]
 8001d94:	e004      	b.n	8001da0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	2b08      	cmp	r3, #8
 8001d9a:	d101      	bne.n	8001da0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d9c:	4b22      	ldr	r3, [pc, #136]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d9e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	2b0c      	cmp	r3, #12
 8001da4:	d133      	bne.n	8001e0e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001da6:	4b1d      	ldr	r3, [pc, #116]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x104>)
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	f003 0303 	and.w	r3, r3, #3
 8001dae:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d002      	beq.n	8001dbc <HAL_RCC_GetSysClockFreq+0xa4>
 8001db6:	2b03      	cmp	r3, #3
 8001db8:	d003      	beq.n	8001dc2 <HAL_RCC_GetSysClockFreq+0xaa>
 8001dba:	e005      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001dbc:	4b19      	ldr	r3, [pc, #100]	; (8001e24 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001dbe:	617b      	str	r3, [r7, #20]
      break;
 8001dc0:	e005      	b.n	8001dce <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001dc2:	4b19      	ldr	r3, [pc, #100]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x110>)
 8001dc4:	617b      	str	r3, [r7, #20]
      break;
 8001dc6:	e002      	b.n	8001dce <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	617b      	str	r3, [r7, #20]
      break;
 8001dcc:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dce:	4b13      	ldr	r3, [pc, #76]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x104>)
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	091b      	lsrs	r3, r3, #4
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	3301      	adds	r3, #1
 8001dda:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001ddc:	4b0f      	ldr	r3, [pc, #60]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x104>)
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	0a1b      	lsrs	r3, r3, #8
 8001de2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001de6:	697a      	ldr	r2, [r7, #20]
 8001de8:	fb02 f203 	mul.w	r2, r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001df4:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x104>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	0e5b      	lsrs	r3, r3, #25
 8001dfa:	f003 0303 	and.w	r3, r3, #3
 8001dfe:	3301      	adds	r3, #1
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e0c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e0e:	69bb      	ldr	r3, [r7, #24]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3724      	adds	r7, #36	; 0x24
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	08007e00 	.word	0x08007e00
 8001e24:	00f42400 	.word	0x00f42400
 8001e28:	007a1200 	.word	0x007a1200

08001e2c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e30:	4b03      	ldr	r3, [pc, #12]	; (8001e40 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e32:	681b      	ldr	r3, [r3, #0]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	20000000 	.word	0x20000000

08001e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e48:	f7ff fff0 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e4c:	4601      	mov	r1, r0
 8001e4e:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	0a1b      	lsrs	r3, r3, #8
 8001e54:	f003 0307 	and.w	r3, r3, #7
 8001e58:	4a04      	ldr	r2, [pc, #16]	; (8001e6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e5a:	5cd3      	ldrb	r3, [r2, r3]
 8001e5c:	f003 031f 	and.w	r3, r3, #31
 8001e60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	08007df8 	.word	0x08007df8

08001e70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e74:	f7ff ffda 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e78:	4601      	mov	r1, r0
 8001e7a:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	0adb      	lsrs	r3, r3, #11
 8001e80:	f003 0307 	and.w	r3, r3, #7
 8001e84:	4a04      	ldr	r2, [pc, #16]	; (8001e98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e86:	5cd3      	ldrb	r3, [r2, r3]
 8001e88:	f003 031f 	and.w	r3, r3, #31
 8001e8c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40021000 	.word	0x40021000
 8001e98:	08007df8 	.word	0x08007df8

08001e9c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	220f      	movs	r2, #15
 8001eaa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001eac:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	f003 0203 	and.w	r2, r3, #3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001eb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	; (8001ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001ed0:	4b09      	ldr	r3, [pc, #36]	; (8001ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	08db      	lsrs	r3, r3, #3
 8001ed6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001ede:	4b07      	ldr	r3, [pc, #28]	; (8001efc <HAL_RCC_GetClockConfig+0x60>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0207 	and.w	r2, r3, #7
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	601a      	str	r2, [r3, #0]
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	40022000 	.word	0x40022000

08001f00 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f08:	2300      	movs	r3, #0
 8001f0a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f0c:	4b2a      	ldr	r3, [pc, #168]	; (8001fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f18:	f7ff f9d2 	bl	80012c0 <HAL_PWREx_GetVoltageRange>
 8001f1c:	6178      	str	r0, [r7, #20]
 8001f1e:	e014      	b.n	8001f4a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f20:	4b25      	ldr	r3, [pc, #148]	; (8001fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f24:	4a24      	ldr	r2, [pc, #144]	; (8001fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f2a:	6593      	str	r3, [r2, #88]	; 0x58
 8001f2c:	4b22      	ldr	r3, [pc, #136]	; (8001fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f38:	f7ff f9c2 	bl	80012c0 <HAL_PWREx_GetVoltageRange>
 8001f3c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f3e:	4b1e      	ldr	r3, [pc, #120]	; (8001fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f42:	4a1d      	ldr	r2, [pc, #116]	; (8001fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f48:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f50:	d10b      	bne.n	8001f6a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b80      	cmp	r3, #128	; 0x80
 8001f56:	d919      	bls.n	8001f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2ba0      	cmp	r3, #160	; 0xa0
 8001f5c:	d902      	bls.n	8001f64 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f5e:	2302      	movs	r3, #2
 8001f60:	613b      	str	r3, [r7, #16]
 8001f62:	e013      	b.n	8001f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f64:	2301      	movs	r3, #1
 8001f66:	613b      	str	r3, [r7, #16]
 8001f68:	e010      	b.n	8001f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2b80      	cmp	r3, #128	; 0x80
 8001f6e:	d902      	bls.n	8001f76 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f70:	2303      	movs	r3, #3
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	e00a      	b.n	8001f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2b80      	cmp	r3, #128	; 0x80
 8001f7a:	d102      	bne.n	8001f82 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	613b      	str	r3, [r7, #16]
 8001f80:	e004      	b.n	8001f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2b70      	cmp	r3, #112	; 0x70
 8001f86:	d101      	bne.n	8001f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f88:	2301      	movs	r3, #1
 8001f8a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f023 0207 	bic.w	r2, r3, #7
 8001f94:	4909      	ldr	r1, [pc, #36]	; (8001fbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f9c:	4b07      	ldr	r3, [pc, #28]	; (8001fbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0307 	and.w	r3, r3, #7
 8001fa4:	693a      	ldr	r2, [r7, #16]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d001      	beq.n	8001fae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e000      	b.n	8001fb0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3718      	adds	r7, #24
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40022000 	.word	0x40022000

08001fc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001fc8:	2300      	movs	r3, #0
 8001fca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001fcc:	2300      	movs	r3, #0
 8001fce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d03f      	beq.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001fe0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fe4:	d01c      	beq.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8001fe6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fea:	d802      	bhi.n	8001ff2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00e      	beq.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8001ff0:	e01f      	b.n	8002032 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8001ff2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001ff6:	d003      	beq.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001ff8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001ffc:	d01c      	beq.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8001ffe:	e018      	b.n	8002032 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002000:	4b85      	ldr	r3, [pc, #532]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	4a84      	ldr	r2, [pc, #528]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002006:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800200a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800200c:	e015      	b.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3304      	adds	r3, #4
 8002012:	2100      	movs	r1, #0
 8002014:	4618      	mov	r0, r3
 8002016:	f000 fab9 	bl	800258c <RCCEx_PLLSAI1_Config>
 800201a:	4603      	mov	r3, r0
 800201c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800201e:	e00c      	b.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3320      	adds	r3, #32
 8002024:	2100      	movs	r1, #0
 8002026:	4618      	mov	r0, r3
 8002028:	f000 fba0 	bl	800276c <RCCEx_PLLSAI2_Config>
 800202c:	4603      	mov	r3, r0
 800202e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002030:	e003      	b.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	74fb      	strb	r3, [r7, #19]
      break;
 8002036:	e000      	b.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002038:	bf00      	nop
    }

    if(ret == HAL_OK)
 800203a:	7cfb      	ldrb	r3, [r7, #19]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d10b      	bne.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002040:	4b75      	ldr	r3, [pc, #468]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002046:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800204e:	4972      	ldr	r1, [pc, #456]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002050:	4313      	orrs	r3, r2
 8002052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002056:	e001      	b.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002058:	7cfb      	ldrb	r3, [r7, #19]
 800205a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d03f      	beq.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800206c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002070:	d01c      	beq.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002072:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002076:	d802      	bhi.n	800207e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002078:	2b00      	cmp	r3, #0
 800207a:	d00e      	beq.n	800209a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800207c:	e01f      	b.n	80020be <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800207e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002082:	d003      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002084:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002088:	d01c      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800208a:	e018      	b.n	80020be <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800208c:	4b62      	ldr	r3, [pc, #392]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	4a61      	ldr	r2, [pc, #388]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002092:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002096:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002098:	e015      	b.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	3304      	adds	r3, #4
 800209e:	2100      	movs	r1, #0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f000 fa73 	bl	800258c <RCCEx_PLLSAI1_Config>
 80020a6:	4603      	mov	r3, r0
 80020a8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020aa:	e00c      	b.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	3320      	adds	r3, #32
 80020b0:	2100      	movs	r1, #0
 80020b2:	4618      	mov	r0, r3
 80020b4:	f000 fb5a 	bl	800276c <RCCEx_PLLSAI2_Config>
 80020b8:	4603      	mov	r3, r0
 80020ba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020bc:	e003      	b.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	74fb      	strb	r3, [r7, #19]
      break;
 80020c2:	e000      	b.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80020c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80020c6:	7cfb      	ldrb	r3, [r7, #19]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d10b      	bne.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80020cc:	4b52      	ldr	r3, [pc, #328]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020d2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80020da:	494f      	ldr	r1, [pc, #316]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020dc:	4313      	orrs	r3, r2
 80020de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80020e2:	e001      	b.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020e4:	7cfb      	ldrb	r3, [r7, #19]
 80020e6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f000 80a0 	beq.w	8002236 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020f6:	2300      	movs	r3, #0
 80020f8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80020fa:	4b47      	ldr	r3, [pc, #284]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002106:	2301      	movs	r3, #1
 8002108:	e000      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800210a:	2300      	movs	r3, #0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d00d      	beq.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002110:	4b41      	ldr	r3, [pc, #260]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002114:	4a40      	ldr	r2, [pc, #256]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002116:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800211a:	6593      	str	r3, [r2, #88]	; 0x58
 800211c:	4b3e      	ldr	r3, [pc, #248]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800211e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002120:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002124:	60bb      	str	r3, [r7, #8]
 8002126:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002128:	2301      	movs	r3, #1
 800212a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800212c:	4b3b      	ldr	r3, [pc, #236]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a3a      	ldr	r2, [pc, #232]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002136:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002138:	f7fe fdc0 	bl	8000cbc <HAL_GetTick>
 800213c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800213e:	e009      	b.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002140:	f7fe fdbc 	bl	8000cbc <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b02      	cmp	r3, #2
 800214c:	d902      	bls.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	74fb      	strb	r3, [r7, #19]
        break;
 8002152:	e005      	b.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002154:	4b31      	ldr	r3, [pc, #196]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0ef      	beq.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002160:	7cfb      	ldrb	r3, [r7, #19]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d15c      	bne.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002166:	4b2c      	ldr	r3, [pc, #176]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002168:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800216c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002170:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d01f      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	429a      	cmp	r2, r3
 8002182:	d019      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002184:	4b24      	ldr	r3, [pc, #144]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800218a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800218e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002190:	4b21      	ldr	r3, [pc, #132]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002196:	4a20      	ldr	r2, [pc, #128]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002198:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800219c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021a0:	4b1d      	ldr	r3, [pc, #116]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021a6:	4a1c      	ldr	r2, [pc, #112]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80021b0:	4a19      	ldr	r2, [pc, #100]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d016      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c2:	f7fe fd7b 	bl	8000cbc <HAL_GetTick>
 80021c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021c8:	e00b      	b.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ca:	f7fe fd77 	bl	8000cbc <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d8:	4293      	cmp	r3, r2
 80021da:	d902      	bls.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	74fb      	strb	r3, [r7, #19]
            break;
 80021e0:	e006      	b.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021e2:	4b0d      	ldr	r3, [pc, #52]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d0ec      	beq.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80021f0:	7cfb      	ldrb	r3, [r7, #19]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10c      	bne.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021f6:	4b08      	ldr	r3, [pc, #32]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002206:	4904      	ldr	r1, [pc, #16]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002208:	4313      	orrs	r3, r2
 800220a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800220e:	e009      	b.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002210:	7cfb      	ldrb	r3, [r7, #19]
 8002212:	74bb      	strb	r3, [r7, #18]
 8002214:	e006      	b.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002216:	bf00      	nop
 8002218:	40021000 	.word	0x40021000
 800221c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002220:	7cfb      	ldrb	r3, [r7, #19]
 8002222:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002224:	7c7b      	ldrb	r3, [r7, #17]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d105      	bne.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800222a:	4b9e      	ldr	r3, [pc, #632]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800222c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800222e:	4a9d      	ldr	r2, [pc, #628]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002230:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002234:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00a      	beq.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002242:	4b98      	ldr	r3, [pc, #608]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002244:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002248:	f023 0203 	bic.w	r2, r3, #3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002250:	4994      	ldr	r1, [pc, #592]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002252:	4313      	orrs	r3, r2
 8002254:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d00a      	beq.n	800227a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002264:	4b8f      	ldr	r3, [pc, #572]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800226a:	f023 020c 	bic.w	r2, r3, #12
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002272:	498c      	ldr	r1, [pc, #560]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002274:	4313      	orrs	r3, r2
 8002276:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00a      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002286:	4b87      	ldr	r3, [pc, #540]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800228c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002294:	4983      	ldr	r1, [pc, #524]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002296:	4313      	orrs	r3, r2
 8002298:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0308 	and.w	r3, r3, #8
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d00a      	beq.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022a8:	4b7e      	ldr	r3, [pc, #504]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ae:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b6:	497b      	ldr	r1, [pc, #492]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0310 	and.w	r3, r3, #16
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00a      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80022ca:	4b76      	ldr	r3, [pc, #472]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022d8:	4972      	ldr	r1, [pc, #456]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0320 	and.w	r3, r3, #32
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00a      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80022ec:	4b6d      	ldr	r3, [pc, #436]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022f2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022fa:	496a      	ldr	r1, [pc, #424]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00a      	beq.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800230e:	4b65      	ldr	r3, [pc, #404]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002314:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800231c:	4961      	ldr	r1, [pc, #388]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800231e:	4313      	orrs	r3, r2
 8002320:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800232c:	2b00      	cmp	r3, #0
 800232e:	d00a      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002330:	4b5c      	ldr	r3, [pc, #368]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002336:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800233e:	4959      	ldr	r1, [pc, #356]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002340:	4313      	orrs	r3, r2
 8002342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00a      	beq.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002352:	4b54      	ldr	r3, [pc, #336]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002358:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002360:	4950      	ldr	r1, [pc, #320]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002362:	4313      	orrs	r3, r2
 8002364:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002370:	2b00      	cmp	r3, #0
 8002372:	d00a      	beq.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002374:	4b4b      	ldr	r3, [pc, #300]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800237a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002382:	4948      	ldr	r1, [pc, #288]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002384:	4313      	orrs	r3, r2
 8002386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00a      	beq.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002396:	4b43      	ldr	r3, [pc, #268]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800239c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023a4:	493f      	ldr	r1, [pc, #252]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d028      	beq.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80023b8:	4b3a      	ldr	r3, [pc, #232]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023c6:	4937      	ldr	r1, [pc, #220]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023c8:	4313      	orrs	r3, r2
 80023ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80023d6:	d106      	bne.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023d8:	4b32      	ldr	r3, [pc, #200]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	4a31      	ldr	r2, [pc, #196]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023e2:	60d3      	str	r3, [r2, #12]
 80023e4:	e011      	b.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023ea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80023ee:	d10c      	bne.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	3304      	adds	r3, #4
 80023f4:	2101      	movs	r1, #1
 80023f6:	4618      	mov	r0, r3
 80023f8:	f000 f8c8 	bl	800258c <RCCEx_PLLSAI1_Config>
 80023fc:	4603      	mov	r3, r0
 80023fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002400:	7cfb      	ldrb	r3, [r7, #19]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002406:	7cfb      	ldrb	r3, [r7, #19]
 8002408:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d028      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002416:	4b23      	ldr	r3, [pc, #140]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002418:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800241c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002424:	491f      	ldr	r1, [pc, #124]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002426:	4313      	orrs	r3, r2
 8002428:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002430:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002434:	d106      	bne.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002436:	4b1b      	ldr	r3, [pc, #108]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	4a1a      	ldr	r2, [pc, #104]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800243c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002440:	60d3      	str	r3, [r2, #12]
 8002442:	e011      	b.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002448:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800244c:	d10c      	bne.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3304      	adds	r3, #4
 8002452:	2101      	movs	r1, #1
 8002454:	4618      	mov	r0, r3
 8002456:	f000 f899 	bl	800258c <RCCEx_PLLSAI1_Config>
 800245a:	4603      	mov	r3, r0
 800245c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800245e:	7cfb      	ldrb	r3, [r7, #19]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002464:	7cfb      	ldrb	r3, [r7, #19]
 8002466:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d02b      	beq.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002474:	4b0b      	ldr	r3, [pc, #44]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800247a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002482:	4908      	ldr	r1, [pc, #32]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002484:	4313      	orrs	r3, r2
 8002486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800248e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002492:	d109      	bne.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002494:	4b03      	ldr	r3, [pc, #12]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	4a02      	ldr	r2, [pc, #8]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800249a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800249e:	60d3      	str	r3, [r2, #12]
 80024a0:	e014      	b.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80024b0:	d10c      	bne.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	3304      	adds	r3, #4
 80024b6:	2101      	movs	r1, #1
 80024b8:	4618      	mov	r0, r3
 80024ba:	f000 f867 	bl	800258c <RCCEx_PLLSAI1_Config>
 80024be:	4603      	mov	r3, r0
 80024c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024c2:	7cfb      	ldrb	r3, [r7, #19]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80024c8:	7cfb      	ldrb	r3, [r7, #19]
 80024ca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d02f      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024d8:	4b2b      	ldr	r3, [pc, #172]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80024da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024de:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024e6:	4928      	ldr	r1, [pc, #160]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80024e8:	4313      	orrs	r3, r2
 80024ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80024f6:	d10d      	bne.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3304      	adds	r3, #4
 80024fc:	2102      	movs	r1, #2
 80024fe:	4618      	mov	r0, r3
 8002500:	f000 f844 	bl	800258c <RCCEx_PLLSAI1_Config>
 8002504:	4603      	mov	r3, r0
 8002506:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002508:	7cfb      	ldrb	r3, [r7, #19]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d014      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800250e:	7cfb      	ldrb	r3, [r7, #19]
 8002510:	74bb      	strb	r3, [r7, #18]
 8002512:	e011      	b.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002518:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800251c:	d10c      	bne.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	3320      	adds	r3, #32
 8002522:	2102      	movs	r1, #2
 8002524:	4618      	mov	r0, r3
 8002526:	f000 f921 	bl	800276c <RCCEx_PLLSAI2_Config>
 800252a:	4603      	mov	r3, r0
 800252c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800252e:	7cfb      	ldrb	r3, [r7, #19]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002534:	7cfb      	ldrb	r3, [r7, #19]
 8002536:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002540:	2b00      	cmp	r3, #0
 8002542:	d00a      	beq.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002544:	4b10      	ldr	r3, [pc, #64]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800254a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002552:	490d      	ldr	r1, [pc, #52]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002554:	4313      	orrs	r3, r2
 8002556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00b      	beq.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002566:	4b08      	ldr	r3, [pc, #32]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800256c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002576:	4904      	ldr	r1, [pc, #16]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002578:	4313      	orrs	r3, r2
 800257a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800257e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002580:	4618      	mov	r0, r3
 8002582:	3718      	adds	r7, #24
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40021000 	.word	0x40021000

0800258c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002596:	2300      	movs	r3, #0
 8002598:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800259a:	4b73      	ldr	r3, [pc, #460]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	f003 0303 	and.w	r3, r3, #3
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d018      	beq.n	80025d8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80025a6:	4b70      	ldr	r3, [pc, #448]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	f003 0203 	and.w	r2, r3, #3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d10d      	bne.n	80025d2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
       ||
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d009      	beq.n	80025d2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80025be:	4b6a      	ldr	r3, [pc, #424]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	091b      	lsrs	r3, r3, #4
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	1c5a      	adds	r2, r3, #1
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
       ||
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d044      	beq.n	800265c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	73fb      	strb	r3, [r7, #15]
 80025d6:	e041      	b.n	800265c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d00c      	beq.n	80025fa <RCCEx_PLLSAI1_Config+0x6e>
 80025e0:	2b03      	cmp	r3, #3
 80025e2:	d013      	beq.n	800260c <RCCEx_PLLSAI1_Config+0x80>
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d120      	bne.n	800262a <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80025e8:	4b5f      	ldr	r3, [pc, #380]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d11d      	bne.n	8002630 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025f8:	e01a      	b.n	8002630 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80025fa:	4b5b      	ldr	r3, [pc, #364]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002602:	2b00      	cmp	r3, #0
 8002604:	d116      	bne.n	8002634 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800260a:	e013      	b.n	8002634 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800260c:	4b56      	ldr	r3, [pc, #344]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10f      	bne.n	8002638 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002618:	4b53      	ldr	r3, [pc, #332]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d109      	bne.n	8002638 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002628:	e006      	b.n	8002638 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	73fb      	strb	r3, [r7, #15]
      break;
 800262e:	e004      	b.n	800263a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002630:	bf00      	nop
 8002632:	e002      	b.n	800263a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002634:	bf00      	nop
 8002636:	e000      	b.n	800263a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002638:	bf00      	nop
    }

    if(status == HAL_OK)
 800263a:	7bfb      	ldrb	r3, [r7, #15]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d10d      	bne.n	800265c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002640:	4b49      	ldr	r3, [pc, #292]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6819      	ldr	r1, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	3b01      	subs	r3, #1
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	430b      	orrs	r3, r1
 8002656:	4944      	ldr	r1, [pc, #272]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002658:	4313      	orrs	r3, r2
 800265a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800265c:	7bfb      	ldrb	r3, [r7, #15]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d17d      	bne.n	800275e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002662:	4b41      	ldr	r3, [pc, #260]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a40      	ldr	r2, [pc, #256]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002668:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800266c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800266e:	f7fe fb25 	bl	8000cbc <HAL_GetTick>
 8002672:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002674:	e009      	b.n	800268a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002676:	f7fe fb21 	bl	8000cbc <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d902      	bls.n	800268a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	73fb      	strb	r3, [r7, #15]
        break;
 8002688:	e005      	b.n	8002696 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800268a:	4b37      	ldr	r3, [pc, #220]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1ef      	bne.n	8002676 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002696:	7bfb      	ldrb	r3, [r7, #15]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d160      	bne.n	800275e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d111      	bne.n	80026c6 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026a2:	4b31      	ldr	r3, [pc, #196]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80026aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	6892      	ldr	r2, [r2, #8]
 80026b2:	0211      	lsls	r1, r2, #8
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	68d2      	ldr	r2, [r2, #12]
 80026b8:	0912      	lsrs	r2, r2, #4
 80026ba:	0452      	lsls	r2, r2, #17
 80026bc:	430a      	orrs	r2, r1
 80026be:	492a      	ldr	r1, [pc, #168]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	610b      	str	r3, [r1, #16]
 80026c4:	e027      	b.n	8002716 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d112      	bne.n	80026f2 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026cc:	4b26      	ldr	r3, [pc, #152]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80026d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	6892      	ldr	r2, [r2, #8]
 80026dc:	0211      	lsls	r1, r2, #8
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	6912      	ldr	r2, [r2, #16]
 80026e2:	0852      	lsrs	r2, r2, #1
 80026e4:	3a01      	subs	r2, #1
 80026e6:	0552      	lsls	r2, r2, #21
 80026e8:	430a      	orrs	r2, r1
 80026ea:	491f      	ldr	r1, [pc, #124]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	610b      	str	r3, [r1, #16]
 80026f0:	e011      	b.n	8002716 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026f2:	4b1d      	ldr	r3, [pc, #116]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026f4:	691b      	ldr	r3, [r3, #16]
 80026f6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80026fa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6892      	ldr	r2, [r2, #8]
 8002702:	0211      	lsls	r1, r2, #8
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	6952      	ldr	r2, [r2, #20]
 8002708:	0852      	lsrs	r2, r2, #1
 800270a:	3a01      	subs	r2, #1
 800270c:	0652      	lsls	r2, r2, #25
 800270e:	430a      	orrs	r2, r1
 8002710:	4915      	ldr	r1, [pc, #84]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002712:	4313      	orrs	r3, r2
 8002714:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002716:	4b14      	ldr	r3, [pc, #80]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a13      	ldr	r2, [pc, #76]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 800271c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002720:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002722:	f7fe facb 	bl	8000cbc <HAL_GetTick>
 8002726:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002728:	e009      	b.n	800273e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800272a:	f7fe fac7 	bl	8000cbc <HAL_GetTick>
 800272e:	4602      	mov	r2, r0
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	2b02      	cmp	r3, #2
 8002736:	d902      	bls.n	800273e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	73fb      	strb	r3, [r7, #15]
          break;
 800273c:	e005      	b.n	800274a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800273e:	4b0a      	ldr	r3, [pc, #40]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d0ef      	beq.n	800272a <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800274a:	7bfb      	ldrb	r3, [r7, #15]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d106      	bne.n	800275e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002750:	4b05      	ldr	r3, [pc, #20]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002752:	691a      	ldr	r2, [r3, #16]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	4903      	ldr	r1, [pc, #12]	; (8002768 <RCCEx_PLLSAI1_Config+0x1dc>)
 800275a:	4313      	orrs	r3, r2
 800275c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800275e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3710      	adds	r7, #16
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40021000 	.word	0x40021000

0800276c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002776:	2300      	movs	r3, #0
 8002778:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800277a:	4b68      	ldr	r3, [pc, #416]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f003 0303 	and.w	r3, r3, #3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d018      	beq.n	80027b8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002786:	4b65      	ldr	r3, [pc, #404]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	f003 0203 	and.w	r2, r3, #3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	429a      	cmp	r2, r3
 8002794:	d10d      	bne.n	80027b2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
       ||
 800279a:	2b00      	cmp	r3, #0
 800279c:	d009      	beq.n	80027b2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800279e:	4b5f      	ldr	r3, [pc, #380]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	091b      	lsrs	r3, r3, #4
 80027a4:	f003 0307 	and.w	r3, r3, #7
 80027a8:	1c5a      	adds	r2, r3, #1
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
       ||
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d044      	beq.n	800283c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	73fb      	strb	r3, [r7, #15]
 80027b6:	e041      	b.n	800283c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d00c      	beq.n	80027da <RCCEx_PLLSAI2_Config+0x6e>
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	d013      	beq.n	80027ec <RCCEx_PLLSAI2_Config+0x80>
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d120      	bne.n	800280a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80027c8:	4b54      	ldr	r3, [pc, #336]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d11d      	bne.n	8002810 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027d8:	e01a      	b.n	8002810 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80027da:	4b50      	ldr	r3, [pc, #320]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d116      	bne.n	8002814 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027ea:	e013      	b.n	8002814 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80027ec:	4b4b      	ldr	r3, [pc, #300]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10f      	bne.n	8002818 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027f8:	4b48      	ldr	r3, [pc, #288]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d109      	bne.n	8002818 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002808:	e006      	b.n	8002818 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	73fb      	strb	r3, [r7, #15]
      break;
 800280e:	e004      	b.n	800281a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002810:	bf00      	nop
 8002812:	e002      	b.n	800281a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002814:	bf00      	nop
 8002816:	e000      	b.n	800281a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002818:	bf00      	nop
    }

    if(status == HAL_OK)
 800281a:	7bfb      	ldrb	r3, [r7, #15]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d10d      	bne.n	800283c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002820:	4b3e      	ldr	r3, [pc, #248]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6819      	ldr	r1, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	3b01      	subs	r3, #1
 8002832:	011b      	lsls	r3, r3, #4
 8002834:	430b      	orrs	r3, r1
 8002836:	4939      	ldr	r1, [pc, #228]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002838:	4313      	orrs	r3, r2
 800283a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800283c:	7bfb      	ldrb	r3, [r7, #15]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d167      	bne.n	8002912 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002842:	4b36      	ldr	r3, [pc, #216]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a35      	ldr	r2, [pc, #212]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002848:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800284c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800284e:	f7fe fa35 	bl	8000cbc <HAL_GetTick>
 8002852:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002854:	e009      	b.n	800286a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002856:	f7fe fa31 	bl	8000cbc <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b02      	cmp	r3, #2
 8002862:	d902      	bls.n	800286a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	73fb      	strb	r3, [r7, #15]
        break;
 8002868:	e005      	b.n	8002876 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800286a:	4b2c      	ldr	r3, [pc, #176]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1ef      	bne.n	8002856 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002876:	7bfb      	ldrb	r3, [r7, #15]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d14a      	bne.n	8002912 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d111      	bne.n	80028a6 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002882:	4b26      	ldr	r3, [pc, #152]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800288a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6892      	ldr	r2, [r2, #8]
 8002892:	0211      	lsls	r1, r2, #8
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	68d2      	ldr	r2, [r2, #12]
 8002898:	0912      	lsrs	r2, r2, #4
 800289a:	0452      	lsls	r2, r2, #17
 800289c:	430a      	orrs	r2, r1
 800289e:	491f      	ldr	r1, [pc, #124]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	614b      	str	r3, [r1, #20]
 80028a4:	e011      	b.n	80028ca <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80028a6:	4b1d      	ldr	r3, [pc, #116]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80028ae:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6892      	ldr	r2, [r2, #8]
 80028b6:	0211      	lsls	r1, r2, #8
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	6912      	ldr	r2, [r2, #16]
 80028bc:	0852      	lsrs	r2, r2, #1
 80028be:	3a01      	subs	r2, #1
 80028c0:	0652      	lsls	r2, r2, #25
 80028c2:	430a      	orrs	r2, r1
 80028c4:	4915      	ldr	r1, [pc, #84]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 80028c6:	4313      	orrs	r3, r2
 80028c8:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80028ca:	4b14      	ldr	r3, [pc, #80]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a13      	ldr	r2, [pc, #76]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 80028d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028d4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d6:	f7fe f9f1 	bl	8000cbc <HAL_GetTick>
 80028da:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80028dc:	e009      	b.n	80028f2 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80028de:	f7fe f9ed 	bl	8000cbc <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d902      	bls.n	80028f2 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	73fb      	strb	r3, [r7, #15]
          break;
 80028f0:	e005      	b.n	80028fe <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80028f2:	4b0a      	ldr	r3, [pc, #40]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d0ef      	beq.n	80028de <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d106      	bne.n	8002912 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002904:	4b05      	ldr	r3, [pc, #20]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002906:	695a      	ldr	r2, [r3, #20]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	695b      	ldr	r3, [r3, #20]
 800290c:	4903      	ldr	r1, [pc, #12]	; (800291c <RCCEx_PLLSAI2_Config+0x1b0>)
 800290e:	4313      	orrs	r3, r2
 8002910:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002912:	7bfb      	ldrb	r3, [r7, #15]
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	40021000 	.word	0x40021000

08002920 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e049      	b.n	80029c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d106      	bne.n	800294c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 f841 	bl	80029ce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2202      	movs	r2, #2
 8002950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3304      	adds	r3, #4
 800295c:	4619      	mov	r1, r3
 800295e:	4610      	mov	r0, r2
 8002960:	f000 f9f8 	bl	8002d54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b083      	sub	sp, #12
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80029d6:	bf00      	nop
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
	...

080029e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d001      	beq.n	80029fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e04f      	b.n	8002a9c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2202      	movs	r2, #2
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f042 0201 	orr.w	r2, r2, #1
 8002a12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a23      	ldr	r2, [pc, #140]	; (8002aa8 <HAL_TIM_Base_Start_IT+0xc4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d01d      	beq.n	8002a5a <HAL_TIM_Base_Start_IT+0x76>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a26:	d018      	beq.n	8002a5a <HAL_TIM_Base_Start_IT+0x76>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a1f      	ldr	r2, [pc, #124]	; (8002aac <HAL_TIM_Base_Start_IT+0xc8>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d013      	beq.n	8002a5a <HAL_TIM_Base_Start_IT+0x76>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a1e      	ldr	r2, [pc, #120]	; (8002ab0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d00e      	beq.n	8002a5a <HAL_TIM_Base_Start_IT+0x76>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a1c      	ldr	r2, [pc, #112]	; (8002ab4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d009      	beq.n	8002a5a <HAL_TIM_Base_Start_IT+0x76>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a1b      	ldr	r2, [pc, #108]	; (8002ab8 <HAL_TIM_Base_Start_IT+0xd4>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d004      	beq.n	8002a5a <HAL_TIM_Base_Start_IT+0x76>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a19      	ldr	r2, [pc, #100]	; (8002abc <HAL_TIM_Base_Start_IT+0xd8>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d115      	bne.n	8002a86 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	4b17      	ldr	r3, [pc, #92]	; (8002ac0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2b06      	cmp	r3, #6
 8002a6a:	d015      	beq.n	8002a98 <HAL_TIM_Base_Start_IT+0xb4>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a72:	d011      	beq.n	8002a98 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f042 0201 	orr.w	r2, r2, #1
 8002a82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a84:	e008      	b.n	8002a98 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f042 0201 	orr.w	r2, r2, #1
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	e000      	b.n	8002a9a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3714      	adds	r7, #20
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr
 8002aa8:	40012c00 	.word	0x40012c00
 8002aac:	40000400 	.word	0x40000400
 8002ab0:	40000800 	.word	0x40000800
 8002ab4:	40000c00 	.word	0x40000c00
 8002ab8:	40013400 	.word	0x40013400
 8002abc:	40014000 	.word	0x40014000
 8002ac0:	00010007 	.word	0x00010007

08002ac4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d122      	bne.n	8002b20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d11b      	bne.n	8002b20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f06f 0202 	mvn.w	r2, #2
 8002af0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	f003 0303 	and.w	r3, r3, #3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f000 f905 	bl	8002d16 <HAL_TIM_IC_CaptureCallback>
 8002b0c:	e005      	b.n	8002b1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 f8f7 	bl	8002d02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f000 f908 	bl	8002d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	2b04      	cmp	r3, #4
 8002b2c:	d122      	bne.n	8002b74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b04      	cmp	r3, #4
 8002b3a:	d11b      	bne.n	8002b74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f06f 0204 	mvn.w	r2, #4
 8002b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2202      	movs	r2, #2
 8002b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 f8db 	bl	8002d16 <HAL_TIM_IC_CaptureCallback>
 8002b60:	e005      	b.n	8002b6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 f8cd 	bl	8002d02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f000 f8de 	bl	8002d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	f003 0308 	and.w	r3, r3, #8
 8002b7e:	2b08      	cmp	r3, #8
 8002b80:	d122      	bne.n	8002bc8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	f003 0308 	and.w	r3, r3, #8
 8002b8c:	2b08      	cmp	r3, #8
 8002b8e:	d11b      	bne.n	8002bc8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f06f 0208 	mvn.w	r2, #8
 8002b98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2204      	movs	r2, #4
 8002b9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	69db      	ldr	r3, [r3, #28]
 8002ba6:	f003 0303 	and.w	r3, r3, #3
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d003      	beq.n	8002bb6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 f8b1 	bl	8002d16 <HAL_TIM_IC_CaptureCallback>
 8002bb4:	e005      	b.n	8002bc2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f000 f8a3 	bl	8002d02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f000 f8b4 	bl	8002d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	f003 0310 	and.w	r3, r3, #16
 8002bd2:	2b10      	cmp	r3, #16
 8002bd4:	d122      	bne.n	8002c1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	f003 0310 	and.w	r3, r3, #16
 8002be0:	2b10      	cmp	r3, #16
 8002be2:	d11b      	bne.n	8002c1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f06f 0210 	mvn.w	r2, #16
 8002bec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2208      	movs	r2, #8
 8002bf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	69db      	ldr	r3, [r3, #28]
 8002bfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d003      	beq.n	8002c0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f000 f887 	bl	8002d16 <HAL_TIM_IC_CaptureCallback>
 8002c08:	e005      	b.n	8002c16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f000 f879 	bl	8002d02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f000 f88a 	bl	8002d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d10e      	bne.n	8002c48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d107      	bne.n	8002c48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f06f 0201 	mvn.w	r2, #1
 8002c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f7fd fe0e 	bl	8000864 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c52:	2b80      	cmp	r3, #128	; 0x80
 8002c54:	d10e      	bne.n	8002c74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c60:	2b80      	cmp	r3, #128	; 0x80
 8002c62:	d107      	bne.n	8002c74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 f914 	bl	8002e9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c82:	d10e      	bne.n	8002ca2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c8e:	2b80      	cmp	r3, #128	; 0x80
 8002c90:	d107      	bne.n	8002ca2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002c9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 f907 	bl	8002eb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	691b      	ldr	r3, [r3, #16]
 8002ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cac:	2b40      	cmp	r3, #64	; 0x40
 8002cae:	d10e      	bne.n	8002cce <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cba:	2b40      	cmp	r3, #64	; 0x40
 8002cbc:	d107      	bne.n	8002cce <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 f838 	bl	8002d3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	f003 0320 	and.w	r3, r3, #32
 8002cd8:	2b20      	cmp	r3, #32
 8002cda:	d10e      	bne.n	8002cfa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	f003 0320 	and.w	r3, r3, #32
 8002ce6:	2b20      	cmp	r3, #32
 8002ce8:	d107      	bne.n	8002cfa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f06f 0220 	mvn.w	r2, #32
 8002cf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f000 f8c7 	bl	8002e88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cfa:	bf00      	nop
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b083      	sub	sp, #12
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d0a:	bf00      	nop
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr

08002d2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	b083      	sub	sp, #12
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d46:	bf00      	nop
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
	...

08002d54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a40      	ldr	r2, [pc, #256]	; (8002e68 <TIM_Base_SetConfig+0x114>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d013      	beq.n	8002d94 <TIM_Base_SetConfig+0x40>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d72:	d00f      	beq.n	8002d94 <TIM_Base_SetConfig+0x40>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a3d      	ldr	r2, [pc, #244]	; (8002e6c <TIM_Base_SetConfig+0x118>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d00b      	beq.n	8002d94 <TIM_Base_SetConfig+0x40>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a3c      	ldr	r2, [pc, #240]	; (8002e70 <TIM_Base_SetConfig+0x11c>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d007      	beq.n	8002d94 <TIM_Base_SetConfig+0x40>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a3b      	ldr	r2, [pc, #236]	; (8002e74 <TIM_Base_SetConfig+0x120>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d003      	beq.n	8002d94 <TIM_Base_SetConfig+0x40>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a3a      	ldr	r2, [pc, #232]	; (8002e78 <TIM_Base_SetConfig+0x124>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d108      	bne.n	8002da6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	68fa      	ldr	r2, [r7, #12]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a2f      	ldr	r2, [pc, #188]	; (8002e68 <TIM_Base_SetConfig+0x114>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d01f      	beq.n	8002dee <TIM_Base_SetConfig+0x9a>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002db4:	d01b      	beq.n	8002dee <TIM_Base_SetConfig+0x9a>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a2c      	ldr	r2, [pc, #176]	; (8002e6c <TIM_Base_SetConfig+0x118>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d017      	beq.n	8002dee <TIM_Base_SetConfig+0x9a>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a2b      	ldr	r2, [pc, #172]	; (8002e70 <TIM_Base_SetConfig+0x11c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d013      	beq.n	8002dee <TIM_Base_SetConfig+0x9a>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a2a      	ldr	r2, [pc, #168]	; (8002e74 <TIM_Base_SetConfig+0x120>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d00f      	beq.n	8002dee <TIM_Base_SetConfig+0x9a>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a29      	ldr	r2, [pc, #164]	; (8002e78 <TIM_Base_SetConfig+0x124>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d00b      	beq.n	8002dee <TIM_Base_SetConfig+0x9a>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a28      	ldr	r2, [pc, #160]	; (8002e7c <TIM_Base_SetConfig+0x128>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d007      	beq.n	8002dee <TIM_Base_SetConfig+0x9a>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a27      	ldr	r2, [pc, #156]	; (8002e80 <TIM_Base_SetConfig+0x12c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d003      	beq.n	8002dee <TIM_Base_SetConfig+0x9a>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a26      	ldr	r2, [pc, #152]	; (8002e84 <TIM_Base_SetConfig+0x130>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d108      	bne.n	8002e00 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002df4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a10      	ldr	r2, [pc, #64]	; (8002e68 <TIM_Base_SetConfig+0x114>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d00f      	beq.n	8002e4c <TIM_Base_SetConfig+0xf8>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a12      	ldr	r2, [pc, #72]	; (8002e78 <TIM_Base_SetConfig+0x124>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d00b      	beq.n	8002e4c <TIM_Base_SetConfig+0xf8>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a11      	ldr	r2, [pc, #68]	; (8002e7c <TIM_Base_SetConfig+0x128>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d007      	beq.n	8002e4c <TIM_Base_SetConfig+0xf8>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a10      	ldr	r2, [pc, #64]	; (8002e80 <TIM_Base_SetConfig+0x12c>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d003      	beq.n	8002e4c <TIM_Base_SetConfig+0xf8>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4a0f      	ldr	r2, [pc, #60]	; (8002e84 <TIM_Base_SetConfig+0x130>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d103      	bne.n	8002e54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	691a      	ldr	r2, [r3, #16]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	615a      	str	r2, [r3, #20]
}
 8002e5a:	bf00      	nop
 8002e5c:	3714      	adds	r7, #20
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	40012c00 	.word	0x40012c00
 8002e6c:	40000400 	.word	0x40000400
 8002e70:	40000800 	.word	0x40000800
 8002e74:	40000c00 	.word	0x40000c00
 8002e78:	40013400 	.word	0x40013400
 8002e7c:	40014000 	.word	0x40014000
 8002e80:	40014400 	.word	0x40014400
 8002e84:	40014800 	.word	0x40014800

08002e88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr

08002ec4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e040      	b.n	8002f58 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d106      	bne.n	8002eec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f7fd fcfa 	bl	80008e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2224      	movs	r2, #36	; 0x24
 8002ef0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 0201 	bic.w	r2, r2, #1
 8002f00:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f000 f8c0 	bl	8003088 <UART_SetConfig>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d101      	bne.n	8002f12 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e022      	b.n	8002f58 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d002      	beq.n	8002f20 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 fb3e 	bl	800359c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	685a      	ldr	r2, [r3, #4]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689a      	ldr	r2, [r3, #8]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f042 0201 	orr.w	r2, r2, #1
 8002f4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 fbc5 	bl	80036e0 <UART_CheckIdleState>
 8002f56:	4603      	mov	r3, r0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3708      	adds	r7, #8
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b08a      	sub	sp, #40	; 0x28
 8002f64:	af02      	add	r7, sp, #8
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	603b      	str	r3, [r7, #0]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f74:	2b20      	cmp	r3, #32
 8002f76:	f040 8081 	bne.w	800307c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d002      	beq.n	8002f86 <HAL_UART_Transmit+0x26>
 8002f80:	88fb      	ldrh	r3, [r7, #6]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e079      	b.n	800307e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d101      	bne.n	8002f98 <HAL_UART_Transmit+0x38>
 8002f94:	2302      	movs	r3, #2
 8002f96:	e072      	b.n	800307e <HAL_UART_Transmit+0x11e>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2221      	movs	r2, #33	; 0x21
 8002faa:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002fac:	f7fd fe86 	bl	8000cbc <HAL_GetTick>
 8002fb0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	88fa      	ldrh	r2, [r7, #6]
 8002fb6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	88fa      	ldrh	r2, [r7, #6]
 8002fbe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fca:	d108      	bne.n	8002fde <HAL_UART_Transmit+0x7e>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d104      	bne.n	8002fde <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	61bb      	str	r3, [r7, #24]
 8002fdc:	e003      	b.n	8002fe6 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8002fee:	e02d      	b.n	800304c <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	2180      	movs	r1, #128	; 0x80
 8002ffa:	68f8      	ldr	r0, [r7, #12]
 8002ffc:	f000 fbb5 	bl	800376a <UART_WaitOnFlagUntilTimeout>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e039      	b.n	800307e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10b      	bne.n	8003028 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	881a      	ldrh	r2, [r3, #0]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800301c:	b292      	uxth	r2, r2
 800301e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	3302      	adds	r3, #2
 8003024:	61bb      	str	r3, [r7, #24]
 8003026:	e008      	b.n	800303a <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	781a      	ldrb	r2, [r3, #0]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	b292      	uxth	r2, r2
 8003032:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	3301      	adds	r3, #1
 8003038:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003040:	b29b      	uxth	r3, r3
 8003042:	3b01      	subs	r3, #1
 8003044:	b29a      	uxth	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003052:	b29b      	uxth	r3, r3
 8003054:	2b00      	cmp	r3, #0
 8003056:	d1cb      	bne.n	8002ff0 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	2200      	movs	r2, #0
 8003060:	2140      	movs	r1, #64	; 0x40
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f000 fb81 	bl	800376a <UART_WaitOnFlagUntilTimeout>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e005      	b.n	800307e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2220      	movs	r2, #32
 8003076:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8003078:	2300      	movs	r3, #0
 800307a:	e000      	b.n	800307e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800307c:	2302      	movs	r3, #2
  }
}
 800307e:	4618      	mov	r0, r3
 8003080:	3720      	adds	r7, #32
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
	...

08003088 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003088:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800308c:	b088      	sub	sp, #32
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003092:	2300      	movs	r3, #0
 8003094:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	689a      	ldr	r2, [r3, #8]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	431a      	orrs	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	695b      	ldr	r3, [r3, #20]
 80030a4:	431a      	orrs	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	4bac      	ldr	r3, [pc, #688]	; (8003368 <UART_SetConfig+0x2e0>)
 80030b6:	4013      	ands	r3, r2
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	6812      	ldr	r2, [r2, #0]
 80030bc:	69f9      	ldr	r1, [r7, #28]
 80030be:	430b      	orrs	r3, r1
 80030c0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	430a      	orrs	r2, r1
 80030d6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4aa2      	ldr	r2, [pc, #648]	; (800336c <UART_SetConfig+0x2e4>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d004      	beq.n	80030f2 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	69fa      	ldr	r2, [r7, #28]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	69fa      	ldr	r2, [r7, #28]
 8003102:	430a      	orrs	r2, r1
 8003104:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a99      	ldr	r2, [pc, #612]	; (8003370 <UART_SetConfig+0x2e8>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d121      	bne.n	8003154 <UART_SetConfig+0xcc>
 8003110:	4b98      	ldr	r3, [pc, #608]	; (8003374 <UART_SetConfig+0x2ec>)
 8003112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003116:	f003 0303 	and.w	r3, r3, #3
 800311a:	2b03      	cmp	r3, #3
 800311c:	d816      	bhi.n	800314c <UART_SetConfig+0xc4>
 800311e:	a201      	add	r2, pc, #4	; (adr r2, 8003124 <UART_SetConfig+0x9c>)
 8003120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003124:	08003135 	.word	0x08003135
 8003128:	08003141 	.word	0x08003141
 800312c:	0800313b 	.word	0x0800313b
 8003130:	08003147 	.word	0x08003147
 8003134:	2301      	movs	r3, #1
 8003136:	76fb      	strb	r3, [r7, #27]
 8003138:	e0e8      	b.n	800330c <UART_SetConfig+0x284>
 800313a:	2302      	movs	r3, #2
 800313c:	76fb      	strb	r3, [r7, #27]
 800313e:	e0e5      	b.n	800330c <UART_SetConfig+0x284>
 8003140:	2304      	movs	r3, #4
 8003142:	76fb      	strb	r3, [r7, #27]
 8003144:	e0e2      	b.n	800330c <UART_SetConfig+0x284>
 8003146:	2308      	movs	r3, #8
 8003148:	76fb      	strb	r3, [r7, #27]
 800314a:	e0df      	b.n	800330c <UART_SetConfig+0x284>
 800314c:	2310      	movs	r3, #16
 800314e:	76fb      	strb	r3, [r7, #27]
 8003150:	bf00      	nop
 8003152:	e0db      	b.n	800330c <UART_SetConfig+0x284>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a87      	ldr	r2, [pc, #540]	; (8003378 <UART_SetConfig+0x2f0>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d134      	bne.n	80031c8 <UART_SetConfig+0x140>
 800315e:	4b85      	ldr	r3, [pc, #532]	; (8003374 <UART_SetConfig+0x2ec>)
 8003160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003164:	f003 030c 	and.w	r3, r3, #12
 8003168:	2b0c      	cmp	r3, #12
 800316a:	d829      	bhi.n	80031c0 <UART_SetConfig+0x138>
 800316c:	a201      	add	r2, pc, #4	; (adr r2, 8003174 <UART_SetConfig+0xec>)
 800316e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003172:	bf00      	nop
 8003174:	080031a9 	.word	0x080031a9
 8003178:	080031c1 	.word	0x080031c1
 800317c:	080031c1 	.word	0x080031c1
 8003180:	080031c1 	.word	0x080031c1
 8003184:	080031b5 	.word	0x080031b5
 8003188:	080031c1 	.word	0x080031c1
 800318c:	080031c1 	.word	0x080031c1
 8003190:	080031c1 	.word	0x080031c1
 8003194:	080031af 	.word	0x080031af
 8003198:	080031c1 	.word	0x080031c1
 800319c:	080031c1 	.word	0x080031c1
 80031a0:	080031c1 	.word	0x080031c1
 80031a4:	080031bb 	.word	0x080031bb
 80031a8:	2300      	movs	r3, #0
 80031aa:	76fb      	strb	r3, [r7, #27]
 80031ac:	e0ae      	b.n	800330c <UART_SetConfig+0x284>
 80031ae:	2302      	movs	r3, #2
 80031b0:	76fb      	strb	r3, [r7, #27]
 80031b2:	e0ab      	b.n	800330c <UART_SetConfig+0x284>
 80031b4:	2304      	movs	r3, #4
 80031b6:	76fb      	strb	r3, [r7, #27]
 80031b8:	e0a8      	b.n	800330c <UART_SetConfig+0x284>
 80031ba:	2308      	movs	r3, #8
 80031bc:	76fb      	strb	r3, [r7, #27]
 80031be:	e0a5      	b.n	800330c <UART_SetConfig+0x284>
 80031c0:	2310      	movs	r3, #16
 80031c2:	76fb      	strb	r3, [r7, #27]
 80031c4:	bf00      	nop
 80031c6:	e0a1      	b.n	800330c <UART_SetConfig+0x284>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a6b      	ldr	r2, [pc, #428]	; (800337c <UART_SetConfig+0x2f4>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d120      	bne.n	8003214 <UART_SetConfig+0x18c>
 80031d2:	4b68      	ldr	r3, [pc, #416]	; (8003374 <UART_SetConfig+0x2ec>)
 80031d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031d8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80031dc:	2b10      	cmp	r3, #16
 80031de:	d00f      	beq.n	8003200 <UART_SetConfig+0x178>
 80031e0:	2b10      	cmp	r3, #16
 80031e2:	d802      	bhi.n	80031ea <UART_SetConfig+0x162>
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d005      	beq.n	80031f4 <UART_SetConfig+0x16c>
 80031e8:	e010      	b.n	800320c <UART_SetConfig+0x184>
 80031ea:	2b20      	cmp	r3, #32
 80031ec:	d005      	beq.n	80031fa <UART_SetConfig+0x172>
 80031ee:	2b30      	cmp	r3, #48	; 0x30
 80031f0:	d009      	beq.n	8003206 <UART_SetConfig+0x17e>
 80031f2:	e00b      	b.n	800320c <UART_SetConfig+0x184>
 80031f4:	2300      	movs	r3, #0
 80031f6:	76fb      	strb	r3, [r7, #27]
 80031f8:	e088      	b.n	800330c <UART_SetConfig+0x284>
 80031fa:	2302      	movs	r3, #2
 80031fc:	76fb      	strb	r3, [r7, #27]
 80031fe:	e085      	b.n	800330c <UART_SetConfig+0x284>
 8003200:	2304      	movs	r3, #4
 8003202:	76fb      	strb	r3, [r7, #27]
 8003204:	e082      	b.n	800330c <UART_SetConfig+0x284>
 8003206:	2308      	movs	r3, #8
 8003208:	76fb      	strb	r3, [r7, #27]
 800320a:	e07f      	b.n	800330c <UART_SetConfig+0x284>
 800320c:	2310      	movs	r3, #16
 800320e:	76fb      	strb	r3, [r7, #27]
 8003210:	bf00      	nop
 8003212:	e07b      	b.n	800330c <UART_SetConfig+0x284>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a59      	ldr	r2, [pc, #356]	; (8003380 <UART_SetConfig+0x2f8>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d120      	bne.n	8003260 <UART_SetConfig+0x1d8>
 800321e:	4b55      	ldr	r3, [pc, #340]	; (8003374 <UART_SetConfig+0x2ec>)
 8003220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003224:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003228:	2b40      	cmp	r3, #64	; 0x40
 800322a:	d00f      	beq.n	800324c <UART_SetConfig+0x1c4>
 800322c:	2b40      	cmp	r3, #64	; 0x40
 800322e:	d802      	bhi.n	8003236 <UART_SetConfig+0x1ae>
 8003230:	2b00      	cmp	r3, #0
 8003232:	d005      	beq.n	8003240 <UART_SetConfig+0x1b8>
 8003234:	e010      	b.n	8003258 <UART_SetConfig+0x1d0>
 8003236:	2b80      	cmp	r3, #128	; 0x80
 8003238:	d005      	beq.n	8003246 <UART_SetConfig+0x1be>
 800323a:	2bc0      	cmp	r3, #192	; 0xc0
 800323c:	d009      	beq.n	8003252 <UART_SetConfig+0x1ca>
 800323e:	e00b      	b.n	8003258 <UART_SetConfig+0x1d0>
 8003240:	2300      	movs	r3, #0
 8003242:	76fb      	strb	r3, [r7, #27]
 8003244:	e062      	b.n	800330c <UART_SetConfig+0x284>
 8003246:	2302      	movs	r3, #2
 8003248:	76fb      	strb	r3, [r7, #27]
 800324a:	e05f      	b.n	800330c <UART_SetConfig+0x284>
 800324c:	2304      	movs	r3, #4
 800324e:	76fb      	strb	r3, [r7, #27]
 8003250:	e05c      	b.n	800330c <UART_SetConfig+0x284>
 8003252:	2308      	movs	r3, #8
 8003254:	76fb      	strb	r3, [r7, #27]
 8003256:	e059      	b.n	800330c <UART_SetConfig+0x284>
 8003258:	2310      	movs	r3, #16
 800325a:	76fb      	strb	r3, [r7, #27]
 800325c:	bf00      	nop
 800325e:	e055      	b.n	800330c <UART_SetConfig+0x284>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a47      	ldr	r2, [pc, #284]	; (8003384 <UART_SetConfig+0x2fc>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d124      	bne.n	80032b4 <UART_SetConfig+0x22c>
 800326a:	4b42      	ldr	r3, [pc, #264]	; (8003374 <UART_SetConfig+0x2ec>)
 800326c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003270:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003274:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003278:	d012      	beq.n	80032a0 <UART_SetConfig+0x218>
 800327a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800327e:	d802      	bhi.n	8003286 <UART_SetConfig+0x1fe>
 8003280:	2b00      	cmp	r3, #0
 8003282:	d007      	beq.n	8003294 <UART_SetConfig+0x20c>
 8003284:	e012      	b.n	80032ac <UART_SetConfig+0x224>
 8003286:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800328a:	d006      	beq.n	800329a <UART_SetConfig+0x212>
 800328c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003290:	d009      	beq.n	80032a6 <UART_SetConfig+0x21e>
 8003292:	e00b      	b.n	80032ac <UART_SetConfig+0x224>
 8003294:	2300      	movs	r3, #0
 8003296:	76fb      	strb	r3, [r7, #27]
 8003298:	e038      	b.n	800330c <UART_SetConfig+0x284>
 800329a:	2302      	movs	r3, #2
 800329c:	76fb      	strb	r3, [r7, #27]
 800329e:	e035      	b.n	800330c <UART_SetConfig+0x284>
 80032a0:	2304      	movs	r3, #4
 80032a2:	76fb      	strb	r3, [r7, #27]
 80032a4:	e032      	b.n	800330c <UART_SetConfig+0x284>
 80032a6:	2308      	movs	r3, #8
 80032a8:	76fb      	strb	r3, [r7, #27]
 80032aa:	e02f      	b.n	800330c <UART_SetConfig+0x284>
 80032ac:	2310      	movs	r3, #16
 80032ae:	76fb      	strb	r3, [r7, #27]
 80032b0:	bf00      	nop
 80032b2:	e02b      	b.n	800330c <UART_SetConfig+0x284>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a2c      	ldr	r2, [pc, #176]	; (800336c <UART_SetConfig+0x2e4>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d124      	bne.n	8003308 <UART_SetConfig+0x280>
 80032be:	4b2d      	ldr	r3, [pc, #180]	; (8003374 <UART_SetConfig+0x2ec>)
 80032c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80032c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032cc:	d012      	beq.n	80032f4 <UART_SetConfig+0x26c>
 80032ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032d2:	d802      	bhi.n	80032da <UART_SetConfig+0x252>
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d007      	beq.n	80032e8 <UART_SetConfig+0x260>
 80032d8:	e012      	b.n	8003300 <UART_SetConfig+0x278>
 80032da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032de:	d006      	beq.n	80032ee <UART_SetConfig+0x266>
 80032e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032e4:	d009      	beq.n	80032fa <UART_SetConfig+0x272>
 80032e6:	e00b      	b.n	8003300 <UART_SetConfig+0x278>
 80032e8:	2300      	movs	r3, #0
 80032ea:	76fb      	strb	r3, [r7, #27]
 80032ec:	e00e      	b.n	800330c <UART_SetConfig+0x284>
 80032ee:	2302      	movs	r3, #2
 80032f0:	76fb      	strb	r3, [r7, #27]
 80032f2:	e00b      	b.n	800330c <UART_SetConfig+0x284>
 80032f4:	2304      	movs	r3, #4
 80032f6:	76fb      	strb	r3, [r7, #27]
 80032f8:	e008      	b.n	800330c <UART_SetConfig+0x284>
 80032fa:	2308      	movs	r3, #8
 80032fc:	76fb      	strb	r3, [r7, #27]
 80032fe:	e005      	b.n	800330c <UART_SetConfig+0x284>
 8003300:	2310      	movs	r3, #16
 8003302:	76fb      	strb	r3, [r7, #27]
 8003304:	bf00      	nop
 8003306:	e001      	b.n	800330c <UART_SetConfig+0x284>
 8003308:	2310      	movs	r3, #16
 800330a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a16      	ldr	r2, [pc, #88]	; (800336c <UART_SetConfig+0x2e4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	f040 8087 	bne.w	8003426 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003318:	7efb      	ldrb	r3, [r7, #27]
 800331a:	2b08      	cmp	r3, #8
 800331c:	d836      	bhi.n	800338c <UART_SetConfig+0x304>
 800331e:	a201      	add	r2, pc, #4	; (adr r2, 8003324 <UART_SetConfig+0x29c>)
 8003320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003324:	08003349 	.word	0x08003349
 8003328:	0800338d 	.word	0x0800338d
 800332c:	08003351 	.word	0x08003351
 8003330:	0800338d 	.word	0x0800338d
 8003334:	08003357 	.word	0x08003357
 8003338:	0800338d 	.word	0x0800338d
 800333c:	0800338d 	.word	0x0800338d
 8003340:	0800338d 	.word	0x0800338d
 8003344:	0800335f 	.word	0x0800335f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003348:	f7fe fd7c 	bl	8001e44 <HAL_RCC_GetPCLK1Freq>
 800334c:	6178      	str	r0, [r7, #20]
        break;
 800334e:	e022      	b.n	8003396 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003350:	4b0d      	ldr	r3, [pc, #52]	; (8003388 <UART_SetConfig+0x300>)
 8003352:	617b      	str	r3, [r7, #20]
        break;
 8003354:	e01f      	b.n	8003396 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003356:	f7fe fcdf 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 800335a:	6178      	str	r0, [r7, #20]
        break;
 800335c:	e01b      	b.n	8003396 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800335e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003362:	617b      	str	r3, [r7, #20]
        break;
 8003364:	e017      	b.n	8003396 <UART_SetConfig+0x30e>
 8003366:	bf00      	nop
 8003368:	efff69f3 	.word	0xefff69f3
 800336c:	40008000 	.word	0x40008000
 8003370:	40013800 	.word	0x40013800
 8003374:	40021000 	.word	0x40021000
 8003378:	40004400 	.word	0x40004400
 800337c:	40004800 	.word	0x40004800
 8003380:	40004c00 	.word	0x40004c00
 8003384:	40005000 	.word	0x40005000
 8003388:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	76bb      	strb	r3, [r7, #26]
        break;
 8003394:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	2b00      	cmp	r3, #0
 800339a:	f000 80f1 	beq.w	8003580 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	4413      	add	r3, r2
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d305      	bcc.n	80033ba <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d902      	bls.n	80033c0 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	76bb      	strb	r3, [r7, #26]
 80033be:	e0df      	b.n	8003580 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	4619      	mov	r1, r3
 80033c4:	f04f 0200 	mov.w	r2, #0
 80033c8:	f04f 0300 	mov.w	r3, #0
 80033cc:	f04f 0400 	mov.w	r4, #0
 80033d0:	0214      	lsls	r4, r2, #8
 80033d2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80033d6:	020b      	lsls	r3, r1, #8
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	6852      	ldr	r2, [r2, #4]
 80033dc:	0852      	lsrs	r2, r2, #1
 80033de:	4611      	mov	r1, r2
 80033e0:	f04f 0200 	mov.w	r2, #0
 80033e4:	eb13 0b01 	adds.w	fp, r3, r1
 80033e8:	eb44 0c02 	adc.w	ip, r4, r2
 80033ec:	4658      	mov	r0, fp
 80033ee:	4661      	mov	r1, ip
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f04f 0400 	mov.w	r4, #0
 80033f8:	461a      	mov	r2, r3
 80033fa:	4623      	mov	r3, r4
 80033fc:	f7fc ff38 	bl	8000270 <__aeabi_uldivmod>
 8003400:	4603      	mov	r3, r0
 8003402:	460c      	mov	r4, r1
 8003404:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800340c:	d308      	bcc.n	8003420 <UART_SetConfig+0x398>
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003414:	d204      	bcs.n	8003420 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	60da      	str	r2, [r3, #12]
 800341e:	e0af      	b.n	8003580 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	76bb      	strb	r3, [r7, #26]
 8003424:	e0ac      	b.n	8003580 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800342e:	d15b      	bne.n	80034e8 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8003430:	7efb      	ldrb	r3, [r7, #27]
 8003432:	2b08      	cmp	r3, #8
 8003434:	d827      	bhi.n	8003486 <UART_SetConfig+0x3fe>
 8003436:	a201      	add	r2, pc, #4	; (adr r2, 800343c <UART_SetConfig+0x3b4>)
 8003438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343c:	08003461 	.word	0x08003461
 8003440:	08003469 	.word	0x08003469
 8003444:	08003471 	.word	0x08003471
 8003448:	08003487 	.word	0x08003487
 800344c:	08003477 	.word	0x08003477
 8003450:	08003487 	.word	0x08003487
 8003454:	08003487 	.word	0x08003487
 8003458:	08003487 	.word	0x08003487
 800345c:	0800347f 	.word	0x0800347f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003460:	f7fe fcf0 	bl	8001e44 <HAL_RCC_GetPCLK1Freq>
 8003464:	6178      	str	r0, [r7, #20]
        break;
 8003466:	e013      	b.n	8003490 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003468:	f7fe fd02 	bl	8001e70 <HAL_RCC_GetPCLK2Freq>
 800346c:	6178      	str	r0, [r7, #20]
        break;
 800346e:	e00f      	b.n	8003490 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003470:	4b49      	ldr	r3, [pc, #292]	; (8003598 <UART_SetConfig+0x510>)
 8003472:	617b      	str	r3, [r7, #20]
        break;
 8003474:	e00c      	b.n	8003490 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003476:	f7fe fc4f 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 800347a:	6178      	str	r0, [r7, #20]
        break;
 800347c:	e008      	b.n	8003490 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800347e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003482:	617b      	str	r3, [r7, #20]
        break;
 8003484:	e004      	b.n	8003490 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003486:	2300      	movs	r3, #0
 8003488:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	76bb      	strb	r3, [r7, #26]
        break;
 800348e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d074      	beq.n	8003580 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	005a      	lsls	r2, r3, #1
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	085b      	lsrs	r3, r3, #1
 80034a0:	441a      	add	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	2b0f      	cmp	r3, #15
 80034b2:	d916      	bls.n	80034e2 <UART_SetConfig+0x45a>
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034ba:	d212      	bcs.n	80034e2 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	b29b      	uxth	r3, r3
 80034c0:	f023 030f 	bic.w	r3, r3, #15
 80034c4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	085b      	lsrs	r3, r3, #1
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	89fb      	ldrh	r3, [r7, #14]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	89fa      	ldrh	r2, [r7, #14]
 80034de:	60da      	str	r2, [r3, #12]
 80034e0:	e04e      	b.n	8003580 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	76bb      	strb	r3, [r7, #26]
 80034e6:	e04b      	b.n	8003580 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80034e8:	7efb      	ldrb	r3, [r7, #27]
 80034ea:	2b08      	cmp	r3, #8
 80034ec:	d827      	bhi.n	800353e <UART_SetConfig+0x4b6>
 80034ee:	a201      	add	r2, pc, #4	; (adr r2, 80034f4 <UART_SetConfig+0x46c>)
 80034f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f4:	08003519 	.word	0x08003519
 80034f8:	08003521 	.word	0x08003521
 80034fc:	08003529 	.word	0x08003529
 8003500:	0800353f 	.word	0x0800353f
 8003504:	0800352f 	.word	0x0800352f
 8003508:	0800353f 	.word	0x0800353f
 800350c:	0800353f 	.word	0x0800353f
 8003510:	0800353f 	.word	0x0800353f
 8003514:	08003537 	.word	0x08003537
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003518:	f7fe fc94 	bl	8001e44 <HAL_RCC_GetPCLK1Freq>
 800351c:	6178      	str	r0, [r7, #20]
        break;
 800351e:	e013      	b.n	8003548 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003520:	f7fe fca6 	bl	8001e70 <HAL_RCC_GetPCLK2Freq>
 8003524:	6178      	str	r0, [r7, #20]
        break;
 8003526:	e00f      	b.n	8003548 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003528:	4b1b      	ldr	r3, [pc, #108]	; (8003598 <UART_SetConfig+0x510>)
 800352a:	617b      	str	r3, [r7, #20]
        break;
 800352c:	e00c      	b.n	8003548 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800352e:	f7fe fbf3 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 8003532:	6178      	str	r0, [r7, #20]
        break;
 8003534:	e008      	b.n	8003548 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003536:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800353a:	617b      	str	r3, [r7, #20]
        break;
 800353c:	e004      	b.n	8003548 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800353e:	2300      	movs	r3, #0
 8003540:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	76bb      	strb	r3, [r7, #26]
        break;
 8003546:	bf00      	nop
    }

    if (pclk != 0U)
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d018      	beq.n	8003580 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	085a      	lsrs	r2, r3, #1
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	441a      	add	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003560:	b29b      	uxth	r3, r3
 8003562:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	2b0f      	cmp	r3, #15
 8003568:	d908      	bls.n	800357c <UART_SetConfig+0x4f4>
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003570:	d204      	bcs.n	800357c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	60da      	str	r2, [r3, #12]
 800357a:	e001      	b.n	8003580 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800358c:	7ebb      	ldrb	r3, [r7, #26]
}
 800358e:	4618      	mov	r0, r3
 8003590:	3720      	adds	r7, #32
 8003592:	46bd      	mov	sp, r7
 8003594:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003598:	00f42400 	.word	0x00f42400

0800359c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00a      	beq.n	80035c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00a      	beq.n	80035e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00a      	beq.n	800360a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	430a      	orrs	r2, r1
 8003608:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360e:	f003 0308 	and.w	r3, r3, #8
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00a      	beq.n	800362c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	430a      	orrs	r2, r1
 800362a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003630:	f003 0310 	and.w	r3, r3, #16
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00a      	beq.n	800364e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	430a      	orrs	r2, r1
 800364c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003652:	f003 0320 	and.w	r3, r3, #32
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00a      	beq.n	8003670 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003678:	2b00      	cmp	r3, #0
 800367a:	d01a      	beq.n	80036b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003696:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800369a:	d10a      	bne.n	80036b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d00a      	beq.n	80036d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	430a      	orrs	r2, r1
 80036d2:	605a      	str	r2, [r3, #4]
  }
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b086      	sub	sp, #24
 80036e4:	af02      	add	r7, sp, #8
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80036ee:	f7fd fae5 	bl	8000cbc <HAL_GetTick>
 80036f2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0308 	and.w	r3, r3, #8
 80036fe:	2b08      	cmp	r3, #8
 8003700:	d10e      	bne.n	8003720 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003702:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f000 f82a 	bl	800376a <UART_WaitOnFlagUntilTimeout>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d001      	beq.n	8003720 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e020      	b.n	8003762 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0304 	and.w	r3, r3, #4
 800372a:	2b04      	cmp	r3, #4
 800372c:	d10e      	bne.n	800374c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800372e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2200      	movs	r2, #0
 8003738:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 f814 	bl	800376a <UART_WaitOnFlagUntilTimeout>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e00a      	b.n	8003762 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2220      	movs	r2, #32
 8003750:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2220      	movs	r2, #32
 8003756:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3710      	adds	r7, #16
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}

0800376a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b084      	sub	sp, #16
 800376e:	af00      	add	r7, sp, #0
 8003770:	60f8      	str	r0, [r7, #12]
 8003772:	60b9      	str	r1, [r7, #8]
 8003774:	603b      	str	r3, [r7, #0]
 8003776:	4613      	mov	r3, r2
 8003778:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800377a:	e05d      	b.n	8003838 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003782:	d059      	beq.n	8003838 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003784:	f7fd fa9a 	bl	8000cbc <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	429a      	cmp	r2, r3
 8003792:	d302      	bcc.n	800379a <UART_WaitOnFlagUntilTimeout+0x30>
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d11b      	bne.n	80037d2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80037a8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f022 0201 	bic.w	r2, r2, #1
 80037b8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2220      	movs	r2, #32
 80037be:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2220      	movs	r2, #32
 80037c4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e042      	b.n	8003858 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0304 	and.w	r3, r3, #4
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d02b      	beq.n	8003838 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	69db      	ldr	r3, [r3, #28]
 80037e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037ee:	d123      	bne.n	8003838 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037f8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003808:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f022 0201 	bic.w	r2, r2, #1
 8003818:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2220      	movs	r2, #32
 800381e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2220      	movs	r2, #32
 8003824:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2220      	movs	r2, #32
 800382a:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e00f      	b.n	8003858 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	69da      	ldr	r2, [r3, #28]
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	4013      	ands	r3, r2
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	429a      	cmp	r2, r3
 8003846:	bf0c      	ite	eq
 8003848:	2301      	moveq	r3, #1
 800384a:	2300      	movne	r3, #0
 800384c:	b2db      	uxtb	r3, r3
 800384e:	461a      	mov	r2, r3
 8003850:	79fb      	ldrb	r3, [r7, #7]
 8003852:	429a      	cmp	r2, r3
 8003854:	d092      	beq.n	800377c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8003864:	bf00      	nop
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
	...

08003870 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003876:	f3ef 8305 	mrs	r3, IPSR
 800387a:	60bb      	str	r3, [r7, #8]
  return(result);
 800387c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800387e:	2b00      	cmp	r3, #0
 8003880:	d10f      	bne.n	80038a2 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003882:	f3ef 8310 	mrs	r3, PRIMASK
 8003886:	607b      	str	r3, [r7, #4]
  return(result);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d105      	bne.n	800389a <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800388e:	f3ef 8311 	mrs	r3, BASEPRI
 8003892:	603b      	str	r3, [r7, #0]
  return(result);
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d007      	beq.n	80038aa <osKernelInitialize+0x3a>
 800389a:	4b0e      	ldr	r3, [pc, #56]	; (80038d4 <osKernelInitialize+0x64>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d103      	bne.n	80038aa <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80038a2:	f06f 0305 	mvn.w	r3, #5
 80038a6:	60fb      	str	r3, [r7, #12]
 80038a8:	e00c      	b.n	80038c4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80038aa:	4b0a      	ldr	r3, [pc, #40]	; (80038d4 <osKernelInitialize+0x64>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d105      	bne.n	80038be <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80038b2:	4b08      	ldr	r3, [pc, #32]	; (80038d4 <osKernelInitialize+0x64>)
 80038b4:	2201      	movs	r2, #1
 80038b6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80038b8:	2300      	movs	r3, #0
 80038ba:	60fb      	str	r3, [r7, #12]
 80038bc:	e002      	b.n	80038c4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80038be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80038c2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80038c4:	68fb      	ldr	r3, [r7, #12]
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	20000094 	.word	0x20000094

080038d8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038de:	f3ef 8305 	mrs	r3, IPSR
 80038e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80038e4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d10f      	bne.n	800390a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038ea:	f3ef 8310 	mrs	r3, PRIMASK
 80038ee:	607b      	str	r3, [r7, #4]
  return(result);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d105      	bne.n	8003902 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80038f6:	f3ef 8311 	mrs	r3, BASEPRI
 80038fa:	603b      	str	r3, [r7, #0]
  return(result);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d007      	beq.n	8003912 <osKernelStart+0x3a>
 8003902:	4b0f      	ldr	r3, [pc, #60]	; (8003940 <osKernelStart+0x68>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2b02      	cmp	r3, #2
 8003908:	d103      	bne.n	8003912 <osKernelStart+0x3a>
    stat = osErrorISR;
 800390a:	f06f 0305 	mvn.w	r3, #5
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	e010      	b.n	8003934 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003912:	4b0b      	ldr	r3, [pc, #44]	; (8003940 <osKernelStart+0x68>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d109      	bne.n	800392e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800391a:	f7ff ffa1 	bl	8003860 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800391e:	4b08      	ldr	r3, [pc, #32]	; (8003940 <osKernelStart+0x68>)
 8003920:	2202      	movs	r2, #2
 8003922:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003924:	f001 fc84 	bl	8005230 <vTaskStartScheduler>
      stat = osOK;
 8003928:	2300      	movs	r3, #0
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	e002      	b.n	8003934 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800392e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003932:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003934:	68fb      	ldr	r3, [r7, #12]
}
 8003936:	4618      	mov	r0, r3
 8003938:	3710      	adds	r7, #16
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	20000094 	.word	0x20000094

08003944 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003944:	b580      	push	{r7, lr}
 8003946:	b090      	sub	sp, #64	; 0x40
 8003948:	af04      	add	r7, sp, #16
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003950:	2300      	movs	r3, #0
 8003952:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003954:	f3ef 8305 	mrs	r3, IPSR
 8003958:	61fb      	str	r3, [r7, #28]
  return(result);
 800395a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800395c:	2b00      	cmp	r3, #0
 800395e:	f040 808f 	bne.w	8003a80 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003962:	f3ef 8310 	mrs	r3, PRIMASK
 8003966:	61bb      	str	r3, [r7, #24]
  return(result);
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d105      	bne.n	800397a <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800396e:	f3ef 8311 	mrs	r3, BASEPRI
 8003972:	617b      	str	r3, [r7, #20]
  return(result);
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d003      	beq.n	8003982 <osThreadNew+0x3e>
 800397a:	4b44      	ldr	r3, [pc, #272]	; (8003a8c <osThreadNew+0x148>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2b02      	cmp	r3, #2
 8003980:	d07e      	beq.n	8003a80 <osThreadNew+0x13c>
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d07b      	beq.n	8003a80 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8003988:	2380      	movs	r3, #128	; 0x80
 800398a:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800398c:	2318      	movs	r3, #24
 800398e:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8003990:	2300      	movs	r3, #0
 8003992:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8003994:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003998:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d045      	beq.n	8003a2c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d002      	beq.n	80039ae <osThreadNew+0x6a>
        name = attr->name;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d002      	beq.n	80039bc <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80039bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d008      	beq.n	80039d4 <osThreadNew+0x90>
 80039c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c4:	2b38      	cmp	r3, #56	; 0x38
 80039c6:	d805      	bhi.n	80039d4 <osThreadNew+0x90>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d001      	beq.n	80039d8 <osThreadNew+0x94>
        return (NULL);
 80039d4:	2300      	movs	r3, #0
 80039d6:	e054      	b.n	8003a82 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	695b      	ldr	r3, [r3, #20]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	089b      	lsrs	r3, r3, #2
 80039e6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00e      	beq.n	8003a0e <osThreadNew+0xca>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	2b5b      	cmp	r3, #91	; 0x5b
 80039f6:	d90a      	bls.n	8003a0e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d006      	beq.n	8003a0e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d002      	beq.n	8003a0e <osThreadNew+0xca>
        mem = 1;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	623b      	str	r3, [r7, #32]
 8003a0c:	e010      	b.n	8003a30 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d10c      	bne.n	8003a30 <osThreadNew+0xec>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d108      	bne.n	8003a30 <osThreadNew+0xec>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d104      	bne.n	8003a30 <osThreadNew+0xec>
          mem = 0;
 8003a26:	2300      	movs	r3, #0
 8003a28:	623b      	str	r3, [r7, #32]
 8003a2a:	e001      	b.n	8003a30 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8003a30:	6a3b      	ldr	r3, [r7, #32]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d110      	bne.n	8003a58 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a3e:	9202      	str	r2, [sp, #8]
 8003a40:	9301      	str	r3, [sp, #4]
 8003a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a44:	9300      	str	r3, [sp, #0]
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a4c:	68f8      	ldr	r0, [r7, #12]
 8003a4e:	f001 fa51 	bl	8004ef4 <xTaskCreateStatic>
 8003a52:	4603      	mov	r3, r0
 8003a54:	613b      	str	r3, [r7, #16]
 8003a56:	e013      	b.n	8003a80 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d110      	bne.n	8003a80 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	f107 0310 	add.w	r3, r7, #16
 8003a66:	9301      	str	r3, [sp, #4]
 8003a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f001 fa99 	bl	8004fa8 <xTaskCreate>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d001      	beq.n	8003a80 <osThreadNew+0x13c>
          hTask = NULL;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003a80:	693b      	ldr	r3, [r7, #16]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3730      	adds	r7, #48	; 0x30
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	20000094 	.word	0x20000094

08003a90 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b08c      	sub	sp, #48	; 0x30
 8003a94:	af02      	add	r7, sp, #8
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003aa0:	f3ef 8305 	mrs	r3, IPSR
 8003aa4:	61bb      	str	r3, [r7, #24]
  return(result);
 8003aa6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	f040 8087 	bne.w	8003bbc <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aae:	f3ef 8310 	mrs	r3, PRIMASK
 8003ab2:	617b      	str	r3, [r7, #20]
  return(result);
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d105      	bne.n	8003ac6 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003aba:	f3ef 8311 	mrs	r3, BASEPRI
 8003abe:	613b      	str	r3, [r7, #16]
  return(result);
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d003      	beq.n	8003ace <osSemaphoreNew+0x3e>
 8003ac6:	4b40      	ldr	r3, [pc, #256]	; (8003bc8 <osSemaphoreNew+0x138>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d076      	beq.n	8003bbc <osSemaphoreNew+0x12c>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d073      	beq.n	8003bbc <osSemaphoreNew+0x12c>
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d86f      	bhi.n	8003bbc <osSemaphoreNew+0x12c>
    mem = -1;
 8003adc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ae0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d015      	beq.n	8003b14 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d006      	beq.n	8003afe <osSemaphoreNew+0x6e>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	2b4f      	cmp	r3, #79	; 0x4f
 8003af6:	d902      	bls.n	8003afe <osSemaphoreNew+0x6e>
        mem = 1;
 8003af8:	2301      	movs	r3, #1
 8003afa:	623b      	str	r3, [r7, #32]
 8003afc:	e00c      	b.n	8003b18 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d108      	bne.n	8003b18 <osSemaphoreNew+0x88>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d104      	bne.n	8003b18 <osSemaphoreNew+0x88>
          mem = 0;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	623b      	str	r3, [r7, #32]
 8003b12:	e001      	b.n	8003b18 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8003b14:	2300      	movs	r3, #0
 8003b16:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8003b18:	6a3b      	ldr	r3, [r7, #32]
 8003b1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b1e:	d04d      	beq.n	8003bbc <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d129      	bne.n	8003b7a <osSemaphoreNew+0xea>
        if (mem == 1) {
 8003b26:	6a3b      	ldr	r3, [r7, #32]
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d10b      	bne.n	8003b44 <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689a      	ldr	r2, [r3, #8]
 8003b30:	2303      	movs	r3, #3
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	4613      	mov	r3, r2
 8003b36:	2200      	movs	r2, #0
 8003b38:	2100      	movs	r1, #0
 8003b3a:	2001      	movs	r0, #1
 8003b3c:	f000 fa54 	bl	8003fe8 <xQueueGenericCreateStatic>
 8003b40:	6278      	str	r0, [r7, #36]	; 0x24
 8003b42:	e005      	b.n	8003b50 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8003b44:	2203      	movs	r2, #3
 8003b46:	2100      	movs	r1, #0
 8003b48:	2001      	movs	r0, #1
 8003b4a:	f000 fac0 	bl	80040ce <xQueueGenericCreate>
 8003b4e:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8003b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d022      	beq.n	8003b9c <osSemaphoreNew+0x10c>
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d01f      	beq.n	8003b9c <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	2200      	movs	r2, #0
 8003b60:	2100      	movs	r1, #0
 8003b62:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b64:	f000 fb7c 	bl	8004260 <xQueueGenericSend>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d016      	beq.n	8003b9c <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 8003b6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b70:	f000 ffef 	bl	8004b52 <vQueueDelete>
            hSemaphore = NULL;
 8003b74:	2300      	movs	r3, #0
 8003b76:	627b      	str	r3, [r7, #36]	; 0x24
 8003b78:	e010      	b.n	8003b9c <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 8003b7a:	6a3b      	ldr	r3, [r7, #32]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d108      	bne.n	8003b92 <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	461a      	mov	r2, r3
 8003b86:	68b9      	ldr	r1, [r7, #8]
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f000 fb02 	bl	8004192 <xQueueCreateCountingSemaphoreStatic>
 8003b8e:	6278      	str	r0, [r7, #36]	; 0x24
 8003b90:	e004      	b.n	8003b9c <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8003b92:	68b9      	ldr	r1, [r7, #8]
 8003b94:	68f8      	ldr	r0, [r7, #12]
 8003b96:	f000 fb31 	bl	80041fc <xQueueCreateCountingSemaphore>
 8003b9a:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8003b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00c      	beq.n	8003bbc <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d003      	beq.n	8003bb0 <osSemaphoreNew+0x120>
          name = attr->name;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	61fb      	str	r3, [r7, #28]
 8003bae:	e001      	b.n	8003bb4 <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8003bb4:	69f9      	ldr	r1, [r7, #28]
 8003bb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003bb8:	f001 f916 	bl	8004de8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8003bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3728      	adds	r7, #40	; 0x28
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	20000094 	.word	0x20000094

08003bcc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b088      	sub	sp, #32
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d103      	bne.n	8003bec <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8003be4:	f06f 0303 	mvn.w	r3, #3
 8003be8:	61fb      	str	r3, [r7, #28]
 8003bea:	e04b      	b.n	8003c84 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bec:	f3ef 8305 	mrs	r3, IPSR
 8003bf0:	617b      	str	r3, [r7, #20]
  return(result);
 8003bf2:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10f      	bne.n	8003c18 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bf8:	f3ef 8310 	mrs	r3, PRIMASK
 8003bfc:	613b      	str	r3, [r7, #16]
  return(result);
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d105      	bne.n	8003c10 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003c04:	f3ef 8311 	mrs	r3, BASEPRI
 8003c08:	60fb      	str	r3, [r7, #12]
  return(result);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d026      	beq.n	8003c5e <osSemaphoreAcquire+0x92>
 8003c10:	4b1f      	ldr	r3, [pc, #124]	; (8003c90 <osSemaphoreAcquire+0xc4>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d122      	bne.n	8003c5e <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8003c1e:	f06f 0303 	mvn.w	r3, #3
 8003c22:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8003c24:	e02d      	b.n	8003c82 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8003c26:	2300      	movs	r3, #0
 8003c28:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8003c2a:	f107 0308 	add.w	r3, r7, #8
 8003c2e:	461a      	mov	r2, r3
 8003c30:	2100      	movs	r1, #0
 8003c32:	69b8      	ldr	r0, [r7, #24]
 8003c34:	f000 ff10 	bl	8004a58 <xQueueReceiveFromISR>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d003      	beq.n	8003c46 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8003c3e:	f06f 0302 	mvn.w	r3, #2
 8003c42:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8003c44:	e01d      	b.n	8003c82 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d01a      	beq.n	8003c82 <osSemaphoreAcquire+0xb6>
 8003c4c:	4b11      	ldr	r3, [pc, #68]	; (8003c94 <osSemaphoreAcquire+0xc8>)
 8003c4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	f3bf 8f4f 	dsb	sy
 8003c58:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8003c5c:	e011      	b.n	8003c82 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8003c5e:	6839      	ldr	r1, [r7, #0]
 8003c60:	69b8      	ldr	r0, [r7, #24]
 8003c62:	f000 fdf1 	bl	8004848 <xQueueSemaphoreTake>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d00b      	beq.n	8003c84 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d003      	beq.n	8003c7a <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8003c72:	f06f 0301 	mvn.w	r3, #1
 8003c76:	61fb      	str	r3, [r7, #28]
 8003c78:	e004      	b.n	8003c84 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8003c7a:	f06f 0302 	mvn.w	r3, #2
 8003c7e:	61fb      	str	r3, [r7, #28]
 8003c80:	e000      	b.n	8003c84 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8003c82:	bf00      	nop
      }
    }
  }

  return (stat);
 8003c84:	69fb      	ldr	r3, [r7, #28]
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3720      	adds	r7, #32
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	20000094 	.word	0x20000094
 8003c94:	e000ed04 	.word	0xe000ed04

08003c98 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b088      	sub	sp, #32
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d103      	bne.n	8003cb6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8003cae:	f06f 0303 	mvn.w	r3, #3
 8003cb2:	61fb      	str	r3, [r7, #28]
 8003cb4:	e03e      	b.n	8003d34 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003cb6:	f3ef 8305 	mrs	r3, IPSR
 8003cba:	617b      	str	r3, [r7, #20]
  return(result);
 8003cbc:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d10f      	bne.n	8003ce2 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cc2:	f3ef 8310 	mrs	r3, PRIMASK
 8003cc6:	613b      	str	r3, [r7, #16]
  return(result);
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d105      	bne.n	8003cda <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003cce:	f3ef 8311 	mrs	r3, BASEPRI
 8003cd2:	60fb      	str	r3, [r7, #12]
  return(result);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d01e      	beq.n	8003d18 <osSemaphoreRelease+0x80>
 8003cda:	4b19      	ldr	r3, [pc, #100]	; (8003d40 <osSemaphoreRelease+0xa8>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d11a      	bne.n	8003d18 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8003ce6:	f107 0308 	add.w	r3, r7, #8
 8003cea:	4619      	mov	r1, r3
 8003cec:	69b8      	ldr	r0, [r7, #24]
 8003cee:	f000 fc45 	bl	800457c <xQueueGiveFromISR>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d003      	beq.n	8003d00 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8003cf8:	f06f 0302 	mvn.w	r3, #2
 8003cfc:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8003cfe:	e018      	b.n	8003d32 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d015      	beq.n	8003d32 <osSemaphoreRelease+0x9a>
 8003d06:	4b0f      	ldr	r3, [pc, #60]	; (8003d44 <osSemaphoreRelease+0xac>)
 8003d08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	f3bf 8f4f 	dsb	sy
 8003d12:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8003d16:	e00c      	b.n	8003d32 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8003d18:	2300      	movs	r3, #0
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	69b8      	ldr	r0, [r7, #24]
 8003d20:	f000 fa9e 	bl	8004260 <xQueueGenericSend>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d004      	beq.n	8003d34 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8003d2a:	f06f 0302 	mvn.w	r3, #2
 8003d2e:	61fb      	str	r3, [r7, #28]
 8003d30:	e000      	b.n	8003d34 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8003d32:	bf00      	nop
    }
  }

  return (stat);
 8003d34:	69fb      	ldr	r3, [r7, #28]
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3720      	adds	r7, #32
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	20000094 	.word	0x20000094
 8003d44:	e000ed04 	.word	0xe000ed04

08003d48 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003d48:	b480      	push	{r7}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	4a07      	ldr	r2, [pc, #28]	; (8003d74 <vApplicationGetIdleTaskMemory+0x2c>)
 8003d58:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	4a06      	ldr	r2, [pc, #24]	; (8003d78 <vApplicationGetIdleTaskMemory+0x30>)
 8003d5e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2280      	movs	r2, #128	; 0x80
 8003d64:	601a      	str	r2, [r3, #0]
}
 8003d66:	bf00      	nop
 8003d68:	3714      	adds	r7, #20
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	20000098 	.word	0x20000098
 8003d78:	200000f4 	.word	0x200000f4

08003d7c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	4a07      	ldr	r2, [pc, #28]	; (8003da8 <vApplicationGetTimerTaskMemory+0x2c>)
 8003d8c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	4a06      	ldr	r2, [pc, #24]	; (8003dac <vApplicationGetTimerTaskMemory+0x30>)
 8003d92:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d9a:	601a      	str	r2, [r3, #0]
}
 8003d9c:	bf00      	nop
 8003d9e:	3714      	adds	r7, #20
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr
 8003da8:	200002f4 	.word	0x200002f4
 8003dac:	20000350 	.word	0x20000350

08003db0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f103 0208 	add.w	r2, r3, #8
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003dc8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f103 0208 	add.w	r2, r3, #8
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f103 0208 	add.w	r2, r3, #8
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003dfe:	bf00      	nop
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr

08003e0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e0a:	b480      	push	{r7}
 8003e0c:	b085      	sub	sp, #20
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
 8003e12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	683a      	ldr	r2, [r7, #0]
 8003e2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	1c5a      	adds	r2, r3, #1
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	601a      	str	r2, [r3, #0]
}
 8003e46:	bf00      	nop
 8003e48:	3714      	adds	r7, #20
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e52:	b480      	push	{r7}
 8003e54:	b085      	sub	sp, #20
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
 8003e5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e68:	d103      	bne.n	8003e72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	60fb      	str	r3, [r7, #12]
 8003e70:	e00c      	b.n	8003e8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	3308      	adds	r3, #8
 8003e76:	60fb      	str	r3, [r7, #12]
 8003e78:	e002      	b.n	8003e80 <vListInsert+0x2e>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	60fb      	str	r3, [r7, #12]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68ba      	ldr	r2, [r7, #8]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d2f6      	bcs.n	8003e7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	685a      	ldr	r2, [r3, #4]
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	683a      	ldr	r2, [r7, #0]
 8003e9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	1c5a      	adds	r2, r3, #1
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	601a      	str	r2, [r3, #0]
}
 8003eb8:	bf00      	nop
 8003eba:	3714      	adds	r7, #20
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	6892      	ldr	r2, [r2, #8]
 8003eda:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	6852      	ldr	r2, [r2, #4]
 8003ee4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d103      	bne.n	8003ef8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689a      	ldr	r2, [r3, #8]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	1e5a      	subs	r2, r3, #1
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3714      	adds	r7, #20
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d109      	bne.n	8003f40 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f30:	f383 8811 	msr	BASEPRI, r3
 8003f34:	f3bf 8f6f 	isb	sy
 8003f38:	f3bf 8f4f 	dsb	sy
 8003f3c:	60bb      	str	r3, [r7, #8]
 8003f3e:	e7fe      	b.n	8003f3e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8003f40:	f002 fbf4 	bl	800672c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f4c:	68f9      	ldr	r1, [r7, #12]
 8003f4e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003f50:	fb01 f303 	mul.w	r3, r1, r3
 8003f54:	441a      	add	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f70:	3b01      	subs	r3, #1
 8003f72:	68f9      	ldr	r1, [r7, #12]
 8003f74:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003f76:	fb01 f303 	mul.w	r3, r1, r3
 8003f7a:	441a      	add	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	22ff      	movs	r2, #255	; 0xff
 8003f84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	22ff      	movs	r2, #255	; 0xff
 8003f8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d114      	bne.n	8003fc0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d01a      	beq.n	8003fd4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	3310      	adds	r3, #16
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f001 fbc4 	bl	8005730 <xTaskRemoveFromEventList>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d012      	beq.n	8003fd4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003fae:	4b0d      	ldr	r3, [pc, #52]	; (8003fe4 <xQueueGenericReset+0xcc>)
 8003fb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fb4:	601a      	str	r2, [r3, #0]
 8003fb6:	f3bf 8f4f 	dsb	sy
 8003fba:	f3bf 8f6f 	isb	sy
 8003fbe:	e009      	b.n	8003fd4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	3310      	adds	r3, #16
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7ff fef3 	bl	8003db0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	3324      	adds	r3, #36	; 0x24
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7ff feee 	bl	8003db0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003fd4:	f002 fbd8 	bl	8006788 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003fd8:	2301      	movs	r3, #1
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	e000ed04 	.word	0xe000ed04

08003fe8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b08e      	sub	sp, #56	; 0x38
 8003fec:	af02      	add	r7, sp, #8
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
 8003ff4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d109      	bne.n	8004010 <xQueueGenericCreateStatic+0x28>
 8003ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004000:	f383 8811 	msr	BASEPRI, r3
 8004004:	f3bf 8f6f 	isb	sy
 8004008:	f3bf 8f4f 	dsb	sy
 800400c:	62bb      	str	r3, [r7, #40]	; 0x28
 800400e:	e7fe      	b.n	800400e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d109      	bne.n	800402a <xQueueGenericCreateStatic+0x42>
 8004016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800401a:	f383 8811 	msr	BASEPRI, r3
 800401e:	f3bf 8f6f 	isb	sy
 8004022:	f3bf 8f4f 	dsb	sy
 8004026:	627b      	str	r3, [r7, #36]	; 0x24
 8004028:	e7fe      	b.n	8004028 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d002      	beq.n	8004036 <xQueueGenericCreateStatic+0x4e>
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d001      	beq.n	800403a <xQueueGenericCreateStatic+0x52>
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <xQueueGenericCreateStatic+0x54>
 800403a:	2300      	movs	r3, #0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d109      	bne.n	8004054 <xQueueGenericCreateStatic+0x6c>
 8004040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004044:	f383 8811 	msr	BASEPRI, r3
 8004048:	f3bf 8f6f 	isb	sy
 800404c:	f3bf 8f4f 	dsb	sy
 8004050:	623b      	str	r3, [r7, #32]
 8004052:	e7fe      	b.n	8004052 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d102      	bne.n	8004060 <xQueueGenericCreateStatic+0x78>
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d101      	bne.n	8004064 <xQueueGenericCreateStatic+0x7c>
 8004060:	2301      	movs	r3, #1
 8004062:	e000      	b.n	8004066 <xQueueGenericCreateStatic+0x7e>
 8004064:	2300      	movs	r3, #0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d109      	bne.n	800407e <xQueueGenericCreateStatic+0x96>
 800406a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800406e:	f383 8811 	msr	BASEPRI, r3
 8004072:	f3bf 8f6f 	isb	sy
 8004076:	f3bf 8f4f 	dsb	sy
 800407a:	61fb      	str	r3, [r7, #28]
 800407c:	e7fe      	b.n	800407c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800407e:	2350      	movs	r3, #80	; 0x50
 8004080:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	2b50      	cmp	r3, #80	; 0x50
 8004086:	d009      	beq.n	800409c <xQueueGenericCreateStatic+0xb4>
 8004088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800408c:	f383 8811 	msr	BASEPRI, r3
 8004090:	f3bf 8f6f 	isb	sy
 8004094:	f3bf 8f4f 	dsb	sy
 8004098:	61bb      	str	r3, [r7, #24]
 800409a:	e7fe      	b.n	800409a <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800409c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80040a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00d      	beq.n	80040c4 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80040a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80040b0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80040b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040b6:	9300      	str	r3, [sp, #0]
 80040b8:	4613      	mov	r3, r2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	68b9      	ldr	r1, [r7, #8]
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f000 f844 	bl	800414c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80040c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3730      	adds	r7, #48	; 0x30
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b08a      	sub	sp, #40	; 0x28
 80040d2:	af02      	add	r7, sp, #8
 80040d4:	60f8      	str	r0, [r7, #12]
 80040d6:	60b9      	str	r1, [r7, #8]
 80040d8:	4613      	mov	r3, r2
 80040da:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d109      	bne.n	80040f6 <xQueueGenericCreate+0x28>
 80040e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e6:	f383 8811 	msr	BASEPRI, r3
 80040ea:	f3bf 8f6f 	isb	sy
 80040ee:	f3bf 8f4f 	dsb	sy
 80040f2:	613b      	str	r3, [r7, #16]
 80040f4:	e7fe      	b.n	80040f4 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d102      	bne.n	8004102 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80040fc:	2300      	movs	r3, #0
 80040fe:	61fb      	str	r3, [r7, #28]
 8004100:	e004      	b.n	800410c <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	68ba      	ldr	r2, [r7, #8]
 8004106:	fb02 f303 	mul.w	r3, r2, r3
 800410a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	3350      	adds	r3, #80	; 0x50
 8004110:	4618      	mov	r0, r3
 8004112:	f002 fc25 	bl	8006960 <pvPortMalloc>
 8004116:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d011      	beq.n	8004142 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	3350      	adds	r3, #80	; 0x50
 8004126:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004130:	79fa      	ldrb	r2, [r7, #7]
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	9300      	str	r3, [sp, #0]
 8004136:	4613      	mov	r3, r2
 8004138:	697a      	ldr	r2, [r7, #20]
 800413a:	68b9      	ldr	r1, [r7, #8]
 800413c:	68f8      	ldr	r0, [r7, #12]
 800413e:	f000 f805 	bl	800414c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004142:	69bb      	ldr	r3, [r7, #24]
	}
 8004144:	4618      	mov	r0, r3
 8004146:	3720      	adds	r7, #32
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
 8004158:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d103      	bne.n	8004168 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	69ba      	ldr	r2, [r7, #24]
 8004164:	601a      	str	r2, [r3, #0]
 8004166:	e002      	b.n	800416e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800416e:	69bb      	ldr	r3, [r7, #24]
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	68ba      	ldr	r2, [r7, #8]
 8004178:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800417a:	2101      	movs	r1, #1
 800417c:	69b8      	ldr	r0, [r7, #24]
 800417e:	f7ff fecb 	bl	8003f18 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	78fa      	ldrb	r2, [r7, #3]
 8004186:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800418a:	bf00      	nop
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004192:	b580      	push	{r7, lr}
 8004194:	b08a      	sub	sp, #40	; 0x28
 8004196:	af02      	add	r7, sp, #8
 8004198:	60f8      	str	r0, [r7, #12]
 800419a:	60b9      	str	r1, [r7, #8]
 800419c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d109      	bne.n	80041b8 <xQueueCreateCountingSemaphoreStatic+0x26>
 80041a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a8:	f383 8811 	msr	BASEPRI, r3
 80041ac:	f3bf 8f6f 	isb	sy
 80041b0:	f3bf 8f4f 	dsb	sy
 80041b4:	61bb      	str	r3, [r7, #24]
 80041b6:	e7fe      	b.n	80041b6 <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d909      	bls.n	80041d4 <xQueueCreateCountingSemaphoreStatic+0x42>
 80041c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c4:	f383 8811 	msr	BASEPRI, r3
 80041c8:	f3bf 8f6f 	isb	sy
 80041cc:	f3bf 8f4f 	dsb	sy
 80041d0:	617b      	str	r3, [r7, #20]
 80041d2:	e7fe      	b.n	80041d2 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80041d4:	2302      	movs	r3, #2
 80041d6:	9300      	str	r3, [sp, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	2100      	movs	r1, #0
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f7ff ff02 	bl	8003fe8 <xQueueGenericCreateStatic>
 80041e4:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d002      	beq.n	80041f2 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80041f2:	69fb      	ldr	r3, [r7, #28]
	}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3720      	adds	r7, #32
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d109      	bne.n	8004220 <xQueueCreateCountingSemaphore+0x24>
 800420c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004210:	f383 8811 	msr	BASEPRI, r3
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	f3bf 8f4f 	dsb	sy
 800421c:	613b      	str	r3, [r7, #16]
 800421e:	e7fe      	b.n	800421e <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004220:	683a      	ldr	r2, [r7, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	429a      	cmp	r2, r3
 8004226:	d909      	bls.n	800423c <xQueueCreateCountingSemaphore+0x40>
 8004228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800422c:	f383 8811 	msr	BASEPRI, r3
 8004230:	f3bf 8f6f 	isb	sy
 8004234:	f3bf 8f4f 	dsb	sy
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	e7fe      	b.n	800423a <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800423c:	2202      	movs	r2, #2
 800423e:	2100      	movs	r1, #0
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f7ff ff44 	bl	80040ce <xQueueGenericCreate>
 8004246:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d002      	beq.n	8004254 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	683a      	ldr	r2, [r7, #0]
 8004252:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004254:	697b      	ldr	r3, [r7, #20]
	}
 8004256:	4618      	mov	r0, r3
 8004258:	3718      	adds	r7, #24
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
	...

08004260 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b08e      	sub	sp, #56	; 0x38
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
 800426c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800426e:	2300      	movs	r3, #0
 8004270:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004278:	2b00      	cmp	r3, #0
 800427a:	d109      	bne.n	8004290 <xQueueGenericSend+0x30>
 800427c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004280:	f383 8811 	msr	BASEPRI, r3
 8004284:	f3bf 8f6f 	isb	sy
 8004288:	f3bf 8f4f 	dsb	sy
 800428c:	62bb      	str	r3, [r7, #40]	; 0x28
 800428e:	e7fe      	b.n	800428e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d103      	bne.n	800429e <xQueueGenericSend+0x3e>
 8004296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <xQueueGenericSend+0x42>
 800429e:	2301      	movs	r3, #1
 80042a0:	e000      	b.n	80042a4 <xQueueGenericSend+0x44>
 80042a2:	2300      	movs	r3, #0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d109      	bne.n	80042bc <xQueueGenericSend+0x5c>
 80042a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ac:	f383 8811 	msr	BASEPRI, r3
 80042b0:	f3bf 8f6f 	isb	sy
 80042b4:	f3bf 8f4f 	dsb	sy
 80042b8:	627b      	str	r3, [r7, #36]	; 0x24
 80042ba:	e7fe      	b.n	80042ba <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d103      	bne.n	80042ca <xQueueGenericSend+0x6a>
 80042c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d101      	bne.n	80042ce <xQueueGenericSend+0x6e>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e000      	b.n	80042d0 <xQueueGenericSend+0x70>
 80042ce:	2300      	movs	r3, #0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d109      	bne.n	80042e8 <xQueueGenericSend+0x88>
 80042d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d8:	f383 8811 	msr	BASEPRI, r3
 80042dc:	f3bf 8f6f 	isb	sy
 80042e0:	f3bf 8f4f 	dsb	sy
 80042e4:	623b      	str	r3, [r7, #32]
 80042e6:	e7fe      	b.n	80042e6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80042e8:	f001 fbd8 	bl	8005a9c <xTaskGetSchedulerState>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d102      	bne.n	80042f8 <xQueueGenericSend+0x98>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d101      	bne.n	80042fc <xQueueGenericSend+0x9c>
 80042f8:	2301      	movs	r3, #1
 80042fa:	e000      	b.n	80042fe <xQueueGenericSend+0x9e>
 80042fc:	2300      	movs	r3, #0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d109      	bne.n	8004316 <xQueueGenericSend+0xb6>
 8004302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004306:	f383 8811 	msr	BASEPRI, r3
 800430a:	f3bf 8f6f 	isb	sy
 800430e:	f3bf 8f4f 	dsb	sy
 8004312:	61fb      	str	r3, [r7, #28]
 8004314:	e7fe      	b.n	8004314 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004316:	f002 fa09 	bl	800672c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800431a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800431c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800431e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004322:	429a      	cmp	r2, r3
 8004324:	d302      	bcc.n	800432c <xQueueGenericSend+0xcc>
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b02      	cmp	r3, #2
 800432a:	d129      	bne.n	8004380 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800432c:	683a      	ldr	r2, [r7, #0]
 800432e:	68b9      	ldr	r1, [r7, #8]
 8004330:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004332:	f000 fc48 	bl	8004bc6 <prvCopyDataToQueue>
 8004336:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800433a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433c:	2b00      	cmp	r3, #0
 800433e:	d010      	beq.n	8004362 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004342:	3324      	adds	r3, #36	; 0x24
 8004344:	4618      	mov	r0, r3
 8004346:	f001 f9f3 	bl	8005730 <xTaskRemoveFromEventList>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d013      	beq.n	8004378 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004350:	4b3f      	ldr	r3, [pc, #252]	; (8004450 <xQueueGenericSend+0x1f0>)
 8004352:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004356:	601a      	str	r2, [r3, #0]
 8004358:	f3bf 8f4f 	dsb	sy
 800435c:	f3bf 8f6f 	isb	sy
 8004360:	e00a      	b.n	8004378 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004364:	2b00      	cmp	r3, #0
 8004366:	d007      	beq.n	8004378 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004368:	4b39      	ldr	r3, [pc, #228]	; (8004450 <xQueueGenericSend+0x1f0>)
 800436a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800436e:	601a      	str	r2, [r3, #0]
 8004370:	f3bf 8f4f 	dsb	sy
 8004374:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004378:	f002 fa06 	bl	8006788 <vPortExitCritical>
				return pdPASS;
 800437c:	2301      	movs	r3, #1
 800437e:	e063      	b.n	8004448 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d103      	bne.n	800438e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004386:	f002 f9ff 	bl	8006788 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800438a:	2300      	movs	r3, #0
 800438c:	e05c      	b.n	8004448 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800438e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004390:	2b00      	cmp	r3, #0
 8004392:	d106      	bne.n	80043a2 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004394:	f107 0314 	add.w	r3, r7, #20
 8004398:	4618      	mov	r0, r3
 800439a:	f001 fa2b 	bl	80057f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800439e:	2301      	movs	r3, #1
 80043a0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043a2:	f002 f9f1 	bl	8006788 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043a6:	f000 ffa7 	bl	80052f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043aa:	f002 f9bf 	bl	800672c <vPortEnterCritical>
 80043ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80043b4:	b25b      	sxtb	r3, r3
 80043b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043ba:	d103      	bne.n	80043c4 <xQueueGenericSend+0x164>
 80043bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043be:	2200      	movs	r2, #0
 80043c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80043ca:	b25b      	sxtb	r3, r3
 80043cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043d0:	d103      	bne.n	80043da <xQueueGenericSend+0x17a>
 80043d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80043da:	f002 f9d5 	bl	8006788 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043de:	1d3a      	adds	r2, r7, #4
 80043e0:	f107 0314 	add.w	r3, r7, #20
 80043e4:	4611      	mov	r1, r2
 80043e6:	4618      	mov	r0, r3
 80043e8:	f001 fa1a 	bl	8005820 <xTaskCheckForTimeOut>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d124      	bne.n	800443c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80043f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80043f4:	f000 fcdf 	bl	8004db6 <prvIsQueueFull>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d018      	beq.n	8004430 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80043fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004400:	3310      	adds	r3, #16
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	4611      	mov	r1, r2
 8004406:	4618      	mov	r0, r3
 8004408:	f001 f944 	bl	8005694 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800440c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800440e:	f000 fc6a 	bl	8004ce6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004412:	f000 ff7f 	bl	8005314 <xTaskResumeAll>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	f47f af7c 	bne.w	8004316 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800441e:	4b0c      	ldr	r3, [pc, #48]	; (8004450 <xQueueGenericSend+0x1f0>)
 8004420:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004424:	601a      	str	r2, [r3, #0]
 8004426:	f3bf 8f4f 	dsb	sy
 800442a:	f3bf 8f6f 	isb	sy
 800442e:	e772      	b.n	8004316 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004430:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004432:	f000 fc58 	bl	8004ce6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004436:	f000 ff6d 	bl	8005314 <xTaskResumeAll>
 800443a:	e76c      	b.n	8004316 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800443c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800443e:	f000 fc52 	bl	8004ce6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004442:	f000 ff67 	bl	8005314 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004446:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004448:	4618      	mov	r0, r3
 800444a:	3738      	adds	r7, #56	; 0x38
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	e000ed04 	.word	0xe000ed04

08004454 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b08e      	sub	sp, #56	; 0x38
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
 8004460:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004468:	2b00      	cmp	r3, #0
 800446a:	d109      	bne.n	8004480 <xQueueGenericSendFromISR+0x2c>
 800446c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004470:	f383 8811 	msr	BASEPRI, r3
 8004474:	f3bf 8f6f 	isb	sy
 8004478:	f3bf 8f4f 	dsb	sy
 800447c:	627b      	str	r3, [r7, #36]	; 0x24
 800447e:	e7fe      	b.n	800447e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d103      	bne.n	800448e <xQueueGenericSendFromISR+0x3a>
 8004486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <xQueueGenericSendFromISR+0x3e>
 800448e:	2301      	movs	r3, #1
 8004490:	e000      	b.n	8004494 <xQueueGenericSendFromISR+0x40>
 8004492:	2300      	movs	r3, #0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d109      	bne.n	80044ac <xQueueGenericSendFromISR+0x58>
 8004498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800449c:	f383 8811 	msr	BASEPRI, r3
 80044a0:	f3bf 8f6f 	isb	sy
 80044a4:	f3bf 8f4f 	dsb	sy
 80044a8:	623b      	str	r3, [r7, #32]
 80044aa:	e7fe      	b.n	80044aa <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d103      	bne.n	80044ba <xQueueGenericSendFromISR+0x66>
 80044b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d101      	bne.n	80044be <xQueueGenericSendFromISR+0x6a>
 80044ba:	2301      	movs	r3, #1
 80044bc:	e000      	b.n	80044c0 <xQueueGenericSendFromISR+0x6c>
 80044be:	2300      	movs	r3, #0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d109      	bne.n	80044d8 <xQueueGenericSendFromISR+0x84>
 80044c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044c8:	f383 8811 	msr	BASEPRI, r3
 80044cc:	f3bf 8f6f 	isb	sy
 80044d0:	f3bf 8f4f 	dsb	sy
 80044d4:	61fb      	str	r3, [r7, #28]
 80044d6:	e7fe      	b.n	80044d6 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80044d8:	f002 fa04 	bl	80068e4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80044dc:	f3ef 8211 	mrs	r2, BASEPRI
 80044e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e4:	f383 8811 	msr	BASEPRI, r3
 80044e8:	f3bf 8f6f 	isb	sy
 80044ec:	f3bf 8f4f 	dsb	sy
 80044f0:	61ba      	str	r2, [r7, #24]
 80044f2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80044f4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80044f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80044f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004500:	429a      	cmp	r2, r3
 8004502:	d302      	bcc.n	800450a <xQueueGenericSendFromISR+0xb6>
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	2b02      	cmp	r3, #2
 8004508:	d12c      	bne.n	8004564 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800450a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004510:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004514:	683a      	ldr	r2, [r7, #0]
 8004516:	68b9      	ldr	r1, [r7, #8]
 8004518:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800451a:	f000 fb54 	bl	8004bc6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800451e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004522:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004526:	d112      	bne.n	800454e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800452a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452c:	2b00      	cmp	r3, #0
 800452e:	d016      	beq.n	800455e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004532:	3324      	adds	r3, #36	; 0x24
 8004534:	4618      	mov	r0, r3
 8004536:	f001 f8fb 	bl	8005730 <xTaskRemoveFromEventList>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00e      	beq.n	800455e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00b      	beq.n	800455e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	601a      	str	r2, [r3, #0]
 800454c:	e007      	b.n	800455e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800454e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004552:	3301      	adds	r3, #1
 8004554:	b2db      	uxtb	r3, r3
 8004556:	b25a      	sxtb	r2, r3
 8004558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800455a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800455e:	2301      	movs	r3, #1
 8004560:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004562:	e001      	b.n	8004568 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004564:	2300      	movs	r3, #0
 8004566:	637b      	str	r3, [r7, #52]	; 0x34
 8004568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800456a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004574:	4618      	mov	r0, r3
 8004576:	3738      	adds	r7, #56	; 0x38
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b08e      	sub	sp, #56	; 0x38
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800458a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800458c:	2b00      	cmp	r3, #0
 800458e:	d109      	bne.n	80045a4 <xQueueGiveFromISR+0x28>
	__asm volatile
 8004590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004594:	f383 8811 	msr	BASEPRI, r3
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	f3bf 8f4f 	dsb	sy
 80045a0:	623b      	str	r3, [r7, #32]
 80045a2:	e7fe      	b.n	80045a2 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80045a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d009      	beq.n	80045c0 <xQueueGiveFromISR+0x44>
 80045ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b0:	f383 8811 	msr	BASEPRI, r3
 80045b4:	f3bf 8f6f 	isb	sy
 80045b8:	f3bf 8f4f 	dsb	sy
 80045bc:	61fb      	str	r3, [r7, #28]
 80045be:	e7fe      	b.n	80045be <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80045c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d103      	bne.n	80045d0 <xQueueGiveFromISR+0x54>
 80045c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d101      	bne.n	80045d4 <xQueueGiveFromISR+0x58>
 80045d0:	2301      	movs	r3, #1
 80045d2:	e000      	b.n	80045d6 <xQueueGiveFromISR+0x5a>
 80045d4:	2300      	movs	r3, #0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d109      	bne.n	80045ee <xQueueGiveFromISR+0x72>
 80045da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045de:	f383 8811 	msr	BASEPRI, r3
 80045e2:	f3bf 8f6f 	isb	sy
 80045e6:	f3bf 8f4f 	dsb	sy
 80045ea:	61bb      	str	r3, [r7, #24]
 80045ec:	e7fe      	b.n	80045ec <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80045ee:	f002 f979 	bl	80068e4 <vPortValidateInterruptPriority>
	__asm volatile
 80045f2:	f3ef 8211 	mrs	r2, BASEPRI
 80045f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045fa:	f383 8811 	msr	BASEPRI, r3
 80045fe:	f3bf 8f6f 	isb	sy
 8004602:	f3bf 8f4f 	dsb	sy
 8004606:	617a      	str	r2, [r7, #20]
 8004608:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800460a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800460c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800460e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004612:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004618:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800461a:	429a      	cmp	r2, r3
 800461c:	d22b      	bcs.n	8004676 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800461e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004620:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004624:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800462a:	1c5a      	adds	r2, r3, #1
 800462c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800462e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004630:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004634:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004638:	d112      	bne.n	8004660 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800463a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800463c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463e:	2b00      	cmp	r3, #0
 8004640:	d016      	beq.n	8004670 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004644:	3324      	adds	r3, #36	; 0x24
 8004646:	4618      	mov	r0, r3
 8004648:	f001 f872 	bl	8005730 <xTaskRemoveFromEventList>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00e      	beq.n	8004670 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00b      	beq.n	8004670 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2201      	movs	r2, #1
 800465c:	601a      	str	r2, [r3, #0]
 800465e:	e007      	b.n	8004670 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004660:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004664:	3301      	adds	r3, #1
 8004666:	b2db      	uxtb	r3, r3
 8004668:	b25a      	sxtb	r2, r3
 800466a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800466c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004670:	2301      	movs	r3, #1
 8004672:	637b      	str	r3, [r7, #52]	; 0x34
 8004674:	e001      	b.n	800467a <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004676:	2300      	movs	r3, #0
 8004678:	637b      	str	r3, [r7, #52]	; 0x34
 800467a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800467c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004686:	4618      	mov	r0, r3
 8004688:	3738      	adds	r7, #56	; 0x38
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
	...

08004690 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08c      	sub	sp, #48	; 0x30
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800469c:	2300      	movs	r3, #0
 800469e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80046a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d109      	bne.n	80046be <xQueueReceive+0x2e>
	__asm volatile
 80046aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ae:	f383 8811 	msr	BASEPRI, r3
 80046b2:	f3bf 8f6f 	isb	sy
 80046b6:	f3bf 8f4f 	dsb	sy
 80046ba:	623b      	str	r3, [r7, #32]
 80046bc:	e7fe      	b.n	80046bc <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d103      	bne.n	80046cc <xQueueReceive+0x3c>
 80046c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d101      	bne.n	80046d0 <xQueueReceive+0x40>
 80046cc:	2301      	movs	r3, #1
 80046ce:	e000      	b.n	80046d2 <xQueueReceive+0x42>
 80046d0:	2300      	movs	r3, #0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d109      	bne.n	80046ea <xQueueReceive+0x5a>
 80046d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046da:	f383 8811 	msr	BASEPRI, r3
 80046de:	f3bf 8f6f 	isb	sy
 80046e2:	f3bf 8f4f 	dsb	sy
 80046e6:	61fb      	str	r3, [r7, #28]
 80046e8:	e7fe      	b.n	80046e8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046ea:	f001 f9d7 	bl	8005a9c <xTaskGetSchedulerState>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d102      	bne.n	80046fa <xQueueReceive+0x6a>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <xQueueReceive+0x6e>
 80046fa:	2301      	movs	r3, #1
 80046fc:	e000      	b.n	8004700 <xQueueReceive+0x70>
 80046fe:	2300      	movs	r3, #0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d109      	bne.n	8004718 <xQueueReceive+0x88>
 8004704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004708:	f383 8811 	msr	BASEPRI, r3
 800470c:	f3bf 8f6f 	isb	sy
 8004710:	f3bf 8f4f 	dsb	sy
 8004714:	61bb      	str	r3, [r7, #24]
 8004716:	e7fe      	b.n	8004716 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004718:	f002 f808 	bl	800672c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800471c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800471e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004720:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004724:	2b00      	cmp	r3, #0
 8004726:	d01f      	beq.n	8004768 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004728:	68b9      	ldr	r1, [r7, #8]
 800472a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800472c:	f000 fab5 	bl	8004c9a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004732:	1e5a      	subs	r2, r3, #1
 8004734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004736:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00f      	beq.n	8004760 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004742:	3310      	adds	r3, #16
 8004744:	4618      	mov	r0, r3
 8004746:	f000 fff3 	bl	8005730 <xTaskRemoveFromEventList>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d007      	beq.n	8004760 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004750:	4b3c      	ldr	r3, [pc, #240]	; (8004844 <xQueueReceive+0x1b4>)
 8004752:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	f3bf 8f4f 	dsb	sy
 800475c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004760:	f002 f812 	bl	8006788 <vPortExitCritical>
				return pdPASS;
 8004764:	2301      	movs	r3, #1
 8004766:	e069      	b.n	800483c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d103      	bne.n	8004776 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800476e:	f002 f80b 	bl	8006788 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004772:	2300      	movs	r3, #0
 8004774:	e062      	b.n	800483c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004778:	2b00      	cmp	r3, #0
 800477a:	d106      	bne.n	800478a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800477c:	f107 0310 	add.w	r3, r7, #16
 8004780:	4618      	mov	r0, r3
 8004782:	f001 f837 	bl	80057f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004786:	2301      	movs	r3, #1
 8004788:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800478a:	f001 fffd 	bl	8006788 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800478e:	f000 fdb3 	bl	80052f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004792:	f001 ffcb 	bl	800672c <vPortEnterCritical>
 8004796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004798:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800479c:	b25b      	sxtb	r3, r3
 800479e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047a2:	d103      	bne.n	80047ac <xQueueReceive+0x11c>
 80047a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047b2:	b25b      	sxtb	r3, r3
 80047b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047b8:	d103      	bne.n	80047c2 <xQueueReceive+0x132>
 80047ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80047c2:	f001 ffe1 	bl	8006788 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047c6:	1d3a      	adds	r2, r7, #4
 80047c8:	f107 0310 	add.w	r3, r7, #16
 80047cc:	4611      	mov	r1, r2
 80047ce:	4618      	mov	r0, r3
 80047d0:	f001 f826 	bl	8005820 <xTaskCheckForTimeOut>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d123      	bne.n	8004822 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80047da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047dc:	f000 fad5 	bl	8004d8a <prvIsQueueEmpty>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d017      	beq.n	8004816 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80047e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e8:	3324      	adds	r3, #36	; 0x24
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	4611      	mov	r1, r2
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 ff50 	bl	8005694 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80047f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047f6:	f000 fa76 	bl	8004ce6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80047fa:	f000 fd8b 	bl	8005314 <xTaskResumeAll>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d189      	bne.n	8004718 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004804:	4b0f      	ldr	r3, [pc, #60]	; (8004844 <xQueueReceive+0x1b4>)
 8004806:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800480a:	601a      	str	r2, [r3, #0]
 800480c:	f3bf 8f4f 	dsb	sy
 8004810:	f3bf 8f6f 	isb	sy
 8004814:	e780      	b.n	8004718 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004816:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004818:	f000 fa65 	bl	8004ce6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800481c:	f000 fd7a 	bl	8005314 <xTaskResumeAll>
 8004820:	e77a      	b.n	8004718 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004822:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004824:	f000 fa5f 	bl	8004ce6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004828:	f000 fd74 	bl	8005314 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800482c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800482e:	f000 faac 	bl	8004d8a <prvIsQueueEmpty>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	f43f af6f 	beq.w	8004718 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800483a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800483c:	4618      	mov	r0, r3
 800483e:	3730      	adds	r7, #48	; 0x30
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	e000ed04 	.word	0xe000ed04

08004848 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b08e      	sub	sp, #56	; 0x38
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004852:	2300      	movs	r3, #0
 8004854:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800485a:	2300      	movs	r3, #0
 800485c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800485e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004860:	2b00      	cmp	r3, #0
 8004862:	d109      	bne.n	8004878 <xQueueSemaphoreTake+0x30>
 8004864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004868:	f383 8811 	msr	BASEPRI, r3
 800486c:	f3bf 8f6f 	isb	sy
 8004870:	f3bf 8f4f 	dsb	sy
 8004874:	623b      	str	r3, [r7, #32]
 8004876:	e7fe      	b.n	8004876 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800487a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487c:	2b00      	cmp	r3, #0
 800487e:	d009      	beq.n	8004894 <xQueueSemaphoreTake+0x4c>
 8004880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004884:	f383 8811 	msr	BASEPRI, r3
 8004888:	f3bf 8f6f 	isb	sy
 800488c:	f3bf 8f4f 	dsb	sy
 8004890:	61fb      	str	r3, [r7, #28]
 8004892:	e7fe      	b.n	8004892 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004894:	f001 f902 	bl	8005a9c <xTaskGetSchedulerState>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d102      	bne.n	80048a4 <xQueueSemaphoreTake+0x5c>
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d101      	bne.n	80048a8 <xQueueSemaphoreTake+0x60>
 80048a4:	2301      	movs	r3, #1
 80048a6:	e000      	b.n	80048aa <xQueueSemaphoreTake+0x62>
 80048a8:	2300      	movs	r3, #0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d109      	bne.n	80048c2 <xQueueSemaphoreTake+0x7a>
 80048ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b2:	f383 8811 	msr	BASEPRI, r3
 80048b6:	f3bf 8f6f 	isb	sy
 80048ba:	f3bf 8f4f 	dsb	sy
 80048be:	61bb      	str	r3, [r7, #24]
 80048c0:	e7fe      	b.n	80048c0 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048c2:	f001 ff33 	bl	800672c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80048c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ca:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80048cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d024      	beq.n	800491c <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80048d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d4:	1e5a      	subs	r2, r3, #1
 80048d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d8:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80048da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d104      	bne.n	80048ec <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80048e2:	f001 fa4d 	bl	8005d80 <pvTaskIncrementMutexHeldCount>
 80048e6:	4602      	mov	r2, r0
 80048e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ea:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80048ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00f      	beq.n	8004914 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80048f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048f6:	3310      	adds	r3, #16
 80048f8:	4618      	mov	r0, r3
 80048fa:	f000 ff19 	bl	8005730 <xTaskRemoveFromEventList>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d007      	beq.n	8004914 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004904:	4b53      	ldr	r3, [pc, #332]	; (8004a54 <xQueueSemaphoreTake+0x20c>)
 8004906:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	f3bf 8f4f 	dsb	sy
 8004910:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004914:	f001 ff38 	bl	8006788 <vPortExitCritical>
				return pdPASS;
 8004918:	2301      	movs	r3, #1
 800491a:	e096      	b.n	8004a4a <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d110      	bne.n	8004944 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004924:	2b00      	cmp	r3, #0
 8004926:	d009      	beq.n	800493c <xQueueSemaphoreTake+0xf4>
 8004928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800492c:	f383 8811 	msr	BASEPRI, r3
 8004930:	f3bf 8f6f 	isb	sy
 8004934:	f3bf 8f4f 	dsb	sy
 8004938:	617b      	str	r3, [r7, #20]
 800493a:	e7fe      	b.n	800493a <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800493c:	f001 ff24 	bl	8006788 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004940:	2300      	movs	r3, #0
 8004942:	e082      	b.n	8004a4a <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004946:	2b00      	cmp	r3, #0
 8004948:	d106      	bne.n	8004958 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800494a:	f107 030c 	add.w	r3, r7, #12
 800494e:	4618      	mov	r0, r3
 8004950:	f000 ff50 	bl	80057f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004954:	2301      	movs	r3, #1
 8004956:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004958:	f001 ff16 	bl	8006788 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800495c:	f000 fccc 	bl	80052f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004960:	f001 fee4 	bl	800672c <vPortEnterCritical>
 8004964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004966:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800496a:	b25b      	sxtb	r3, r3
 800496c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004970:	d103      	bne.n	800497a <xQueueSemaphoreTake+0x132>
 8004972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800497a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800497c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004980:	b25b      	sxtb	r3, r3
 8004982:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004986:	d103      	bne.n	8004990 <xQueueSemaphoreTake+0x148>
 8004988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800498a:	2200      	movs	r2, #0
 800498c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004990:	f001 fefa 	bl	8006788 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004994:	463a      	mov	r2, r7
 8004996:	f107 030c 	add.w	r3, r7, #12
 800499a:	4611      	mov	r1, r2
 800499c:	4618      	mov	r0, r3
 800499e:	f000 ff3f 	bl	8005820 <xTaskCheckForTimeOut>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d132      	bne.n	8004a0e <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80049a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80049aa:	f000 f9ee 	bl	8004d8a <prvIsQueueEmpty>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d026      	beq.n	8004a02 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80049b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d109      	bne.n	80049d0 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80049bc:	f001 feb6 	bl	800672c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80049c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	4618      	mov	r0, r3
 80049c6:	f001 f887 	bl	8005ad8 <xTaskPriorityInherit>
 80049ca:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80049cc:	f001 fedc 	bl	8006788 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80049d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049d2:	3324      	adds	r3, #36	; 0x24
 80049d4:	683a      	ldr	r2, [r7, #0]
 80049d6:	4611      	mov	r1, r2
 80049d8:	4618      	mov	r0, r3
 80049da:	f000 fe5b 	bl	8005694 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80049de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80049e0:	f000 f981 	bl	8004ce6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80049e4:	f000 fc96 	bl	8005314 <xTaskResumeAll>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	f47f af69 	bne.w	80048c2 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80049f0:	4b18      	ldr	r3, [pc, #96]	; (8004a54 <xQueueSemaphoreTake+0x20c>)
 80049f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	f3bf 8f4f 	dsb	sy
 80049fc:	f3bf 8f6f 	isb	sy
 8004a00:	e75f      	b.n	80048c2 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004a02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a04:	f000 f96f 	bl	8004ce6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a08:	f000 fc84 	bl	8005314 <xTaskResumeAll>
 8004a0c:	e759      	b.n	80048c2 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004a0e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a10:	f000 f969 	bl	8004ce6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a14:	f000 fc7e 	bl	8005314 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a1a:	f000 f9b6 	bl	8004d8a <prvIsQueueEmpty>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f43f af4e 	beq.w	80048c2 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00d      	beq.n	8004a48 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8004a2c:	f001 fe7e 	bl	800672c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004a30:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a32:	f000 f8b0 	bl	8004b96 <prvGetDisinheritPriorityAfterTimeout>
 8004a36:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f001 f91e 	bl	8005c80 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004a44:	f001 fea0 	bl	8006788 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004a48:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3738      	adds	r7, #56	; 0x38
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	e000ed04 	.word	0xe000ed04

08004a58 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b08e      	sub	sp, #56	; 0x38
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d109      	bne.n	8004a82 <xQueueReceiveFromISR+0x2a>
 8004a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a72:	f383 8811 	msr	BASEPRI, r3
 8004a76:	f3bf 8f6f 	isb	sy
 8004a7a:	f3bf 8f4f 	dsb	sy
 8004a7e:	623b      	str	r3, [r7, #32]
 8004a80:	e7fe      	b.n	8004a80 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d103      	bne.n	8004a90 <xQueueReceiveFromISR+0x38>
 8004a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d101      	bne.n	8004a94 <xQueueReceiveFromISR+0x3c>
 8004a90:	2301      	movs	r3, #1
 8004a92:	e000      	b.n	8004a96 <xQueueReceiveFromISR+0x3e>
 8004a94:	2300      	movs	r3, #0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d109      	bne.n	8004aae <xQueueReceiveFromISR+0x56>
 8004a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a9e:	f383 8811 	msr	BASEPRI, r3
 8004aa2:	f3bf 8f6f 	isb	sy
 8004aa6:	f3bf 8f4f 	dsb	sy
 8004aaa:	61fb      	str	r3, [r7, #28]
 8004aac:	e7fe      	b.n	8004aac <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004aae:	f001 ff19 	bl	80068e4 <vPortValidateInterruptPriority>
	__asm volatile
 8004ab2:	f3ef 8211 	mrs	r2, BASEPRI
 8004ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aba:	f383 8811 	msr	BASEPRI, r3
 8004abe:	f3bf 8f6f 	isb	sy
 8004ac2:	f3bf 8f4f 	dsb	sy
 8004ac6:	61ba      	str	r2, [r7, #24]
 8004ac8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004aca:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004acc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d02f      	beq.n	8004b3a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004adc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ae0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004ae4:	68b9      	ldr	r1, [r7, #8]
 8004ae6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ae8:	f000 f8d7 	bl	8004c9a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aee:	1e5a      	subs	r2, r3, #1
 8004af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004af4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004af8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004afc:	d112      	bne.n	8004b24 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d016      	beq.n	8004b34 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b08:	3310      	adds	r3, #16
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f000 fe10 	bl	8005730 <xTaskRemoveFromEventList>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00e      	beq.n	8004b34 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d00b      	beq.n	8004b34 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	601a      	str	r2, [r3, #0]
 8004b22:	e007      	b.n	8004b34 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004b24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004b28:	3301      	adds	r3, #1
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	b25a      	sxtb	r2, r3
 8004b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004b34:	2301      	movs	r3, #1
 8004b36:	637b      	str	r3, [r7, #52]	; 0x34
 8004b38:	e001      	b.n	8004b3e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	637b      	str	r3, [r7, #52]	; 0x34
 8004b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b40:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004b48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3738      	adds	r7, #56	; 0x38
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}

08004b52 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8004b52:	b580      	push	{r7, lr}
 8004b54:	b084      	sub	sp, #16
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d109      	bne.n	8004b78 <vQueueDelete+0x26>
	__asm volatile
 8004b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b68:	f383 8811 	msr	BASEPRI, r3
 8004b6c:	f3bf 8f6f 	isb	sy
 8004b70:	f3bf 8f4f 	dsb	sy
 8004b74:	60bb      	str	r3, [r7, #8]
 8004b76:	e7fe      	b.n	8004b76 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8004b78:	68f8      	ldr	r0, [r7, #12]
 8004b7a:	f000 f95d 	bl	8004e38 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d102      	bne.n	8004b8e <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 8004b88:	68f8      	ldr	r0, [r7, #12]
 8004b8a:	f001 ffab 	bl	8006ae4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8004b8e:	bf00      	nop
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004b96:	b480      	push	{r7}
 8004b98:	b085      	sub	sp, #20
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d006      	beq.n	8004bb4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	e001      	b.n	8004bb8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
	}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3714      	adds	r7, #20
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr

08004bc6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b086      	sub	sp, #24
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	60f8      	str	r0, [r7, #12]
 8004bce:	60b9      	str	r1, [r7, #8]
 8004bd0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bda:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d10d      	bne.n	8004c00 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d14d      	bne.n	8004c88 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f000 ffd9 	bl	8005ba8 <xTaskPriorityDisinherit>
 8004bf6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	609a      	str	r2, [r3, #8]
 8004bfe:	e043      	b.n	8004c88 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d119      	bne.n	8004c3a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6858      	ldr	r0, [r3, #4]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0e:	461a      	mov	r2, r3
 8004c10:	68b9      	ldr	r1, [r7, #8]
 8004c12:	f002 f8a5 	bl	8006d60 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1e:	441a      	add	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d32b      	bcc.n	8004c88 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	605a      	str	r2, [r3, #4]
 8004c38:	e026      	b.n	8004c88 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	68d8      	ldr	r0, [r3, #12]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c42:	461a      	mov	r2, r3
 8004c44:	68b9      	ldr	r1, [r7, #8]
 8004c46:	f002 f88b 	bl	8006d60 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c52:	425b      	negs	r3, r3
 8004c54:	441a      	add	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	68da      	ldr	r2, [r3, #12]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d207      	bcs.n	8004c76 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6e:	425b      	negs	r3, r3
 8004c70:	441a      	add	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d105      	bne.n	8004c88 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d002      	beq.n	8004c88 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	3b01      	subs	r3, #1
 8004c86:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	1c5a      	adds	r2, r3, #1
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004c90:	697b      	ldr	r3, [r7, #20]
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3718      	adds	r7, #24
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b082      	sub	sp, #8
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
 8004ca2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d018      	beq.n	8004cde <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68da      	ldr	r2, [r3, #12]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb4:	441a      	add	r2, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68da      	ldr	r2, [r3, #12]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d303      	bcc.n	8004cce <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	68d9      	ldr	r1, [r3, #12]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	6838      	ldr	r0, [r7, #0]
 8004cda:	f002 f841 	bl	8006d60 <memcpy>
	}
}
 8004cde:	bf00      	nop
 8004ce0:	3708      	adds	r7, #8
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}

08004ce6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004ce6:	b580      	push	{r7, lr}
 8004ce8:	b084      	sub	sp, #16
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004cee:	f001 fd1d 	bl	800672c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cf8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004cfa:	e011      	b.n	8004d20 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d012      	beq.n	8004d2a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	3324      	adds	r3, #36	; 0x24
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f000 fd11 	bl	8005730 <xTaskRemoveFromEventList>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d001      	beq.n	8004d18 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004d14:	f000 fde4 	bl	80058e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004d18:	7bfb      	ldrb	r3, [r7, #15]
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	dce9      	bgt.n	8004cfc <prvUnlockQueue+0x16>
 8004d28:	e000      	b.n	8004d2c <prvUnlockQueue+0x46>
					break;
 8004d2a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	22ff      	movs	r2, #255	; 0xff
 8004d30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004d34:	f001 fd28 	bl	8006788 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d38:	f001 fcf8 	bl	800672c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d42:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d44:	e011      	b.n	8004d6a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d012      	beq.n	8004d74 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	3310      	adds	r3, #16
 8004d52:	4618      	mov	r0, r3
 8004d54:	f000 fcec 	bl	8005730 <xTaskRemoveFromEventList>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004d5e:	f000 fdbf 	bl	80058e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d62:	7bbb      	ldrb	r3, [r7, #14]
 8004d64:	3b01      	subs	r3, #1
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	dce9      	bgt.n	8004d46 <prvUnlockQueue+0x60>
 8004d72:	e000      	b.n	8004d76 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004d74:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	22ff      	movs	r2, #255	; 0xff
 8004d7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004d7e:	f001 fd03 	bl	8006788 <vPortExitCritical>
}
 8004d82:	bf00      	nop
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b084      	sub	sp, #16
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d92:	f001 fccb 	bl	800672c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d102      	bne.n	8004da4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	60fb      	str	r3, [r7, #12]
 8004da2:	e001      	b.n	8004da8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004da4:	2300      	movs	r3, #0
 8004da6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004da8:	f001 fcee 	bl	8006788 <vPortExitCritical>

	return xReturn;
 8004dac:	68fb      	ldr	r3, [r7, #12]
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3710      	adds	r7, #16
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b084      	sub	sp, #16
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004dbe:	f001 fcb5 	bl	800672c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d102      	bne.n	8004dd4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	60fb      	str	r3, [r7, #12]
 8004dd2:	e001      	b.n	8004dd8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004dd8:	f001 fcd6 	bl	8006788 <vPortExitCritical>

	return xReturn;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
	...

08004de8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]
 8004df6:	e014      	b.n	8004e22 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004df8:	4a0e      	ldr	r2, [pc, #56]	; (8004e34 <vQueueAddToRegistry+0x4c>)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d10b      	bne.n	8004e1c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004e04:	490b      	ldr	r1, [pc, #44]	; (8004e34 <vQueueAddToRegistry+0x4c>)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	683a      	ldr	r2, [r7, #0]
 8004e0a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004e0e:	4a09      	ldr	r2, [pc, #36]	; (8004e34 <vQueueAddToRegistry+0x4c>)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	00db      	lsls	r3, r3, #3
 8004e14:	4413      	add	r3, r2
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004e1a:	e005      	b.n	8004e28 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	60fb      	str	r3, [r7, #12]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2b07      	cmp	r3, #7
 8004e26:	d9e7      	bls.n	8004df8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004e28:	bf00      	nop
 8004e2a:	3714      	adds	r7, #20
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr
 8004e34:	20002204 	.word	0x20002204

08004e38 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e40:	2300      	movs	r3, #0
 8004e42:	60fb      	str	r3, [r7, #12]
 8004e44:	e016      	b.n	8004e74 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8004e46:	4a10      	ldr	r2, [pc, #64]	; (8004e88 <vQueueUnregisterQueue+0x50>)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	00db      	lsls	r3, r3, #3
 8004e4c:	4413      	add	r3, r2
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d10b      	bne.n	8004e6e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8004e56:	4a0c      	ldr	r2, [pc, #48]	; (8004e88 <vQueueUnregisterQueue+0x50>)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004e60:	4a09      	ldr	r2, [pc, #36]	; (8004e88 <vQueueUnregisterQueue+0x50>)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	00db      	lsls	r3, r3, #3
 8004e66:	4413      	add	r3, r2
 8004e68:	2200      	movs	r2, #0
 8004e6a:	605a      	str	r2, [r3, #4]
				break;
 8004e6c:	e005      	b.n	8004e7a <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	3301      	adds	r3, #1
 8004e72:	60fb      	str	r3, [r7, #12]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2b07      	cmp	r3, #7
 8004e78:	d9e5      	bls.n	8004e46 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004e7a:	bf00      	nop
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	20002204 	.word	0x20002204

08004e8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004e9c:	f001 fc46 	bl	800672c <vPortEnterCritical>
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ea6:	b25b      	sxtb	r3, r3
 8004ea8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004eac:	d103      	bne.n	8004eb6 <vQueueWaitForMessageRestricted+0x2a>
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ebc:	b25b      	sxtb	r3, r3
 8004ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ec2:	d103      	bne.n	8004ecc <vQueueWaitForMessageRestricted+0x40>
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ecc:	f001 fc5c 	bl	8006788 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d106      	bne.n	8004ee6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	3324      	adds	r3, #36	; 0x24
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	68b9      	ldr	r1, [r7, #8]
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 fbfb 	bl	80056dc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004ee6:	6978      	ldr	r0, [r7, #20]
 8004ee8:	f7ff fefd 	bl	8004ce6 <prvUnlockQueue>
	}
 8004eec:	bf00      	nop
 8004eee:	3718      	adds	r7, #24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b08e      	sub	sp, #56	; 0x38
 8004ef8:	af04      	add	r7, sp, #16
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
 8004f00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d109      	bne.n	8004f1c <xTaskCreateStatic+0x28>
 8004f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	623b      	str	r3, [r7, #32]
 8004f1a:	e7fe      	b.n	8004f1a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d109      	bne.n	8004f36 <xTaskCreateStatic+0x42>
 8004f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f26:	f383 8811 	msr	BASEPRI, r3
 8004f2a:	f3bf 8f6f 	isb	sy
 8004f2e:	f3bf 8f4f 	dsb	sy
 8004f32:	61fb      	str	r3, [r7, #28]
 8004f34:	e7fe      	b.n	8004f34 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004f36:	235c      	movs	r3, #92	; 0x5c
 8004f38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	2b5c      	cmp	r3, #92	; 0x5c
 8004f3e:	d009      	beq.n	8004f54 <xTaskCreateStatic+0x60>
 8004f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f44:	f383 8811 	msr	BASEPRI, r3
 8004f48:	f3bf 8f6f 	isb	sy
 8004f4c:	f3bf 8f4f 	dsb	sy
 8004f50:	61bb      	str	r3, [r7, #24]
 8004f52:	e7fe      	b.n	8004f52 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004f54:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d01e      	beq.n	8004f9a <xTaskCreateStatic+0xa6>
 8004f5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d01b      	beq.n	8004f9a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f64:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f68:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f6a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6e:	2202      	movs	r2, #2
 8004f70:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004f74:	2300      	movs	r3, #0
 8004f76:	9303      	str	r3, [sp, #12]
 8004f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7a:	9302      	str	r3, [sp, #8]
 8004f7c:	f107 0314 	add.w	r3, r7, #20
 8004f80:	9301      	str	r3, [sp, #4]
 8004f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	68b9      	ldr	r1, [r7, #8]
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 f850 	bl	8005032 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f94:	f000 f8dc 	bl	8005150 <prvAddNewTaskToReadyList>
 8004f98:	e001      	b.n	8004f9e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004f9e:	697b      	ldr	r3, [r7, #20]
	}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3728      	adds	r7, #40	; 0x28
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b08c      	sub	sp, #48	; 0x30
 8004fac:	af04      	add	r7, sp, #16
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	603b      	str	r3, [r7, #0]
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004fb8:	88fb      	ldrh	r3, [r7, #6]
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f001 fccf 	bl	8006960 <pvPortMalloc>
 8004fc2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00e      	beq.n	8004fe8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004fca:	205c      	movs	r0, #92	; 0x5c
 8004fcc:	f001 fcc8 	bl	8006960 <pvPortMalloc>
 8004fd0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d003      	beq.n	8004fe0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	631a      	str	r2, [r3, #48]	; 0x30
 8004fde:	e005      	b.n	8004fec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004fe0:	6978      	ldr	r0, [r7, #20]
 8004fe2:	f001 fd7f 	bl	8006ae4 <vPortFree>
 8004fe6:	e001      	b.n	8004fec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d017      	beq.n	8005022 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004ffa:	88fa      	ldrh	r2, [r7, #6]
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	9303      	str	r3, [sp, #12]
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	9302      	str	r3, [sp, #8]
 8005004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005006:	9301      	str	r3, [sp, #4]
 8005008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	68b9      	ldr	r1, [r7, #8]
 8005010:	68f8      	ldr	r0, [r7, #12]
 8005012:	f000 f80e 	bl	8005032 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005016:	69f8      	ldr	r0, [r7, #28]
 8005018:	f000 f89a 	bl	8005150 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800501c:	2301      	movs	r3, #1
 800501e:	61bb      	str	r3, [r7, #24]
 8005020:	e002      	b.n	8005028 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005022:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005026:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005028:	69bb      	ldr	r3, [r7, #24]
	}
 800502a:	4618      	mov	r0, r3
 800502c:	3720      	adds	r7, #32
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005032:	b580      	push	{r7, lr}
 8005034:	b088      	sub	sp, #32
 8005036:	af00      	add	r7, sp, #0
 8005038:	60f8      	str	r0, [r7, #12]
 800503a:	60b9      	str	r1, [r7, #8]
 800503c:	607a      	str	r2, [r7, #4]
 800503e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005042:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	461a      	mov	r2, r3
 800504a:	21a5      	movs	r1, #165	; 0xa5
 800504c:	f001 fe93 	bl	8006d76 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005052:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800505a:	3b01      	subs	r3, #1
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4413      	add	r3, r2
 8005060:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	f023 0307 	bic.w	r3, r3, #7
 8005068:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	f003 0307 	and.w	r3, r3, #7
 8005070:	2b00      	cmp	r3, #0
 8005072:	d009      	beq.n	8005088 <prvInitialiseNewTask+0x56>
 8005074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005078:	f383 8811 	msr	BASEPRI, r3
 800507c:	f3bf 8f6f 	isb	sy
 8005080:	f3bf 8f4f 	dsb	sy
 8005084:	617b      	str	r3, [r7, #20]
 8005086:	e7fe      	b.n	8005086 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d01f      	beq.n	80050ce <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800508e:	2300      	movs	r3, #0
 8005090:	61fb      	str	r3, [r7, #28]
 8005092:	e012      	b.n	80050ba <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005094:	68ba      	ldr	r2, [r7, #8]
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	4413      	add	r3, r2
 800509a:	7819      	ldrb	r1, [r3, #0]
 800509c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	4413      	add	r3, r2
 80050a2:	3334      	adds	r3, #52	; 0x34
 80050a4:	460a      	mov	r2, r1
 80050a6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80050a8:	68ba      	ldr	r2, [r7, #8]
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	4413      	add	r3, r2
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d006      	beq.n	80050c2 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	3301      	adds	r3, #1
 80050b8:	61fb      	str	r3, [r7, #28]
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	2b0f      	cmp	r3, #15
 80050be:	d9e9      	bls.n	8005094 <prvInitialiseNewTask+0x62>
 80050c0:	e000      	b.n	80050c4 <prvInitialiseNewTask+0x92>
			{
				break;
 80050c2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80050c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050cc:	e003      	b.n	80050d6 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80050ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80050d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d8:	2b37      	cmp	r3, #55	; 0x37
 80050da:	d901      	bls.n	80050e0 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80050dc:	2337      	movs	r3, #55	; 0x37
 80050de:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80050e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050e4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80050e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050ea:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80050ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ee:	2200      	movs	r2, #0
 80050f0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80050f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f4:	3304      	adds	r3, #4
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7fe fe7a 	bl	8003df0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80050fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fe:	3318      	adds	r3, #24
 8005100:	4618      	mov	r0, r3
 8005102:	f7fe fe75 	bl	8003df0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005108:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800510a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800510c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800510e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005114:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005118:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800511a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800511c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800511e:	2200      	movs	r2, #0
 8005120:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005124:	2200      	movs	r2, #0
 8005126:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	68f9      	ldr	r1, [r7, #12]
 800512e:	69b8      	ldr	r0, [r7, #24]
 8005130:	f001 f9d4 	bl	80064dc <pxPortInitialiseStack>
 8005134:	4602      	mov	r2, r0
 8005136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005138:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800513a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005142:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005146:	bf00      	nop
 8005148:	3720      	adds	r7, #32
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005158:	f001 fae8 	bl	800672c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800515c:	4b2d      	ldr	r3, [pc, #180]	; (8005214 <prvAddNewTaskToReadyList+0xc4>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	3301      	adds	r3, #1
 8005162:	4a2c      	ldr	r2, [pc, #176]	; (8005214 <prvAddNewTaskToReadyList+0xc4>)
 8005164:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005166:	4b2c      	ldr	r3, [pc, #176]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d109      	bne.n	8005182 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800516e:	4a2a      	ldr	r2, [pc, #168]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005174:	4b27      	ldr	r3, [pc, #156]	; (8005214 <prvAddNewTaskToReadyList+0xc4>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d110      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800517c:	f000 fbd4 	bl	8005928 <prvInitialiseTaskLists>
 8005180:	e00d      	b.n	800519e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005182:	4b26      	ldr	r3, [pc, #152]	; (800521c <prvAddNewTaskToReadyList+0xcc>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800518a:	4b23      	ldr	r3, [pc, #140]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005194:	429a      	cmp	r2, r3
 8005196:	d802      	bhi.n	800519e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005198:	4a1f      	ldr	r2, [pc, #124]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800519e:	4b20      	ldr	r3, [pc, #128]	; (8005220 <prvAddNewTaskToReadyList+0xd0>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	3301      	adds	r3, #1
 80051a4:	4a1e      	ldr	r2, [pc, #120]	; (8005220 <prvAddNewTaskToReadyList+0xd0>)
 80051a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80051a8:	4b1d      	ldr	r3, [pc, #116]	; (8005220 <prvAddNewTaskToReadyList+0xd0>)
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051b4:	4b1b      	ldr	r3, [pc, #108]	; (8005224 <prvAddNewTaskToReadyList+0xd4>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d903      	bls.n	80051c4 <prvAddNewTaskToReadyList+0x74>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c0:	4a18      	ldr	r2, [pc, #96]	; (8005224 <prvAddNewTaskToReadyList+0xd4>)
 80051c2:	6013      	str	r3, [r2, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051c8:	4613      	mov	r3, r2
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	4413      	add	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	4a15      	ldr	r2, [pc, #84]	; (8005228 <prvAddNewTaskToReadyList+0xd8>)
 80051d2:	441a      	add	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	3304      	adds	r3, #4
 80051d8:	4619      	mov	r1, r3
 80051da:	4610      	mov	r0, r2
 80051dc:	f7fe fe15 	bl	8003e0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80051e0:	f001 fad2 	bl	8006788 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80051e4:	4b0d      	ldr	r3, [pc, #52]	; (800521c <prvAddNewTaskToReadyList+0xcc>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d00e      	beq.n	800520a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80051ec:	4b0a      	ldr	r3, [pc, #40]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d207      	bcs.n	800520a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80051fa:	4b0c      	ldr	r3, [pc, #48]	; (800522c <prvAddNewTaskToReadyList+0xdc>)
 80051fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005200:	601a      	str	r2, [r3, #0]
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800520a:	bf00      	nop
 800520c:	3708      	adds	r7, #8
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	20000c24 	.word	0x20000c24
 8005218:	20000750 	.word	0x20000750
 800521c:	20000c30 	.word	0x20000c30
 8005220:	20000c40 	.word	0x20000c40
 8005224:	20000c2c 	.word	0x20000c2c
 8005228:	20000754 	.word	0x20000754
 800522c:	e000ed04 	.word	0xe000ed04

08005230 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b08a      	sub	sp, #40	; 0x28
 8005234:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005236:	2300      	movs	r3, #0
 8005238:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800523a:	2300      	movs	r3, #0
 800523c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800523e:	463a      	mov	r2, r7
 8005240:	1d39      	adds	r1, r7, #4
 8005242:	f107 0308 	add.w	r3, r7, #8
 8005246:	4618      	mov	r0, r3
 8005248:	f7fe fd7e 	bl	8003d48 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800524c:	6839      	ldr	r1, [r7, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	68ba      	ldr	r2, [r7, #8]
 8005252:	9202      	str	r2, [sp, #8]
 8005254:	9301      	str	r3, [sp, #4]
 8005256:	2300      	movs	r3, #0
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	2300      	movs	r3, #0
 800525c:	460a      	mov	r2, r1
 800525e:	4920      	ldr	r1, [pc, #128]	; (80052e0 <vTaskStartScheduler+0xb0>)
 8005260:	4820      	ldr	r0, [pc, #128]	; (80052e4 <vTaskStartScheduler+0xb4>)
 8005262:	f7ff fe47 	bl	8004ef4 <xTaskCreateStatic>
 8005266:	4602      	mov	r2, r0
 8005268:	4b1f      	ldr	r3, [pc, #124]	; (80052e8 <vTaskStartScheduler+0xb8>)
 800526a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800526c:	4b1e      	ldr	r3, [pc, #120]	; (80052e8 <vTaskStartScheduler+0xb8>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d002      	beq.n	800527a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005274:	2301      	movs	r3, #1
 8005276:	617b      	str	r3, [r7, #20]
 8005278:	e001      	b.n	800527e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800527a:	2300      	movs	r3, #0
 800527c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	2b01      	cmp	r3, #1
 8005282:	d102      	bne.n	800528a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005284:	f000 fde4 	bl	8005e50 <xTimerCreateTimerTask>
 8005288:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d115      	bne.n	80052bc <vTaskStartScheduler+0x8c>
 8005290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005294:	f383 8811 	msr	BASEPRI, r3
 8005298:	f3bf 8f6f 	isb	sy
 800529c:	f3bf 8f4f 	dsb	sy
 80052a0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80052a2:	4b12      	ldr	r3, [pc, #72]	; (80052ec <vTaskStartScheduler+0xbc>)
 80052a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80052a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80052aa:	4b11      	ldr	r3, [pc, #68]	; (80052f0 <vTaskStartScheduler+0xc0>)
 80052ac:	2201      	movs	r2, #1
 80052ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80052b0:	4b10      	ldr	r3, [pc, #64]	; (80052f4 <vTaskStartScheduler+0xc4>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80052b6:	f001 f99b 	bl	80065f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80052ba:	e00d      	b.n	80052d8 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80052c2:	d109      	bne.n	80052d8 <vTaskStartScheduler+0xa8>
 80052c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c8:	f383 8811 	msr	BASEPRI, r3
 80052cc:	f3bf 8f6f 	isb	sy
 80052d0:	f3bf 8f4f 	dsb	sy
 80052d4:	60fb      	str	r3, [r7, #12]
 80052d6:	e7fe      	b.n	80052d6 <vTaskStartScheduler+0xa6>
}
 80052d8:	bf00      	nop
 80052da:	3718      	adds	r7, #24
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	08007d9c 	.word	0x08007d9c
 80052e4:	080058f9 	.word	0x080058f9
 80052e8:	20000c48 	.word	0x20000c48
 80052ec:	20000c44 	.word	0x20000c44
 80052f0:	20000c30 	.word	0x20000c30
 80052f4:	20000c28 	.word	0x20000c28

080052f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80052f8:	b480      	push	{r7}
 80052fa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80052fc:	4b04      	ldr	r3, [pc, #16]	; (8005310 <vTaskSuspendAll+0x18>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	3301      	adds	r3, #1
 8005302:	4a03      	ldr	r2, [pc, #12]	; (8005310 <vTaskSuspendAll+0x18>)
 8005304:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8005306:	bf00      	nop
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr
 8005310:	20000c4c 	.word	0x20000c4c

08005314 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800531a:	2300      	movs	r3, #0
 800531c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800531e:	2300      	movs	r3, #0
 8005320:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005322:	4b41      	ldr	r3, [pc, #260]	; (8005428 <xTaskResumeAll+0x114>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d109      	bne.n	800533e <xTaskResumeAll+0x2a>
 800532a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800532e:	f383 8811 	msr	BASEPRI, r3
 8005332:	f3bf 8f6f 	isb	sy
 8005336:	f3bf 8f4f 	dsb	sy
 800533a:	603b      	str	r3, [r7, #0]
 800533c:	e7fe      	b.n	800533c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800533e:	f001 f9f5 	bl	800672c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005342:	4b39      	ldr	r3, [pc, #228]	; (8005428 <xTaskResumeAll+0x114>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	3b01      	subs	r3, #1
 8005348:	4a37      	ldr	r2, [pc, #220]	; (8005428 <xTaskResumeAll+0x114>)
 800534a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800534c:	4b36      	ldr	r3, [pc, #216]	; (8005428 <xTaskResumeAll+0x114>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d162      	bne.n	800541a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005354:	4b35      	ldr	r3, [pc, #212]	; (800542c <xTaskResumeAll+0x118>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d05e      	beq.n	800541a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800535c:	e02f      	b.n	80053be <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800535e:	4b34      	ldr	r3, [pc, #208]	; (8005430 <xTaskResumeAll+0x11c>)
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	3318      	adds	r3, #24
 800536a:	4618      	mov	r0, r3
 800536c:	f7fe fdaa 	bl	8003ec4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	3304      	adds	r3, #4
 8005374:	4618      	mov	r0, r3
 8005376:	f7fe fda5 	bl	8003ec4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800537e:	4b2d      	ldr	r3, [pc, #180]	; (8005434 <xTaskResumeAll+0x120>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	429a      	cmp	r2, r3
 8005384:	d903      	bls.n	800538e <xTaskResumeAll+0x7a>
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800538a:	4a2a      	ldr	r2, [pc, #168]	; (8005434 <xTaskResumeAll+0x120>)
 800538c:	6013      	str	r3, [r2, #0]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005392:	4613      	mov	r3, r2
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	4413      	add	r3, r2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	4a27      	ldr	r2, [pc, #156]	; (8005438 <xTaskResumeAll+0x124>)
 800539c:	441a      	add	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	3304      	adds	r3, #4
 80053a2:	4619      	mov	r1, r3
 80053a4:	4610      	mov	r0, r2
 80053a6:	f7fe fd30 	bl	8003e0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053ae:	4b23      	ldr	r3, [pc, #140]	; (800543c <xTaskResumeAll+0x128>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d302      	bcc.n	80053be <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80053b8:	4b21      	ldr	r3, [pc, #132]	; (8005440 <xTaskResumeAll+0x12c>)
 80053ba:	2201      	movs	r2, #1
 80053bc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053be:	4b1c      	ldr	r3, [pc, #112]	; (8005430 <xTaskResumeAll+0x11c>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d1cb      	bne.n	800535e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d001      	beq.n	80053d0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80053cc:	f000 fb46 	bl	8005a5c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80053d0:	4b1c      	ldr	r3, [pc, #112]	; (8005444 <xTaskResumeAll+0x130>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d010      	beq.n	80053fe <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80053dc:	f000 f846 	bl	800546c <xTaskIncrementTick>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d002      	beq.n	80053ec <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80053e6:	4b16      	ldr	r3, [pc, #88]	; (8005440 <xTaskResumeAll+0x12c>)
 80053e8:	2201      	movs	r2, #1
 80053ea:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	3b01      	subs	r3, #1
 80053f0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d1f1      	bne.n	80053dc <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80053f8:	4b12      	ldr	r3, [pc, #72]	; (8005444 <xTaskResumeAll+0x130>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80053fe:	4b10      	ldr	r3, [pc, #64]	; (8005440 <xTaskResumeAll+0x12c>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d009      	beq.n	800541a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005406:	2301      	movs	r3, #1
 8005408:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800540a:	4b0f      	ldr	r3, [pc, #60]	; (8005448 <xTaskResumeAll+0x134>)
 800540c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005410:	601a      	str	r2, [r3, #0]
 8005412:	f3bf 8f4f 	dsb	sy
 8005416:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800541a:	f001 f9b5 	bl	8006788 <vPortExitCritical>

	return xAlreadyYielded;
 800541e:	68bb      	ldr	r3, [r7, #8]
}
 8005420:	4618      	mov	r0, r3
 8005422:	3710      	adds	r7, #16
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	20000c4c 	.word	0x20000c4c
 800542c:	20000c24 	.word	0x20000c24
 8005430:	20000be4 	.word	0x20000be4
 8005434:	20000c2c 	.word	0x20000c2c
 8005438:	20000754 	.word	0x20000754
 800543c:	20000750 	.word	0x20000750
 8005440:	20000c38 	.word	0x20000c38
 8005444:	20000c34 	.word	0x20000c34
 8005448:	e000ed04 	.word	0xe000ed04

0800544c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800544c:	b480      	push	{r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005452:	4b05      	ldr	r3, [pc, #20]	; (8005468 <xTaskGetTickCount+0x1c>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005458:	687b      	ldr	r3, [r7, #4]
}
 800545a:	4618      	mov	r0, r3
 800545c:	370c      	adds	r7, #12
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	20000c28 	.word	0x20000c28

0800546c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b086      	sub	sp, #24
 8005470:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005472:	2300      	movs	r3, #0
 8005474:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005476:	4b4e      	ldr	r3, [pc, #312]	; (80055b0 <xTaskIncrementTick+0x144>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2b00      	cmp	r3, #0
 800547c:	f040 8088 	bne.w	8005590 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005480:	4b4c      	ldr	r3, [pc, #304]	; (80055b4 <xTaskIncrementTick+0x148>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	3301      	adds	r3, #1
 8005486:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005488:	4a4a      	ldr	r2, [pc, #296]	; (80055b4 <xTaskIncrementTick+0x148>)
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d11f      	bne.n	80054d4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005494:	4b48      	ldr	r3, [pc, #288]	; (80055b8 <xTaskIncrementTick+0x14c>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d009      	beq.n	80054b2 <xTaskIncrementTick+0x46>
 800549e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a2:	f383 8811 	msr	BASEPRI, r3
 80054a6:	f3bf 8f6f 	isb	sy
 80054aa:	f3bf 8f4f 	dsb	sy
 80054ae:	603b      	str	r3, [r7, #0]
 80054b0:	e7fe      	b.n	80054b0 <xTaskIncrementTick+0x44>
 80054b2:	4b41      	ldr	r3, [pc, #260]	; (80055b8 <xTaskIncrementTick+0x14c>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	60fb      	str	r3, [r7, #12]
 80054b8:	4b40      	ldr	r3, [pc, #256]	; (80055bc <xTaskIncrementTick+0x150>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a3e      	ldr	r2, [pc, #248]	; (80055b8 <xTaskIncrementTick+0x14c>)
 80054be:	6013      	str	r3, [r2, #0]
 80054c0:	4a3e      	ldr	r2, [pc, #248]	; (80055bc <xTaskIncrementTick+0x150>)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6013      	str	r3, [r2, #0]
 80054c6:	4b3e      	ldr	r3, [pc, #248]	; (80055c0 <xTaskIncrementTick+0x154>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	3301      	adds	r3, #1
 80054cc:	4a3c      	ldr	r2, [pc, #240]	; (80055c0 <xTaskIncrementTick+0x154>)
 80054ce:	6013      	str	r3, [r2, #0]
 80054d0:	f000 fac4 	bl	8005a5c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80054d4:	4b3b      	ldr	r3, [pc, #236]	; (80055c4 <xTaskIncrementTick+0x158>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	693a      	ldr	r2, [r7, #16]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d349      	bcc.n	8005572 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054de:	4b36      	ldr	r3, [pc, #216]	; (80055b8 <xTaskIncrementTick+0x14c>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d104      	bne.n	80054f2 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054e8:	4b36      	ldr	r3, [pc, #216]	; (80055c4 <xTaskIncrementTick+0x158>)
 80054ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80054ee:	601a      	str	r2, [r3, #0]
					break;
 80054f0:	e03f      	b.n	8005572 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054f2:	4b31      	ldr	r3, [pc, #196]	; (80055b8 <xTaskIncrementTick+0x14c>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	429a      	cmp	r2, r3
 8005508:	d203      	bcs.n	8005512 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800550a:	4a2e      	ldr	r2, [pc, #184]	; (80055c4 <xTaskIncrementTick+0x158>)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005510:	e02f      	b.n	8005572 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	3304      	adds	r3, #4
 8005516:	4618      	mov	r0, r3
 8005518:	f7fe fcd4 	bl	8003ec4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005520:	2b00      	cmp	r3, #0
 8005522:	d004      	beq.n	800552e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	3318      	adds	r3, #24
 8005528:	4618      	mov	r0, r3
 800552a:	f7fe fccb 	bl	8003ec4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005532:	4b25      	ldr	r3, [pc, #148]	; (80055c8 <xTaskIncrementTick+0x15c>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	429a      	cmp	r2, r3
 8005538:	d903      	bls.n	8005542 <xTaskIncrementTick+0xd6>
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553e:	4a22      	ldr	r2, [pc, #136]	; (80055c8 <xTaskIncrementTick+0x15c>)
 8005540:	6013      	str	r3, [r2, #0]
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005546:	4613      	mov	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	4413      	add	r3, r2
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	4a1f      	ldr	r2, [pc, #124]	; (80055cc <xTaskIncrementTick+0x160>)
 8005550:	441a      	add	r2, r3
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	3304      	adds	r3, #4
 8005556:	4619      	mov	r1, r3
 8005558:	4610      	mov	r0, r2
 800555a:	f7fe fc56 	bl	8003e0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005562:	4b1b      	ldr	r3, [pc, #108]	; (80055d0 <xTaskIncrementTick+0x164>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005568:	429a      	cmp	r2, r3
 800556a:	d3b8      	bcc.n	80054de <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800556c:	2301      	movs	r3, #1
 800556e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005570:	e7b5      	b.n	80054de <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005572:	4b17      	ldr	r3, [pc, #92]	; (80055d0 <xTaskIncrementTick+0x164>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005578:	4914      	ldr	r1, [pc, #80]	; (80055cc <xTaskIncrementTick+0x160>)
 800557a:	4613      	mov	r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	4413      	add	r3, r2
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	440b      	add	r3, r1
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2b01      	cmp	r3, #1
 8005588:	d907      	bls.n	800559a <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800558a:	2301      	movs	r3, #1
 800558c:	617b      	str	r3, [r7, #20]
 800558e:	e004      	b.n	800559a <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005590:	4b10      	ldr	r3, [pc, #64]	; (80055d4 <xTaskIncrementTick+0x168>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	3301      	adds	r3, #1
 8005596:	4a0f      	ldr	r2, [pc, #60]	; (80055d4 <xTaskIncrementTick+0x168>)
 8005598:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800559a:	4b0f      	ldr	r3, [pc, #60]	; (80055d8 <xTaskIncrementTick+0x16c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 80055a2:	2301      	movs	r3, #1
 80055a4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80055a6:	697b      	ldr	r3, [r7, #20]
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3718      	adds	r7, #24
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	20000c4c 	.word	0x20000c4c
 80055b4:	20000c28 	.word	0x20000c28
 80055b8:	20000bdc 	.word	0x20000bdc
 80055bc:	20000be0 	.word	0x20000be0
 80055c0:	20000c3c 	.word	0x20000c3c
 80055c4:	20000c44 	.word	0x20000c44
 80055c8:	20000c2c 	.word	0x20000c2c
 80055cc:	20000754 	.word	0x20000754
 80055d0:	20000750 	.word	0x20000750
 80055d4:	20000c34 	.word	0x20000c34
 80055d8:	20000c38 	.word	0x20000c38

080055dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80055e2:	4b27      	ldr	r3, [pc, #156]	; (8005680 <vTaskSwitchContext+0xa4>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d003      	beq.n	80055f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80055ea:	4b26      	ldr	r3, [pc, #152]	; (8005684 <vTaskSwitchContext+0xa8>)
 80055ec:	2201      	movs	r2, #1
 80055ee:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80055f0:	e040      	b.n	8005674 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80055f2:	4b24      	ldr	r3, [pc, #144]	; (8005684 <vTaskSwitchContext+0xa8>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055f8:	4b23      	ldr	r3, [pc, #140]	; (8005688 <vTaskSwitchContext+0xac>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	60fb      	str	r3, [r7, #12]
 80055fe:	e00f      	b.n	8005620 <vTaskSwitchContext+0x44>
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d109      	bne.n	800561a <vTaskSwitchContext+0x3e>
 8005606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800560a:	f383 8811 	msr	BASEPRI, r3
 800560e:	f3bf 8f6f 	isb	sy
 8005612:	f3bf 8f4f 	dsb	sy
 8005616:	607b      	str	r3, [r7, #4]
 8005618:	e7fe      	b.n	8005618 <vTaskSwitchContext+0x3c>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	3b01      	subs	r3, #1
 800561e:	60fb      	str	r3, [r7, #12]
 8005620:	491a      	ldr	r1, [pc, #104]	; (800568c <vTaskSwitchContext+0xb0>)
 8005622:	68fa      	ldr	r2, [r7, #12]
 8005624:	4613      	mov	r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	440b      	add	r3, r1
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d0e5      	beq.n	8005600 <vTaskSwitchContext+0x24>
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	4613      	mov	r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	4413      	add	r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	4a13      	ldr	r2, [pc, #76]	; (800568c <vTaskSwitchContext+0xb0>)
 8005640:	4413      	add	r3, r2
 8005642:	60bb      	str	r3, [r7, #8]
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	685a      	ldr	r2, [r3, #4]
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	605a      	str	r2, [r3, #4]
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	685a      	ldr	r2, [r3, #4]
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	3308      	adds	r3, #8
 8005656:	429a      	cmp	r2, r3
 8005658:	d104      	bne.n	8005664 <vTaskSwitchContext+0x88>
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	685a      	ldr	r2, [r3, #4]
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	605a      	str	r2, [r3, #4]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	4a09      	ldr	r2, [pc, #36]	; (8005690 <vTaskSwitchContext+0xb4>)
 800566c:	6013      	str	r3, [r2, #0]
 800566e:	4a06      	ldr	r2, [pc, #24]	; (8005688 <vTaskSwitchContext+0xac>)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6013      	str	r3, [r2, #0]
}
 8005674:	bf00      	nop
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr
 8005680:	20000c4c 	.word	0x20000c4c
 8005684:	20000c38 	.word	0x20000c38
 8005688:	20000c2c 	.word	0x20000c2c
 800568c:	20000754 	.word	0x20000754
 8005690:	20000750 	.word	0x20000750

08005694 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d109      	bne.n	80056b8 <vTaskPlaceOnEventList+0x24>
 80056a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a8:	f383 8811 	msr	BASEPRI, r3
 80056ac:	f3bf 8f6f 	isb	sy
 80056b0:	f3bf 8f4f 	dsb	sy
 80056b4:	60fb      	str	r3, [r7, #12]
 80056b6:	e7fe      	b.n	80056b6 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056b8:	4b07      	ldr	r3, [pc, #28]	; (80056d8 <vTaskPlaceOnEventList+0x44>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3318      	adds	r3, #24
 80056be:	4619      	mov	r1, r3
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f7fe fbc6 	bl	8003e52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80056c6:	2101      	movs	r1, #1
 80056c8:	6838      	ldr	r0, [r7, #0]
 80056ca:	f000 fb6d 	bl	8005da8 <prvAddCurrentTaskToDelayedList>
}
 80056ce:	bf00      	nop
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	20000750 	.word	0x20000750

080056dc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b086      	sub	sp, #24
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d109      	bne.n	8005702 <vTaskPlaceOnEventListRestricted+0x26>
 80056ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f2:	f383 8811 	msr	BASEPRI, r3
 80056f6:	f3bf 8f6f 	isb	sy
 80056fa:	f3bf 8f4f 	dsb	sy
 80056fe:	617b      	str	r3, [r7, #20]
 8005700:	e7fe      	b.n	8005700 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005702:	4b0a      	ldr	r3, [pc, #40]	; (800572c <vTaskPlaceOnEventListRestricted+0x50>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	3318      	adds	r3, #24
 8005708:	4619      	mov	r1, r3
 800570a:	68f8      	ldr	r0, [r7, #12]
 800570c:	f7fe fb7d 	bl	8003e0a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d002      	beq.n	800571c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8005716:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800571a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800571c:	6879      	ldr	r1, [r7, #4]
 800571e:	68b8      	ldr	r0, [r7, #8]
 8005720:	f000 fb42 	bl	8005da8 <prvAddCurrentTaskToDelayedList>
	}
 8005724:	bf00      	nop
 8005726:	3718      	adds	r7, #24
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}
 800572c:	20000750 	.word	0x20000750

08005730 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b086      	sub	sp, #24
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d109      	bne.n	800575a <xTaskRemoveFromEventList+0x2a>
 8005746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800574a:	f383 8811 	msr	BASEPRI, r3
 800574e:	f3bf 8f6f 	isb	sy
 8005752:	f3bf 8f4f 	dsb	sy
 8005756:	60fb      	str	r3, [r7, #12]
 8005758:	e7fe      	b.n	8005758 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	3318      	adds	r3, #24
 800575e:	4618      	mov	r0, r3
 8005760:	f7fe fbb0 	bl	8003ec4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005764:	4b1d      	ldr	r3, [pc, #116]	; (80057dc <xTaskRemoveFromEventList+0xac>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d11d      	bne.n	80057a8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	3304      	adds	r3, #4
 8005770:	4618      	mov	r0, r3
 8005772:	f7fe fba7 	bl	8003ec4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800577a:	4b19      	ldr	r3, [pc, #100]	; (80057e0 <xTaskRemoveFromEventList+0xb0>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	429a      	cmp	r2, r3
 8005780:	d903      	bls.n	800578a <xTaskRemoveFromEventList+0x5a>
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005786:	4a16      	ldr	r2, [pc, #88]	; (80057e0 <xTaskRemoveFromEventList+0xb0>)
 8005788:	6013      	str	r3, [r2, #0]
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800578e:	4613      	mov	r3, r2
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	4413      	add	r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	4a13      	ldr	r2, [pc, #76]	; (80057e4 <xTaskRemoveFromEventList+0xb4>)
 8005798:	441a      	add	r2, r3
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	3304      	adds	r3, #4
 800579e:	4619      	mov	r1, r3
 80057a0:	4610      	mov	r0, r2
 80057a2:	f7fe fb32 	bl	8003e0a <vListInsertEnd>
 80057a6:	e005      	b.n	80057b4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	3318      	adds	r3, #24
 80057ac:	4619      	mov	r1, r3
 80057ae:	480e      	ldr	r0, [pc, #56]	; (80057e8 <xTaskRemoveFromEventList+0xb8>)
 80057b0:	f7fe fb2b 	bl	8003e0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057b8:	4b0c      	ldr	r3, [pc, #48]	; (80057ec <xTaskRemoveFromEventList+0xbc>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057be:	429a      	cmp	r2, r3
 80057c0:	d905      	bls.n	80057ce <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80057c2:	2301      	movs	r3, #1
 80057c4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80057c6:	4b0a      	ldr	r3, [pc, #40]	; (80057f0 <xTaskRemoveFromEventList+0xc0>)
 80057c8:	2201      	movs	r2, #1
 80057ca:	601a      	str	r2, [r3, #0]
 80057cc:	e001      	b.n	80057d2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80057ce:	2300      	movs	r3, #0
 80057d0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80057d2:	697b      	ldr	r3, [r7, #20]
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3718      	adds	r7, #24
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	20000c4c 	.word	0x20000c4c
 80057e0:	20000c2c 	.word	0x20000c2c
 80057e4:	20000754 	.word	0x20000754
 80057e8:	20000be4 	.word	0x20000be4
 80057ec:	20000750 	.word	0x20000750
 80057f0:	20000c38 	.word	0x20000c38

080057f4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80057f4:	b480      	push	{r7}
 80057f6:	b083      	sub	sp, #12
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80057fc:	4b06      	ldr	r3, [pc, #24]	; (8005818 <vTaskInternalSetTimeOutState+0x24>)
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005804:	4b05      	ldr	r3, [pc, #20]	; (800581c <vTaskInternalSetTimeOutState+0x28>)
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	605a      	str	r2, [r3, #4]
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr
 8005818:	20000c3c 	.word	0x20000c3c
 800581c:	20000c28 	.word	0x20000c28

08005820 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b088      	sub	sp, #32
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d109      	bne.n	8005844 <xTaskCheckForTimeOut+0x24>
 8005830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005834:	f383 8811 	msr	BASEPRI, r3
 8005838:	f3bf 8f6f 	isb	sy
 800583c:	f3bf 8f4f 	dsb	sy
 8005840:	613b      	str	r3, [r7, #16]
 8005842:	e7fe      	b.n	8005842 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d109      	bne.n	800585e <xTaskCheckForTimeOut+0x3e>
 800584a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800584e:	f383 8811 	msr	BASEPRI, r3
 8005852:	f3bf 8f6f 	isb	sy
 8005856:	f3bf 8f4f 	dsb	sy
 800585a:	60fb      	str	r3, [r7, #12]
 800585c:	e7fe      	b.n	800585c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800585e:	f000 ff65 	bl	800672c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005862:	4b1d      	ldr	r3, [pc, #116]	; (80058d8 <xTaskCheckForTimeOut+0xb8>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	69ba      	ldr	r2, [r7, #24]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800587a:	d102      	bne.n	8005882 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800587c:	2300      	movs	r3, #0
 800587e:	61fb      	str	r3, [r7, #28]
 8005880:	e023      	b.n	80058ca <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	4b15      	ldr	r3, [pc, #84]	; (80058dc <xTaskCheckForTimeOut+0xbc>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	429a      	cmp	r2, r3
 800588c:	d007      	beq.n	800589e <xTaskCheckForTimeOut+0x7e>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	69ba      	ldr	r2, [r7, #24]
 8005894:	429a      	cmp	r2, r3
 8005896:	d302      	bcc.n	800589e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005898:	2301      	movs	r3, #1
 800589a:	61fb      	str	r3, [r7, #28]
 800589c:	e015      	b.n	80058ca <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	697a      	ldr	r2, [r7, #20]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d20b      	bcs.n	80058c0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	1ad2      	subs	r2, r2, r3
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f7ff ff9d 	bl	80057f4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80058ba:	2300      	movs	r3, #0
 80058bc:	61fb      	str	r3, [r7, #28]
 80058be:	e004      	b.n	80058ca <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	2200      	movs	r2, #0
 80058c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80058c6:	2301      	movs	r3, #1
 80058c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80058ca:	f000 ff5d 	bl	8006788 <vPortExitCritical>

	return xReturn;
 80058ce:	69fb      	ldr	r3, [r7, #28]
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3720      	adds	r7, #32
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	20000c28 	.word	0x20000c28
 80058dc:	20000c3c 	.word	0x20000c3c

080058e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80058e0:	b480      	push	{r7}
 80058e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80058e4:	4b03      	ldr	r3, [pc, #12]	; (80058f4 <vTaskMissedYield+0x14>)
 80058e6:	2201      	movs	r2, #1
 80058e8:	601a      	str	r2, [r3, #0]
}
 80058ea:	bf00      	nop
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr
 80058f4:	20000c38 	.word	0x20000c38

080058f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005900:	f000 f852 	bl	80059a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005904:	4b06      	ldr	r3, [pc, #24]	; (8005920 <prvIdleTask+0x28>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2b01      	cmp	r3, #1
 800590a:	d9f9      	bls.n	8005900 <prvIdleTask+0x8>
			{
				taskYIELD();
 800590c:	4b05      	ldr	r3, [pc, #20]	; (8005924 <prvIdleTask+0x2c>)
 800590e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005912:	601a      	str	r2, [r3, #0]
 8005914:	f3bf 8f4f 	dsb	sy
 8005918:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800591c:	e7f0      	b.n	8005900 <prvIdleTask+0x8>
 800591e:	bf00      	nop
 8005920:	20000754 	.word	0x20000754
 8005924:	e000ed04 	.word	0xe000ed04

08005928 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800592e:	2300      	movs	r3, #0
 8005930:	607b      	str	r3, [r7, #4]
 8005932:	e00c      	b.n	800594e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	4613      	mov	r3, r2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	4a12      	ldr	r2, [pc, #72]	; (8005988 <prvInitialiseTaskLists+0x60>)
 8005940:	4413      	add	r3, r2
 8005942:	4618      	mov	r0, r3
 8005944:	f7fe fa34 	bl	8003db0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	3301      	adds	r3, #1
 800594c:	607b      	str	r3, [r7, #4]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b37      	cmp	r3, #55	; 0x37
 8005952:	d9ef      	bls.n	8005934 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005954:	480d      	ldr	r0, [pc, #52]	; (800598c <prvInitialiseTaskLists+0x64>)
 8005956:	f7fe fa2b 	bl	8003db0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800595a:	480d      	ldr	r0, [pc, #52]	; (8005990 <prvInitialiseTaskLists+0x68>)
 800595c:	f7fe fa28 	bl	8003db0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005960:	480c      	ldr	r0, [pc, #48]	; (8005994 <prvInitialiseTaskLists+0x6c>)
 8005962:	f7fe fa25 	bl	8003db0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005966:	480c      	ldr	r0, [pc, #48]	; (8005998 <prvInitialiseTaskLists+0x70>)
 8005968:	f7fe fa22 	bl	8003db0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800596c:	480b      	ldr	r0, [pc, #44]	; (800599c <prvInitialiseTaskLists+0x74>)
 800596e:	f7fe fa1f 	bl	8003db0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005972:	4b0b      	ldr	r3, [pc, #44]	; (80059a0 <prvInitialiseTaskLists+0x78>)
 8005974:	4a05      	ldr	r2, [pc, #20]	; (800598c <prvInitialiseTaskLists+0x64>)
 8005976:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005978:	4b0a      	ldr	r3, [pc, #40]	; (80059a4 <prvInitialiseTaskLists+0x7c>)
 800597a:	4a05      	ldr	r2, [pc, #20]	; (8005990 <prvInitialiseTaskLists+0x68>)
 800597c:	601a      	str	r2, [r3, #0]
}
 800597e:	bf00      	nop
 8005980:	3708      	adds	r7, #8
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	20000754 	.word	0x20000754
 800598c:	20000bb4 	.word	0x20000bb4
 8005990:	20000bc8 	.word	0x20000bc8
 8005994:	20000be4 	.word	0x20000be4
 8005998:	20000bf8 	.word	0x20000bf8
 800599c:	20000c10 	.word	0x20000c10
 80059a0:	20000bdc 	.word	0x20000bdc
 80059a4:	20000be0 	.word	0x20000be0

080059a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059ae:	e019      	b.n	80059e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80059b0:	f000 febc 	bl	800672c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059b4:	4b0f      	ldr	r3, [pc, #60]	; (80059f4 <prvCheckTasksWaitingTermination+0x4c>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	3304      	adds	r3, #4
 80059c0:	4618      	mov	r0, r3
 80059c2:	f7fe fa7f 	bl	8003ec4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80059c6:	4b0c      	ldr	r3, [pc, #48]	; (80059f8 <prvCheckTasksWaitingTermination+0x50>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	3b01      	subs	r3, #1
 80059cc:	4a0a      	ldr	r2, [pc, #40]	; (80059f8 <prvCheckTasksWaitingTermination+0x50>)
 80059ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80059d0:	4b0a      	ldr	r3, [pc, #40]	; (80059fc <prvCheckTasksWaitingTermination+0x54>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	3b01      	subs	r3, #1
 80059d6:	4a09      	ldr	r2, [pc, #36]	; (80059fc <prvCheckTasksWaitingTermination+0x54>)
 80059d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80059da:	f000 fed5 	bl	8006788 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 f80e 	bl	8005a00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059e4:	4b05      	ldr	r3, [pc, #20]	; (80059fc <prvCheckTasksWaitingTermination+0x54>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1e1      	bne.n	80059b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80059ec:	bf00      	nop
 80059ee:	3708      	adds	r7, #8
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	20000bf8 	.word	0x20000bf8
 80059f8:	20000c24 	.word	0x20000c24
 80059fc:	20000c0c 	.word	0x20000c0c

08005a00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d108      	bne.n	8005a24 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a16:	4618      	mov	r0, r3
 8005a18:	f001 f864 	bl	8006ae4 <vPortFree>
				vPortFree( pxTCB );
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f001 f861 	bl	8006ae4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a22:	e017      	b.n	8005a54 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d103      	bne.n	8005a36 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f001 f858 	bl	8006ae4 <vPortFree>
	}
 8005a34:	e00e      	b.n	8005a54 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d009      	beq.n	8005a54 <prvDeleteTCB+0x54>
 8005a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a44:	f383 8811 	msr	BASEPRI, r3
 8005a48:	f3bf 8f6f 	isb	sy
 8005a4c:	f3bf 8f4f 	dsb	sy
 8005a50:	60fb      	str	r3, [r7, #12]
 8005a52:	e7fe      	b.n	8005a52 <prvDeleteTCB+0x52>
	}
 8005a54:	bf00      	nop
 8005a56:	3710      	adds	r7, #16
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a62:	4b0c      	ldr	r3, [pc, #48]	; (8005a94 <prvResetNextTaskUnblockTime+0x38>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d104      	bne.n	8005a76 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a6c:	4b0a      	ldr	r3, [pc, #40]	; (8005a98 <prvResetNextTaskUnblockTime+0x3c>)
 8005a6e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005a72:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005a74:	e008      	b.n	8005a88 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a76:	4b07      	ldr	r3, [pc, #28]	; (8005a94 <prvResetNextTaskUnblockTime+0x38>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	4a04      	ldr	r2, [pc, #16]	; (8005a98 <prvResetNextTaskUnblockTime+0x3c>)
 8005a86:	6013      	str	r3, [r2, #0]
}
 8005a88:	bf00      	nop
 8005a8a:	370c      	adds	r7, #12
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr
 8005a94:	20000bdc 	.word	0x20000bdc
 8005a98:	20000c44 	.word	0x20000c44

08005a9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005aa2:	4b0b      	ldr	r3, [pc, #44]	; (8005ad0 <xTaskGetSchedulerState+0x34>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d102      	bne.n	8005ab0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	607b      	str	r3, [r7, #4]
 8005aae:	e008      	b.n	8005ac2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ab0:	4b08      	ldr	r3, [pc, #32]	; (8005ad4 <xTaskGetSchedulerState+0x38>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d102      	bne.n	8005abe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005ab8:	2302      	movs	r3, #2
 8005aba:	607b      	str	r3, [r7, #4]
 8005abc:	e001      	b.n	8005ac2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005ac2:	687b      	ldr	r3, [r7, #4]
	}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	370c      	adds	r7, #12
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr
 8005ad0:	20000c30 	.word	0x20000c30
 8005ad4:	20000c4c 	.word	0x20000c4c

08005ad8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d051      	beq.n	8005b92 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005af2:	4b2a      	ldr	r3, [pc, #168]	; (8005b9c <xTaskPriorityInherit+0xc4>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d241      	bcs.n	8005b80 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	699b      	ldr	r3, [r3, #24]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	db06      	blt.n	8005b12 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b04:	4b25      	ldr	r3, [pc, #148]	; (8005b9c <xTaskPriorityInherit+0xc4>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	6959      	ldr	r1, [r3, #20]
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	4413      	add	r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	4a1f      	ldr	r2, [pc, #124]	; (8005ba0 <xTaskPriorityInherit+0xc8>)
 8005b24:	4413      	add	r3, r2
 8005b26:	4299      	cmp	r1, r3
 8005b28:	d122      	bne.n	8005b70 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	3304      	adds	r3, #4
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fe f9c8 	bl	8003ec4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005b34:	4b19      	ldr	r3, [pc, #100]	; (8005b9c <xTaskPriorityInherit+0xc4>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b42:	4b18      	ldr	r3, [pc, #96]	; (8005ba4 <xTaskPriorityInherit+0xcc>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d903      	bls.n	8005b52 <xTaskPriorityInherit+0x7a>
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b4e:	4a15      	ldr	r2, [pc, #84]	; (8005ba4 <xTaskPriorityInherit+0xcc>)
 8005b50:	6013      	str	r3, [r2, #0]
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b56:	4613      	mov	r3, r2
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	4413      	add	r3, r2
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	4a10      	ldr	r2, [pc, #64]	; (8005ba0 <xTaskPriorityInherit+0xc8>)
 8005b60:	441a      	add	r2, r3
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	3304      	adds	r3, #4
 8005b66:	4619      	mov	r1, r3
 8005b68:	4610      	mov	r0, r2
 8005b6a:	f7fe f94e 	bl	8003e0a <vListInsertEnd>
 8005b6e:	e004      	b.n	8005b7a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005b70:	4b0a      	ldr	r3, [pc, #40]	; (8005b9c <xTaskPriorityInherit+0xc4>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	60fb      	str	r3, [r7, #12]
 8005b7e:	e008      	b.n	8005b92 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b84:	4b05      	ldr	r3, [pc, #20]	; (8005b9c <xTaskPriorityInherit+0xc4>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d201      	bcs.n	8005b92 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b92:	68fb      	ldr	r3, [r7, #12]
	}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3710      	adds	r7, #16
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	20000750 	.word	0x20000750
 8005ba0:	20000754 	.word	0x20000754
 8005ba4:	20000c2c 	.word	0x20000c2c

08005ba8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b086      	sub	sp, #24
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d054      	beq.n	8005c68 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005bbe:	4b2d      	ldr	r3, [pc, #180]	; (8005c74 <xTaskPriorityDisinherit+0xcc>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	693a      	ldr	r2, [r7, #16]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d009      	beq.n	8005bdc <xTaskPriorityDisinherit+0x34>
 8005bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bcc:	f383 8811 	msr	BASEPRI, r3
 8005bd0:	f3bf 8f6f 	isb	sy
 8005bd4:	f3bf 8f4f 	dsb	sy
 8005bd8:	60fb      	str	r3, [r7, #12]
 8005bda:	e7fe      	b.n	8005bda <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d109      	bne.n	8005bf8 <xTaskPriorityDisinherit+0x50>
 8005be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be8:	f383 8811 	msr	BASEPRI, r3
 8005bec:	f3bf 8f6f 	isb	sy
 8005bf0:	f3bf 8f4f 	dsb	sy
 8005bf4:	60bb      	str	r3, [r7, #8]
 8005bf6:	e7fe      	b.n	8005bf6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bfc:	1e5a      	subs	r2, r3, #1
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d02c      	beq.n	8005c68 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d128      	bne.n	8005c68 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	3304      	adds	r3, #4
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f7fe f952 	bl	8003ec4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c2c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c38:	4b0f      	ldr	r3, [pc, #60]	; (8005c78 <xTaskPriorityDisinherit+0xd0>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d903      	bls.n	8005c48 <xTaskPriorityDisinherit+0xa0>
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c44:	4a0c      	ldr	r2, [pc, #48]	; (8005c78 <xTaskPriorityDisinherit+0xd0>)
 8005c46:	6013      	str	r3, [r2, #0]
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	4413      	add	r3, r2
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	4a09      	ldr	r2, [pc, #36]	; (8005c7c <xTaskPriorityDisinherit+0xd4>)
 8005c56:	441a      	add	r2, r3
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	3304      	adds	r3, #4
 8005c5c:	4619      	mov	r1, r3
 8005c5e:	4610      	mov	r0, r2
 8005c60:	f7fe f8d3 	bl	8003e0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005c64:	2301      	movs	r3, #1
 8005c66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005c68:	697b      	ldr	r3, [r7, #20]
	}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3718      	adds	r7, #24
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	20000750 	.word	0x20000750
 8005c78:	20000c2c 	.word	0x20000c2c
 8005c7c:	20000754 	.word	0x20000754

08005c80 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b088      	sub	sp, #32
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d068      	beq.n	8005d6a <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d109      	bne.n	8005cb4 <vTaskPriorityDisinheritAfterTimeout+0x34>
 8005ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca4:	f383 8811 	msr	BASEPRI, r3
 8005ca8:	f3bf 8f6f 	isb	sy
 8005cac:	f3bf 8f4f 	dsb	sy
 8005cb0:	60fb      	str	r3, [r7, #12]
 8005cb2:	e7fe      	b.n	8005cb2 <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cb8:	683a      	ldr	r2, [r7, #0]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d902      	bls.n	8005cc4 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	61fb      	str	r3, [r7, #28]
 8005cc2:	e002      	b.n	8005cca <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cc8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005cca:	69bb      	ldr	r3, [r7, #24]
 8005ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cce:	69fa      	ldr	r2, [r7, #28]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d04a      	beq.n	8005d6a <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cd8:	697a      	ldr	r2, [r7, #20]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d145      	bne.n	8005d6a <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005cde:	4b25      	ldr	r3, [pc, #148]	; (8005d74 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	69ba      	ldr	r2, [r7, #24]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d109      	bne.n	8005cfc <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8005ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cec:	f383 8811 	msr	BASEPRI, r3
 8005cf0:	f3bf 8f6f 	isb	sy
 8005cf4:	f3bf 8f4f 	dsb	sy
 8005cf8:	60bb      	str	r3, [r7, #8]
 8005cfa:	e7fe      	b.n	8005cfa <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d00:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	69fa      	ldr	r2, [r7, #28]
 8005d06:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	699b      	ldr	r3, [r3, #24]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	db04      	blt.n	8005d1a <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	6959      	ldr	r1, [r3, #20]
 8005d1e:	693a      	ldr	r2, [r7, #16]
 8005d20:	4613      	mov	r3, r2
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	4413      	add	r3, r2
 8005d26:	009b      	lsls	r3, r3, #2
 8005d28:	4a13      	ldr	r2, [pc, #76]	; (8005d78 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8005d2a:	4413      	add	r3, r2
 8005d2c:	4299      	cmp	r1, r3
 8005d2e:	d11c      	bne.n	8005d6a <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	3304      	adds	r3, #4
 8005d34:	4618      	mov	r0, r3
 8005d36:	f7fe f8c5 	bl	8003ec4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d3e:	4b0f      	ldr	r3, [pc, #60]	; (8005d7c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d903      	bls.n	8005d4e <vTaskPriorityDisinheritAfterTimeout+0xce>
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d4a:	4a0c      	ldr	r2, [pc, #48]	; (8005d7c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005d4c:	6013      	str	r3, [r2, #0]
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d52:	4613      	mov	r3, r2
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	4413      	add	r3, r2
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	4a07      	ldr	r2, [pc, #28]	; (8005d78 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8005d5c:	441a      	add	r2, r3
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	3304      	adds	r3, #4
 8005d62:	4619      	mov	r1, r3
 8005d64:	4610      	mov	r0, r2
 8005d66:	f7fe f850 	bl	8003e0a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d6a:	bf00      	nop
 8005d6c:	3720      	adds	r7, #32
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	20000750 	.word	0x20000750
 8005d78:	20000754 	.word	0x20000754
 8005d7c:	20000c2c 	.word	0x20000c2c

08005d80 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005d80:	b480      	push	{r7}
 8005d82:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005d84:	4b07      	ldr	r3, [pc, #28]	; (8005da4 <pvTaskIncrementMutexHeldCount+0x24>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d004      	beq.n	8005d96 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005d8c:	4b05      	ldr	r3, [pc, #20]	; (8005da4 <pvTaskIncrementMutexHeldCount+0x24>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005d92:	3201      	adds	r2, #1
 8005d94:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8005d96:	4b03      	ldr	r3, [pc, #12]	; (8005da4 <pvTaskIncrementMutexHeldCount+0x24>)
 8005d98:	681b      	ldr	r3, [r3, #0]
	}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr
 8005da4:	20000750 	.word	0x20000750

08005da8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005db2:	4b21      	ldr	r3, [pc, #132]	; (8005e38 <prvAddCurrentTaskToDelayedList+0x90>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005db8:	4b20      	ldr	r3, [pc, #128]	; (8005e3c <prvAddCurrentTaskToDelayedList+0x94>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	3304      	adds	r3, #4
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f7fe f880 	bl	8003ec4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005dca:	d10a      	bne.n	8005de2 <prvAddCurrentTaskToDelayedList+0x3a>
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d007      	beq.n	8005de2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dd2:	4b1a      	ldr	r3, [pc, #104]	; (8005e3c <prvAddCurrentTaskToDelayedList+0x94>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	3304      	adds	r3, #4
 8005dd8:	4619      	mov	r1, r3
 8005dda:	4819      	ldr	r0, [pc, #100]	; (8005e40 <prvAddCurrentTaskToDelayedList+0x98>)
 8005ddc:	f7fe f815 	bl	8003e0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005de0:	e026      	b.n	8005e30 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4413      	add	r3, r2
 8005de8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005dea:	4b14      	ldr	r3, [pc, #80]	; (8005e3c <prvAddCurrentTaskToDelayedList+0x94>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005df2:	68ba      	ldr	r2, [r7, #8]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d209      	bcs.n	8005e0e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dfa:	4b12      	ldr	r3, [pc, #72]	; (8005e44 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	4b0f      	ldr	r3, [pc, #60]	; (8005e3c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	3304      	adds	r3, #4
 8005e04:	4619      	mov	r1, r3
 8005e06:	4610      	mov	r0, r2
 8005e08:	f7fe f823 	bl	8003e52 <vListInsert>
}
 8005e0c:	e010      	b.n	8005e30 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e0e:	4b0e      	ldr	r3, [pc, #56]	; (8005e48 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	4b0a      	ldr	r3, [pc, #40]	; (8005e3c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	3304      	adds	r3, #4
 8005e18:	4619      	mov	r1, r3
 8005e1a:	4610      	mov	r0, r2
 8005e1c:	f7fe f819 	bl	8003e52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e20:	4b0a      	ldr	r3, [pc, #40]	; (8005e4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68ba      	ldr	r2, [r7, #8]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d202      	bcs.n	8005e30 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e2a:	4a08      	ldr	r2, [pc, #32]	; (8005e4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	6013      	str	r3, [r2, #0]
}
 8005e30:	bf00      	nop
 8005e32:	3710      	adds	r7, #16
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	20000c28 	.word	0x20000c28
 8005e3c:	20000750 	.word	0x20000750
 8005e40:	20000c10 	.word	0x20000c10
 8005e44:	20000be0 	.word	0x20000be0
 8005e48:	20000bdc 	.word	0x20000bdc
 8005e4c:	20000c44 	.word	0x20000c44

08005e50 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b08a      	sub	sp, #40	; 0x28
 8005e54:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005e56:	2300      	movs	r3, #0
 8005e58:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005e5a:	f000 faff 	bl	800645c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005e5e:	4b1c      	ldr	r3, [pc, #112]	; (8005ed0 <xTimerCreateTimerTask+0x80>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d021      	beq.n	8005eaa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005e66:	2300      	movs	r3, #0
 8005e68:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005e6e:	1d3a      	adds	r2, r7, #4
 8005e70:	f107 0108 	add.w	r1, r7, #8
 8005e74:	f107 030c 	add.w	r3, r7, #12
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7fd ff7f 	bl	8003d7c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005e7e:	6879      	ldr	r1, [r7, #4]
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	9202      	str	r2, [sp, #8]
 8005e86:	9301      	str	r3, [sp, #4]
 8005e88:	2302      	movs	r3, #2
 8005e8a:	9300      	str	r3, [sp, #0]
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	460a      	mov	r2, r1
 8005e90:	4910      	ldr	r1, [pc, #64]	; (8005ed4 <xTimerCreateTimerTask+0x84>)
 8005e92:	4811      	ldr	r0, [pc, #68]	; (8005ed8 <xTimerCreateTimerTask+0x88>)
 8005e94:	f7ff f82e 	bl	8004ef4 <xTaskCreateStatic>
 8005e98:	4602      	mov	r2, r0
 8005e9a:	4b10      	ldr	r3, [pc, #64]	; (8005edc <xTimerCreateTimerTask+0x8c>)
 8005e9c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005e9e:	4b0f      	ldr	r3, [pc, #60]	; (8005edc <xTimerCreateTimerTask+0x8c>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d109      	bne.n	8005ec4 <xTimerCreateTimerTask+0x74>
 8005eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb4:	f383 8811 	msr	BASEPRI, r3
 8005eb8:	f3bf 8f6f 	isb	sy
 8005ebc:	f3bf 8f4f 	dsb	sy
 8005ec0:	613b      	str	r3, [r7, #16]
 8005ec2:	e7fe      	b.n	8005ec2 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8005ec4:	697b      	ldr	r3, [r7, #20]
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3718      	adds	r7, #24
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	20000c80 	.word	0x20000c80
 8005ed4:	08007da4 	.word	0x08007da4
 8005ed8:	08006011 	.word	0x08006011
 8005edc:	20000c84 	.word	0x20000c84

08005ee0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b08a      	sub	sp, #40	; 0x28
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	607a      	str	r2, [r7, #4]
 8005eec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d109      	bne.n	8005f0c <xTimerGenericCommand+0x2c>
 8005ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005efc:	f383 8811 	msr	BASEPRI, r3
 8005f00:	f3bf 8f6f 	isb	sy
 8005f04:	f3bf 8f4f 	dsb	sy
 8005f08:	623b      	str	r3, [r7, #32]
 8005f0a:	e7fe      	b.n	8005f0a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f0c:	4b19      	ldr	r3, [pc, #100]	; (8005f74 <xTimerGenericCommand+0x94>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d02a      	beq.n	8005f6a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	2b05      	cmp	r3, #5
 8005f24:	dc18      	bgt.n	8005f58 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f26:	f7ff fdb9 	bl	8005a9c <xTaskGetSchedulerState>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d109      	bne.n	8005f44 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005f30:	4b10      	ldr	r3, [pc, #64]	; (8005f74 <xTimerGenericCommand+0x94>)
 8005f32:	6818      	ldr	r0, [r3, #0]
 8005f34:	f107 0110 	add.w	r1, r7, #16
 8005f38:	2300      	movs	r3, #0
 8005f3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f3c:	f7fe f990 	bl	8004260 <xQueueGenericSend>
 8005f40:	6278      	str	r0, [r7, #36]	; 0x24
 8005f42:	e012      	b.n	8005f6a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005f44:	4b0b      	ldr	r3, [pc, #44]	; (8005f74 <xTimerGenericCommand+0x94>)
 8005f46:	6818      	ldr	r0, [r3, #0]
 8005f48:	f107 0110 	add.w	r1, r7, #16
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f7fe f986 	bl	8004260 <xQueueGenericSend>
 8005f54:	6278      	str	r0, [r7, #36]	; 0x24
 8005f56:	e008      	b.n	8005f6a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005f58:	4b06      	ldr	r3, [pc, #24]	; (8005f74 <xTimerGenericCommand+0x94>)
 8005f5a:	6818      	ldr	r0, [r3, #0]
 8005f5c:	f107 0110 	add.w	r1, r7, #16
 8005f60:	2300      	movs	r3, #0
 8005f62:	683a      	ldr	r2, [r7, #0]
 8005f64:	f7fe fa76 	bl	8004454 <xQueueGenericSendFromISR>
 8005f68:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3728      	adds	r7, #40	; 0x28
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	20000c80 	.word	0x20000c80

08005f78 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b088      	sub	sp, #32
 8005f7c:	af02      	add	r7, sp, #8
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f82:	4b22      	ldr	r3, [pc, #136]	; (800600c <prvProcessExpiredTimer+0x94>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	3304      	adds	r3, #4
 8005f90:	4618      	mov	r0, r3
 8005f92:	f7fd ff97 	bl	8003ec4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f9c:	f003 0304 	and.w	r3, r3, #4
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d021      	beq.n	8005fe8 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	699a      	ldr	r2, [r3, #24]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	18d1      	adds	r1, r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	683a      	ldr	r2, [r7, #0]
 8005fb0:	6978      	ldr	r0, [r7, #20]
 8005fb2:	f000 f8d1 	bl	8006158 <prvInsertTimerInActiveList>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d01e      	beq.n	8005ffa <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	9300      	str	r3, [sp, #0]
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	2100      	movs	r1, #0
 8005fc6:	6978      	ldr	r0, [r7, #20]
 8005fc8:	f7ff ff8a 	bl	8005ee0 <xTimerGenericCommand>
 8005fcc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d112      	bne.n	8005ffa <prvProcessExpiredTimer+0x82>
 8005fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd8:	f383 8811 	msr	BASEPRI, r3
 8005fdc:	f3bf 8f6f 	isb	sy
 8005fe0:	f3bf 8f4f 	dsb	sy
 8005fe4:	60fb      	str	r3, [r7, #12]
 8005fe6:	e7fe      	b.n	8005fe6 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fee:	f023 0301 	bic.w	r3, r3, #1
 8005ff2:	b2da      	uxtb	r2, r3
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	6978      	ldr	r0, [r7, #20]
 8006000:	4798      	blx	r3
}
 8006002:	bf00      	nop
 8006004:	3718      	adds	r7, #24
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	20000c78 	.word	0x20000c78

08006010 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006018:	f107 0308 	add.w	r3, r7, #8
 800601c:	4618      	mov	r0, r3
 800601e:	f000 f857 	bl	80060d0 <prvGetNextExpireTime>
 8006022:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	4619      	mov	r1, r3
 8006028:	68f8      	ldr	r0, [r7, #12]
 800602a:	f000 f803 	bl	8006034 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800602e:	f000 f8d5 	bl	80061dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006032:	e7f1      	b.n	8006018 <prvTimerTask+0x8>

08006034 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b084      	sub	sp, #16
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800603e:	f7ff f95b 	bl	80052f8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006042:	f107 0308 	add.w	r3, r7, #8
 8006046:	4618      	mov	r0, r3
 8006048:	f000 f866 	bl	8006118 <prvSampleTimeNow>
 800604c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d130      	bne.n	80060b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d10a      	bne.n	8006070 <prvProcessTimerOrBlockTask+0x3c>
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	429a      	cmp	r2, r3
 8006060:	d806      	bhi.n	8006070 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006062:	f7ff f957 	bl	8005314 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006066:	68f9      	ldr	r1, [r7, #12]
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f7ff ff85 	bl	8005f78 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800606e:	e024      	b.n	80060ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d008      	beq.n	8006088 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006076:	4b13      	ldr	r3, [pc, #76]	; (80060c4 <prvProcessTimerOrBlockTask+0x90>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d101      	bne.n	8006084 <prvProcessTimerOrBlockTask+0x50>
 8006080:	2301      	movs	r3, #1
 8006082:	e000      	b.n	8006086 <prvProcessTimerOrBlockTask+0x52>
 8006084:	2300      	movs	r3, #0
 8006086:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006088:	4b0f      	ldr	r3, [pc, #60]	; (80060c8 <prvProcessTimerOrBlockTask+0x94>)
 800608a:	6818      	ldr	r0, [r3, #0]
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	683a      	ldr	r2, [r7, #0]
 8006094:	4619      	mov	r1, r3
 8006096:	f7fe fef9 	bl	8004e8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800609a:	f7ff f93b 	bl	8005314 <xTaskResumeAll>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10a      	bne.n	80060ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80060a4:	4b09      	ldr	r3, [pc, #36]	; (80060cc <prvProcessTimerOrBlockTask+0x98>)
 80060a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060aa:	601a      	str	r2, [r3, #0]
 80060ac:	f3bf 8f4f 	dsb	sy
 80060b0:	f3bf 8f6f 	isb	sy
}
 80060b4:	e001      	b.n	80060ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80060b6:	f7ff f92d 	bl	8005314 <xTaskResumeAll>
}
 80060ba:	bf00      	nop
 80060bc:	3710      	adds	r7, #16
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	20000c7c 	.word	0x20000c7c
 80060c8:	20000c80 	.word	0x20000c80
 80060cc:	e000ed04 	.word	0xe000ed04

080060d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80060d0:	b480      	push	{r7}
 80060d2:	b085      	sub	sp, #20
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80060d8:	4b0e      	ldr	r3, [pc, #56]	; (8006114 <prvGetNextExpireTime+0x44>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d101      	bne.n	80060e6 <prvGetNextExpireTime+0x16>
 80060e2:	2201      	movs	r2, #1
 80060e4:	e000      	b.n	80060e8 <prvGetNextExpireTime+0x18>
 80060e6:	2200      	movs	r2, #0
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d105      	bne.n	8006100 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060f4:	4b07      	ldr	r3, [pc, #28]	; (8006114 <prvGetNextExpireTime+0x44>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	60fb      	str	r3, [r7, #12]
 80060fe:	e001      	b.n	8006104 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006100:	2300      	movs	r3, #0
 8006102:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006104:	68fb      	ldr	r3, [r7, #12]
}
 8006106:	4618      	mov	r0, r3
 8006108:	3714      	adds	r7, #20
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop
 8006114:	20000c78 	.word	0x20000c78

08006118 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006120:	f7ff f994 	bl	800544c <xTaskGetTickCount>
 8006124:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006126:	4b0b      	ldr	r3, [pc, #44]	; (8006154 <prvSampleTimeNow+0x3c>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	429a      	cmp	r2, r3
 800612e:	d205      	bcs.n	800613c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006130:	f000 f930 	bl	8006394 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	601a      	str	r2, [r3, #0]
 800613a:	e002      	b.n	8006142 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006142:	4a04      	ldr	r2, [pc, #16]	; (8006154 <prvSampleTimeNow+0x3c>)
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006148:	68fb      	ldr	r3, [r7, #12]
}
 800614a:	4618      	mov	r0, r3
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	20000c88 	.word	0x20000c88

08006158 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b086      	sub	sp, #24
 800615c:	af00      	add	r7, sp, #0
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	607a      	str	r2, [r7, #4]
 8006164:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006166:	2300      	movs	r3, #0
 8006168:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	68ba      	ldr	r2, [r7, #8]
 800616e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	68fa      	ldr	r2, [r7, #12]
 8006174:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006176:	68ba      	ldr	r2, [r7, #8]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	429a      	cmp	r2, r3
 800617c:	d812      	bhi.n	80061a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	1ad2      	subs	r2, r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	429a      	cmp	r2, r3
 800618a:	d302      	bcc.n	8006192 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800618c:	2301      	movs	r3, #1
 800618e:	617b      	str	r3, [r7, #20]
 8006190:	e01b      	b.n	80061ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006192:	4b10      	ldr	r3, [pc, #64]	; (80061d4 <prvInsertTimerInActiveList+0x7c>)
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	3304      	adds	r3, #4
 800619a:	4619      	mov	r1, r3
 800619c:	4610      	mov	r0, r2
 800619e:	f7fd fe58 	bl	8003e52 <vListInsert>
 80061a2:	e012      	b.n	80061ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d206      	bcs.n	80061ba <prvInsertTimerInActiveList+0x62>
 80061ac:	68ba      	ldr	r2, [r7, #8]
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d302      	bcc.n	80061ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80061b4:	2301      	movs	r3, #1
 80061b6:	617b      	str	r3, [r7, #20]
 80061b8:	e007      	b.n	80061ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80061ba:	4b07      	ldr	r3, [pc, #28]	; (80061d8 <prvInsertTimerInActiveList+0x80>)
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	3304      	adds	r3, #4
 80061c2:	4619      	mov	r1, r3
 80061c4:	4610      	mov	r0, r2
 80061c6:	f7fd fe44 	bl	8003e52 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80061ca:	697b      	ldr	r3, [r7, #20]
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3718      	adds	r7, #24
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	20000c7c 	.word	0x20000c7c
 80061d8:	20000c78 	.word	0x20000c78

080061dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b08e      	sub	sp, #56	; 0x38
 80061e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80061e2:	e0c6      	b.n	8006372 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	da17      	bge.n	800621a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80061ea:	1d3b      	adds	r3, r7, #4
 80061ec:	3304      	adds	r3, #4
 80061ee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80061f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d109      	bne.n	800620a <prvProcessReceivedCommands+0x2e>
 80061f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fa:	f383 8811 	msr	BASEPRI, r3
 80061fe:	f3bf 8f6f 	isb	sy
 8006202:	f3bf 8f4f 	dsb	sy
 8006206:	61fb      	str	r3, [r7, #28]
 8006208:	e7fe      	b.n	8006208 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800620a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006210:	6850      	ldr	r0, [r2, #4]
 8006212:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006214:	6892      	ldr	r2, [r2, #8]
 8006216:	4611      	mov	r1, r2
 8006218:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2b00      	cmp	r3, #0
 800621e:	f2c0 80a7 	blt.w	8006370 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d004      	beq.n	8006238 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800622e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006230:	3304      	adds	r3, #4
 8006232:	4618      	mov	r0, r3
 8006234:	f7fd fe46 	bl	8003ec4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006238:	463b      	mov	r3, r7
 800623a:	4618      	mov	r0, r3
 800623c:	f7ff ff6c 	bl	8006118 <prvSampleTimeNow>
 8006240:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2b09      	cmp	r3, #9
 8006246:	f200 8094 	bhi.w	8006372 <prvProcessReceivedCommands+0x196>
 800624a:	a201      	add	r2, pc, #4	; (adr r2, 8006250 <prvProcessReceivedCommands+0x74>)
 800624c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006250:	08006279 	.word	0x08006279
 8006254:	08006279 	.word	0x08006279
 8006258:	08006279 	.word	0x08006279
 800625c:	080062eb 	.word	0x080062eb
 8006260:	080062ff 	.word	0x080062ff
 8006264:	08006347 	.word	0x08006347
 8006268:	08006279 	.word	0x08006279
 800626c:	08006279 	.word	0x08006279
 8006270:	080062eb 	.word	0x080062eb
 8006274:	080062ff 	.word	0x080062ff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800627a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800627e:	f043 0301 	orr.w	r3, r3, #1
 8006282:	b2da      	uxtb	r2, r3
 8006284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006286:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800628a:	68ba      	ldr	r2, [r7, #8]
 800628c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628e:	699b      	ldr	r3, [r3, #24]
 8006290:	18d1      	adds	r1, r2, r3
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006296:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006298:	f7ff ff5e 	bl	8006158 <prvInsertTimerInActiveList>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d067      	beq.n	8006372 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062a8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062b0:	f003 0304 	and.w	r3, r3, #4
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d05c      	beq.n	8006372 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062bc:	699b      	ldr	r3, [r3, #24]
 80062be:	441a      	add	r2, r3
 80062c0:	2300      	movs	r3, #0
 80062c2:	9300      	str	r3, [sp, #0]
 80062c4:	2300      	movs	r3, #0
 80062c6:	2100      	movs	r1, #0
 80062c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062ca:	f7ff fe09 	bl	8005ee0 <xTimerGenericCommand>
 80062ce:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80062d0:	6a3b      	ldr	r3, [r7, #32]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d14d      	bne.n	8006372 <prvProcessReceivedCommands+0x196>
 80062d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062da:	f383 8811 	msr	BASEPRI, r3
 80062de:	f3bf 8f6f 	isb	sy
 80062e2:	f3bf 8f4f 	dsb	sy
 80062e6:	61bb      	str	r3, [r7, #24]
 80062e8:	e7fe      	b.n	80062e8 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80062ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062f0:	f023 0301 	bic.w	r3, r3, #1
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80062fc:	e039      	b.n	8006372 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80062fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006300:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006304:	f043 0301 	orr.w	r3, r3, #1
 8006308:	b2da      	uxtb	r2, r3
 800630a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800630c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006314:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006318:	699b      	ldr	r3, [r3, #24]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d109      	bne.n	8006332 <prvProcessReceivedCommands+0x156>
 800631e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	617b      	str	r3, [r7, #20]
 8006330:	e7fe      	b.n	8006330 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006334:	699a      	ldr	r2, [r3, #24]
 8006336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006338:	18d1      	adds	r1, r2, r3
 800633a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800633c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800633e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006340:	f7ff ff0a 	bl	8006158 <prvInsertTimerInActiveList>
					break;
 8006344:	e015      	b.n	8006372 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006348:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800634c:	f003 0302 	and.w	r3, r3, #2
 8006350:	2b00      	cmp	r3, #0
 8006352:	d103      	bne.n	800635c <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8006354:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006356:	f000 fbc5 	bl	8006ae4 <vPortFree>
 800635a:	e00a      	b.n	8006372 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800635c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800635e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006362:	f023 0301 	bic.w	r3, r3, #1
 8006366:	b2da      	uxtb	r2, r3
 8006368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800636e:	e000      	b.n	8006372 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006370:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006372:	4b07      	ldr	r3, [pc, #28]	; (8006390 <prvProcessReceivedCommands+0x1b4>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	1d39      	adds	r1, r7, #4
 8006378:	2200      	movs	r2, #0
 800637a:	4618      	mov	r0, r3
 800637c:	f7fe f988 	bl	8004690 <xQueueReceive>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	f47f af2e 	bne.w	80061e4 <prvProcessReceivedCommands+0x8>
	}
}
 8006388:	bf00      	nop
 800638a:	3730      	adds	r7, #48	; 0x30
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}
 8006390:	20000c80 	.word	0x20000c80

08006394 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b088      	sub	sp, #32
 8006398:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800639a:	e047      	b.n	800642c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800639c:	4b2d      	ldr	r3, [pc, #180]	; (8006454 <prvSwitchTimerLists+0xc0>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063a6:	4b2b      	ldr	r3, [pc, #172]	; (8006454 <prvSwitchTimerLists+0xc0>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	3304      	adds	r3, #4
 80063b4:	4618      	mov	r0, r3
 80063b6:	f7fd fd85 	bl	8003ec4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6a1b      	ldr	r3, [r3, #32]
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063c8:	f003 0304 	and.w	r3, r3, #4
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d02d      	beq.n	800642c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	4413      	add	r3, r2
 80063d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80063da:	68ba      	ldr	r2, [r7, #8]
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d90e      	bls.n	8006400 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	68ba      	ldr	r2, [r7, #8]
 80063e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80063ee:	4b19      	ldr	r3, [pc, #100]	; (8006454 <prvSwitchTimerLists+0xc0>)
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	3304      	adds	r3, #4
 80063f6:	4619      	mov	r1, r3
 80063f8:	4610      	mov	r0, r2
 80063fa:	f7fd fd2a 	bl	8003e52 <vListInsert>
 80063fe:	e015      	b.n	800642c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006400:	2300      	movs	r3, #0
 8006402:	9300      	str	r3, [sp, #0]
 8006404:	2300      	movs	r3, #0
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	2100      	movs	r1, #0
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	f7ff fd68 	bl	8005ee0 <xTimerGenericCommand>
 8006410:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d109      	bne.n	800642c <prvSwitchTimerLists+0x98>
 8006418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800641c:	f383 8811 	msr	BASEPRI, r3
 8006420:	f3bf 8f6f 	isb	sy
 8006424:	f3bf 8f4f 	dsb	sy
 8006428:	603b      	str	r3, [r7, #0]
 800642a:	e7fe      	b.n	800642a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800642c:	4b09      	ldr	r3, [pc, #36]	; (8006454 <prvSwitchTimerLists+0xc0>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1b2      	bne.n	800639c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006436:	4b07      	ldr	r3, [pc, #28]	; (8006454 <prvSwitchTimerLists+0xc0>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800643c:	4b06      	ldr	r3, [pc, #24]	; (8006458 <prvSwitchTimerLists+0xc4>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a04      	ldr	r2, [pc, #16]	; (8006454 <prvSwitchTimerLists+0xc0>)
 8006442:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006444:	4a04      	ldr	r2, [pc, #16]	; (8006458 <prvSwitchTimerLists+0xc4>)
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	6013      	str	r3, [r2, #0]
}
 800644a:	bf00      	nop
 800644c:	3718      	adds	r7, #24
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	20000c78 	.word	0x20000c78
 8006458:	20000c7c 	.word	0x20000c7c

0800645c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006462:	f000 f963 	bl	800672c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006466:	4b15      	ldr	r3, [pc, #84]	; (80064bc <prvCheckForValidListAndQueue+0x60>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d120      	bne.n	80064b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800646e:	4814      	ldr	r0, [pc, #80]	; (80064c0 <prvCheckForValidListAndQueue+0x64>)
 8006470:	f7fd fc9e 	bl	8003db0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006474:	4813      	ldr	r0, [pc, #76]	; (80064c4 <prvCheckForValidListAndQueue+0x68>)
 8006476:	f7fd fc9b 	bl	8003db0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800647a:	4b13      	ldr	r3, [pc, #76]	; (80064c8 <prvCheckForValidListAndQueue+0x6c>)
 800647c:	4a10      	ldr	r2, [pc, #64]	; (80064c0 <prvCheckForValidListAndQueue+0x64>)
 800647e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006480:	4b12      	ldr	r3, [pc, #72]	; (80064cc <prvCheckForValidListAndQueue+0x70>)
 8006482:	4a10      	ldr	r2, [pc, #64]	; (80064c4 <prvCheckForValidListAndQueue+0x68>)
 8006484:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006486:	2300      	movs	r3, #0
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	4b11      	ldr	r3, [pc, #68]	; (80064d0 <prvCheckForValidListAndQueue+0x74>)
 800648c:	4a11      	ldr	r2, [pc, #68]	; (80064d4 <prvCheckForValidListAndQueue+0x78>)
 800648e:	2110      	movs	r1, #16
 8006490:	200a      	movs	r0, #10
 8006492:	f7fd fda9 	bl	8003fe8 <xQueueGenericCreateStatic>
 8006496:	4602      	mov	r2, r0
 8006498:	4b08      	ldr	r3, [pc, #32]	; (80064bc <prvCheckForValidListAndQueue+0x60>)
 800649a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800649c:	4b07      	ldr	r3, [pc, #28]	; (80064bc <prvCheckForValidListAndQueue+0x60>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d005      	beq.n	80064b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80064a4:	4b05      	ldr	r3, [pc, #20]	; (80064bc <prvCheckForValidListAndQueue+0x60>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	490b      	ldr	r1, [pc, #44]	; (80064d8 <prvCheckForValidListAndQueue+0x7c>)
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7fe fc9c 	bl	8004de8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80064b0:	f000 f96a 	bl	8006788 <vPortExitCritical>
}
 80064b4:	bf00      	nop
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	20000c80 	.word	0x20000c80
 80064c0:	20000c50 	.word	0x20000c50
 80064c4:	20000c64 	.word	0x20000c64
 80064c8:	20000c78 	.word	0x20000c78
 80064cc:	20000c7c 	.word	0x20000c7c
 80064d0:	20000d2c 	.word	0x20000d2c
 80064d4:	20000c8c 	.word	0x20000c8c
 80064d8:	08007dac 	.word	0x08007dac

080064dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80064dc:	b480      	push	{r7}
 80064de:	b085      	sub	sp, #20
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	3b04      	subs	r3, #4
 80064ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80064f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	3b04      	subs	r3, #4
 80064fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f023 0201 	bic.w	r2, r3, #1
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	3b04      	subs	r3, #4
 800650a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800650c:	4a0c      	ldr	r2, [pc, #48]	; (8006540 <pxPortInitialiseStack+0x64>)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	3b14      	subs	r3, #20
 8006516:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	3b04      	subs	r3, #4
 8006522:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f06f 0202 	mvn.w	r2, #2
 800652a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	3b20      	subs	r3, #32
 8006530:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006532:	68fb      	ldr	r3, [r7, #12]
}
 8006534:	4618      	mov	r0, r3
 8006536:	3714      	adds	r7, #20
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr
 8006540:	08006545 	.word	0x08006545

08006544 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800654a:	2300      	movs	r3, #0
 800654c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800654e:	4b11      	ldr	r3, [pc, #68]	; (8006594 <prvTaskExitError+0x50>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006556:	d009      	beq.n	800656c <prvTaskExitError+0x28>
 8006558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800655c:	f383 8811 	msr	BASEPRI, r3
 8006560:	f3bf 8f6f 	isb	sy
 8006564:	f3bf 8f4f 	dsb	sy
 8006568:	60fb      	str	r3, [r7, #12]
 800656a:	e7fe      	b.n	800656a <prvTaskExitError+0x26>
 800656c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006570:	f383 8811 	msr	BASEPRI, r3
 8006574:	f3bf 8f6f 	isb	sy
 8006578:	f3bf 8f4f 	dsb	sy
 800657c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800657e:	bf00      	nop
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d0fc      	beq.n	8006580 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006586:	bf00      	nop
 8006588:	3714      	adds	r7, #20
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr
 8006592:	bf00      	nop
 8006594:	2000000c 	.word	0x2000000c
	...

080065a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80065a0:	4b07      	ldr	r3, [pc, #28]	; (80065c0 <pxCurrentTCBConst2>)
 80065a2:	6819      	ldr	r1, [r3, #0]
 80065a4:	6808      	ldr	r0, [r1, #0]
 80065a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065aa:	f380 8809 	msr	PSP, r0
 80065ae:	f3bf 8f6f 	isb	sy
 80065b2:	f04f 0000 	mov.w	r0, #0
 80065b6:	f380 8811 	msr	BASEPRI, r0
 80065ba:	4770      	bx	lr
 80065bc:	f3af 8000 	nop.w

080065c0 <pxCurrentTCBConst2>:
 80065c0:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80065c4:	bf00      	nop
 80065c6:	bf00      	nop

080065c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80065c8:	4808      	ldr	r0, [pc, #32]	; (80065ec <prvPortStartFirstTask+0x24>)
 80065ca:	6800      	ldr	r0, [r0, #0]
 80065cc:	6800      	ldr	r0, [r0, #0]
 80065ce:	f380 8808 	msr	MSP, r0
 80065d2:	f04f 0000 	mov.w	r0, #0
 80065d6:	f380 8814 	msr	CONTROL, r0
 80065da:	b662      	cpsie	i
 80065dc:	b661      	cpsie	f
 80065de:	f3bf 8f4f 	dsb	sy
 80065e2:	f3bf 8f6f 	isb	sy
 80065e6:	df00      	svc	0
 80065e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80065ea:	bf00      	nop
 80065ec:	e000ed08 	.word	0xe000ed08

080065f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b086      	sub	sp, #24
 80065f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80065f6:	4b44      	ldr	r3, [pc, #272]	; (8006708 <xPortStartScheduler+0x118>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a44      	ldr	r2, [pc, #272]	; (800670c <xPortStartScheduler+0x11c>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d109      	bne.n	8006614 <xPortStartScheduler+0x24>
 8006600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006604:	f383 8811 	msr	BASEPRI, r3
 8006608:	f3bf 8f6f 	isb	sy
 800660c:	f3bf 8f4f 	dsb	sy
 8006610:	613b      	str	r3, [r7, #16]
 8006612:	e7fe      	b.n	8006612 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006614:	4b3c      	ldr	r3, [pc, #240]	; (8006708 <xPortStartScheduler+0x118>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a3d      	ldr	r2, [pc, #244]	; (8006710 <xPortStartScheduler+0x120>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d109      	bne.n	8006632 <xPortStartScheduler+0x42>
 800661e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006622:	f383 8811 	msr	BASEPRI, r3
 8006626:	f3bf 8f6f 	isb	sy
 800662a:	f3bf 8f4f 	dsb	sy
 800662e:	60fb      	str	r3, [r7, #12]
 8006630:	e7fe      	b.n	8006630 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006632:	4b38      	ldr	r3, [pc, #224]	; (8006714 <xPortStartScheduler+0x124>)
 8006634:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	781b      	ldrb	r3, [r3, #0]
 800663a:	b2db      	uxtb	r3, r3
 800663c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	22ff      	movs	r2, #255	; 0xff
 8006642:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	b2db      	uxtb	r3, r3
 800664a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800664c:	78fb      	ldrb	r3, [r7, #3]
 800664e:	b2db      	uxtb	r3, r3
 8006650:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006654:	b2da      	uxtb	r2, r3
 8006656:	4b30      	ldr	r3, [pc, #192]	; (8006718 <xPortStartScheduler+0x128>)
 8006658:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800665a:	4b30      	ldr	r3, [pc, #192]	; (800671c <xPortStartScheduler+0x12c>)
 800665c:	2207      	movs	r2, #7
 800665e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006660:	e009      	b.n	8006676 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8006662:	4b2e      	ldr	r3, [pc, #184]	; (800671c <xPortStartScheduler+0x12c>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	3b01      	subs	r3, #1
 8006668:	4a2c      	ldr	r2, [pc, #176]	; (800671c <xPortStartScheduler+0x12c>)
 800666a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800666c:	78fb      	ldrb	r3, [r7, #3]
 800666e:	b2db      	uxtb	r3, r3
 8006670:	005b      	lsls	r3, r3, #1
 8006672:	b2db      	uxtb	r3, r3
 8006674:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006676:	78fb      	ldrb	r3, [r7, #3]
 8006678:	b2db      	uxtb	r3, r3
 800667a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800667e:	2b80      	cmp	r3, #128	; 0x80
 8006680:	d0ef      	beq.n	8006662 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006682:	4b26      	ldr	r3, [pc, #152]	; (800671c <xPortStartScheduler+0x12c>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f1c3 0307 	rsb	r3, r3, #7
 800668a:	2b04      	cmp	r3, #4
 800668c:	d009      	beq.n	80066a2 <xPortStartScheduler+0xb2>
 800668e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006692:	f383 8811 	msr	BASEPRI, r3
 8006696:	f3bf 8f6f 	isb	sy
 800669a:	f3bf 8f4f 	dsb	sy
 800669e:	60bb      	str	r3, [r7, #8]
 80066a0:	e7fe      	b.n	80066a0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80066a2:	4b1e      	ldr	r3, [pc, #120]	; (800671c <xPortStartScheduler+0x12c>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	021b      	lsls	r3, r3, #8
 80066a8:	4a1c      	ldr	r2, [pc, #112]	; (800671c <xPortStartScheduler+0x12c>)
 80066aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80066ac:	4b1b      	ldr	r3, [pc, #108]	; (800671c <xPortStartScheduler+0x12c>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80066b4:	4a19      	ldr	r2, [pc, #100]	; (800671c <xPortStartScheduler+0x12c>)
 80066b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	b2da      	uxtb	r2, r3
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80066c0:	4b17      	ldr	r3, [pc, #92]	; (8006720 <xPortStartScheduler+0x130>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a16      	ldr	r2, [pc, #88]	; (8006720 <xPortStartScheduler+0x130>)
 80066c6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80066ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80066cc:	4b14      	ldr	r3, [pc, #80]	; (8006720 <xPortStartScheduler+0x130>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a13      	ldr	r2, [pc, #76]	; (8006720 <xPortStartScheduler+0x130>)
 80066d2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80066d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80066d8:	f000 f8d6 	bl	8006888 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80066dc:	4b11      	ldr	r3, [pc, #68]	; (8006724 <xPortStartScheduler+0x134>)
 80066de:	2200      	movs	r2, #0
 80066e0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80066e2:	f000 f8f5 	bl	80068d0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80066e6:	4b10      	ldr	r3, [pc, #64]	; (8006728 <xPortStartScheduler+0x138>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a0f      	ldr	r2, [pc, #60]	; (8006728 <xPortStartScheduler+0x138>)
 80066ec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80066f0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80066f2:	f7ff ff69 	bl	80065c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80066f6:	f7fe ff71 	bl	80055dc <vTaskSwitchContext>
	prvTaskExitError();
 80066fa:	f7ff ff23 	bl	8006544 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80066fe:	2300      	movs	r3, #0
}
 8006700:	4618      	mov	r0, r3
 8006702:	3718      	adds	r7, #24
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}
 8006708:	e000ed00 	.word	0xe000ed00
 800670c:	410fc271 	.word	0x410fc271
 8006710:	410fc270 	.word	0x410fc270
 8006714:	e000e400 	.word	0xe000e400
 8006718:	20000d7c 	.word	0x20000d7c
 800671c:	20000d80 	.word	0x20000d80
 8006720:	e000ed20 	.word	0xe000ed20
 8006724:	2000000c 	.word	0x2000000c
 8006728:	e000ef34 	.word	0xe000ef34

0800672c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
 8006732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006736:	f383 8811 	msr	BASEPRI, r3
 800673a:	f3bf 8f6f 	isb	sy
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006744:	4b0e      	ldr	r3, [pc, #56]	; (8006780 <vPortEnterCritical+0x54>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	3301      	adds	r3, #1
 800674a:	4a0d      	ldr	r2, [pc, #52]	; (8006780 <vPortEnterCritical+0x54>)
 800674c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800674e:	4b0c      	ldr	r3, [pc, #48]	; (8006780 <vPortEnterCritical+0x54>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d10e      	bne.n	8006774 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006756:	4b0b      	ldr	r3, [pc, #44]	; (8006784 <vPortEnterCritical+0x58>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	b2db      	uxtb	r3, r3
 800675c:	2b00      	cmp	r3, #0
 800675e:	d009      	beq.n	8006774 <vPortEnterCritical+0x48>
 8006760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006764:	f383 8811 	msr	BASEPRI, r3
 8006768:	f3bf 8f6f 	isb	sy
 800676c:	f3bf 8f4f 	dsb	sy
 8006770:	603b      	str	r3, [r7, #0]
 8006772:	e7fe      	b.n	8006772 <vPortEnterCritical+0x46>
	}
}
 8006774:	bf00      	nop
 8006776:	370c      	adds	r7, #12
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr
 8006780:	2000000c 	.word	0x2000000c
 8006784:	e000ed04 	.word	0xe000ed04

08006788 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800678e:	4b11      	ldr	r3, [pc, #68]	; (80067d4 <vPortExitCritical+0x4c>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d109      	bne.n	80067aa <vPortExitCritical+0x22>
 8006796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800679a:	f383 8811 	msr	BASEPRI, r3
 800679e:	f3bf 8f6f 	isb	sy
 80067a2:	f3bf 8f4f 	dsb	sy
 80067a6:	607b      	str	r3, [r7, #4]
 80067a8:	e7fe      	b.n	80067a8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80067aa:	4b0a      	ldr	r3, [pc, #40]	; (80067d4 <vPortExitCritical+0x4c>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	3b01      	subs	r3, #1
 80067b0:	4a08      	ldr	r2, [pc, #32]	; (80067d4 <vPortExitCritical+0x4c>)
 80067b2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80067b4:	4b07      	ldr	r3, [pc, #28]	; (80067d4 <vPortExitCritical+0x4c>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d104      	bne.n	80067c6 <vPortExitCritical+0x3e>
 80067bc:	2300      	movs	r3, #0
 80067be:	603b      	str	r3, [r7, #0]
	__asm volatile
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80067c6:	bf00      	nop
 80067c8:	370c      	adds	r7, #12
 80067ca:	46bd      	mov	sp, r7
 80067cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d0:	4770      	bx	lr
 80067d2:	bf00      	nop
 80067d4:	2000000c 	.word	0x2000000c
	...

080067e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80067e0:	f3ef 8009 	mrs	r0, PSP
 80067e4:	f3bf 8f6f 	isb	sy
 80067e8:	4b15      	ldr	r3, [pc, #84]	; (8006840 <pxCurrentTCBConst>)
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	f01e 0f10 	tst.w	lr, #16
 80067f0:	bf08      	it	eq
 80067f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80067f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067fa:	6010      	str	r0, [r2, #0]
 80067fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006800:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006804:	f380 8811 	msr	BASEPRI, r0
 8006808:	f3bf 8f4f 	dsb	sy
 800680c:	f3bf 8f6f 	isb	sy
 8006810:	f7fe fee4 	bl	80055dc <vTaskSwitchContext>
 8006814:	f04f 0000 	mov.w	r0, #0
 8006818:	f380 8811 	msr	BASEPRI, r0
 800681c:	bc09      	pop	{r0, r3}
 800681e:	6819      	ldr	r1, [r3, #0]
 8006820:	6808      	ldr	r0, [r1, #0]
 8006822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006826:	f01e 0f10 	tst.w	lr, #16
 800682a:	bf08      	it	eq
 800682c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006830:	f380 8809 	msr	PSP, r0
 8006834:	f3bf 8f6f 	isb	sy
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop
 800683c:	f3af 8000 	nop.w

08006840 <pxCurrentTCBConst>:
 8006840:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006844:	bf00      	nop
 8006846:	bf00      	nop

08006848 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b082      	sub	sp, #8
 800684c:	af00      	add	r7, sp, #0
	__asm volatile
 800684e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006852:	f383 8811 	msr	BASEPRI, r3
 8006856:	f3bf 8f6f 	isb	sy
 800685a:	f3bf 8f4f 	dsb	sy
 800685e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006860:	f7fe fe04 	bl	800546c <xTaskIncrementTick>
 8006864:	4603      	mov	r3, r0
 8006866:	2b00      	cmp	r3, #0
 8006868:	d003      	beq.n	8006872 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800686a:	4b06      	ldr	r3, [pc, #24]	; (8006884 <SysTick_Handler+0x3c>)
 800686c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006870:	601a      	str	r2, [r3, #0]
 8006872:	2300      	movs	r3, #0
 8006874:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800687c:	bf00      	nop
 800687e:	3708      	adds	r7, #8
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}
 8006884:	e000ed04 	.word	0xe000ed04

08006888 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006888:	b480      	push	{r7}
 800688a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800688c:	4b0b      	ldr	r3, [pc, #44]	; (80068bc <vPortSetupTimerInterrupt+0x34>)
 800688e:	2200      	movs	r2, #0
 8006890:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006892:	4b0b      	ldr	r3, [pc, #44]	; (80068c0 <vPortSetupTimerInterrupt+0x38>)
 8006894:	2200      	movs	r2, #0
 8006896:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006898:	4b0a      	ldr	r3, [pc, #40]	; (80068c4 <vPortSetupTimerInterrupt+0x3c>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a0a      	ldr	r2, [pc, #40]	; (80068c8 <vPortSetupTimerInterrupt+0x40>)
 800689e:	fba2 2303 	umull	r2, r3, r2, r3
 80068a2:	099b      	lsrs	r3, r3, #6
 80068a4:	4a09      	ldr	r2, [pc, #36]	; (80068cc <vPortSetupTimerInterrupt+0x44>)
 80068a6:	3b01      	subs	r3, #1
 80068a8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80068aa:	4b04      	ldr	r3, [pc, #16]	; (80068bc <vPortSetupTimerInterrupt+0x34>)
 80068ac:	2207      	movs	r2, #7
 80068ae:	601a      	str	r2, [r3, #0]
}
 80068b0:	bf00      	nop
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	e000e010 	.word	0xe000e010
 80068c0:	e000e018 	.word	0xe000e018
 80068c4:	20000000 	.word	0x20000000
 80068c8:	10624dd3 	.word	0x10624dd3
 80068cc:	e000e014 	.word	0xe000e014

080068d0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80068d0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80068e0 <vPortEnableVFP+0x10>
 80068d4:	6801      	ldr	r1, [r0, #0]
 80068d6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80068da:	6001      	str	r1, [r0, #0]
 80068dc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80068de:	bf00      	nop
 80068e0:	e000ed88 	.word	0xe000ed88

080068e4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80068ea:	f3ef 8305 	mrs	r3, IPSR
 80068ee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2b0f      	cmp	r3, #15
 80068f4:	d913      	bls.n	800691e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80068f6:	4a16      	ldr	r2, [pc, #88]	; (8006950 <vPortValidateInterruptPriority+0x6c>)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	4413      	add	r3, r2
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006900:	4b14      	ldr	r3, [pc, #80]	; (8006954 <vPortValidateInterruptPriority+0x70>)
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	7afa      	ldrb	r2, [r7, #11]
 8006906:	429a      	cmp	r2, r3
 8006908:	d209      	bcs.n	800691e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800690a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800690e:	f383 8811 	msr	BASEPRI, r3
 8006912:	f3bf 8f6f 	isb	sy
 8006916:	f3bf 8f4f 	dsb	sy
 800691a:	607b      	str	r3, [r7, #4]
 800691c:	e7fe      	b.n	800691c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800691e:	4b0e      	ldr	r3, [pc, #56]	; (8006958 <vPortValidateInterruptPriority+0x74>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006926:	4b0d      	ldr	r3, [pc, #52]	; (800695c <vPortValidateInterruptPriority+0x78>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	429a      	cmp	r2, r3
 800692c:	d909      	bls.n	8006942 <vPortValidateInterruptPriority+0x5e>
 800692e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006932:	f383 8811 	msr	BASEPRI, r3
 8006936:	f3bf 8f6f 	isb	sy
 800693a:	f3bf 8f4f 	dsb	sy
 800693e:	603b      	str	r3, [r7, #0]
 8006940:	e7fe      	b.n	8006940 <vPortValidateInterruptPriority+0x5c>
	}
 8006942:	bf00      	nop
 8006944:	3714      	adds	r7, #20
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	e000e3f0 	.word	0xe000e3f0
 8006954:	20000d7c 	.word	0x20000d7c
 8006958:	e000ed0c 	.word	0xe000ed0c
 800695c:	20000d80 	.word	0x20000d80

08006960 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b08a      	sub	sp, #40	; 0x28
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006968:	2300      	movs	r3, #0
 800696a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800696c:	f7fe fcc4 	bl	80052f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006970:	4b57      	ldr	r3, [pc, #348]	; (8006ad0 <pvPortMalloc+0x170>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d101      	bne.n	800697c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006978:	f000 f90c 	bl	8006b94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800697c:	4b55      	ldr	r3, [pc, #340]	; (8006ad4 <pvPortMalloc+0x174>)
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4013      	ands	r3, r2
 8006984:	2b00      	cmp	r3, #0
 8006986:	f040 808c 	bne.w	8006aa2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d01c      	beq.n	80069ca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8006990:	2208      	movs	r2, #8
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4413      	add	r3, r2
 8006996:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f003 0307 	and.w	r3, r3, #7
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d013      	beq.n	80069ca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f023 0307 	bic.w	r3, r3, #7
 80069a8:	3308      	adds	r3, #8
 80069aa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f003 0307 	and.w	r3, r3, #7
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d009      	beq.n	80069ca <pvPortMalloc+0x6a>
 80069b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ba:	f383 8811 	msr	BASEPRI, r3
 80069be:	f3bf 8f6f 	isb	sy
 80069c2:	f3bf 8f4f 	dsb	sy
 80069c6:	617b      	str	r3, [r7, #20]
 80069c8:	e7fe      	b.n	80069c8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d068      	beq.n	8006aa2 <pvPortMalloc+0x142>
 80069d0:	4b41      	ldr	r3, [pc, #260]	; (8006ad8 <pvPortMalloc+0x178>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d863      	bhi.n	8006aa2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80069da:	4b40      	ldr	r3, [pc, #256]	; (8006adc <pvPortMalloc+0x17c>)
 80069dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80069de:	4b3f      	ldr	r3, [pc, #252]	; (8006adc <pvPortMalloc+0x17c>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069e4:	e004      	b.n	80069f0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80069e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80069ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d903      	bls.n	8006a02 <pvPortMalloc+0xa2>
 80069fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d1f1      	bne.n	80069e6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006a02:	4b33      	ldr	r3, [pc, #204]	; (8006ad0 <pvPortMalloc+0x170>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d04a      	beq.n	8006aa2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a0c:	6a3b      	ldr	r3, [r7, #32]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	2208      	movs	r2, #8
 8006a12:	4413      	add	r3, r2
 8006a14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	6a3b      	ldr	r3, [r7, #32]
 8006a1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a20:	685a      	ldr	r2, [r3, #4]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	1ad2      	subs	r2, r2, r3
 8006a26:	2308      	movs	r3, #8
 8006a28:	005b      	lsls	r3, r3, #1
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d91e      	bls.n	8006a6c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4413      	add	r3, r2
 8006a34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	f003 0307 	and.w	r3, r3, #7
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d009      	beq.n	8006a54 <pvPortMalloc+0xf4>
 8006a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a44:	f383 8811 	msr	BASEPRI, r3
 8006a48:	f3bf 8f6f 	isb	sy
 8006a4c:	f3bf 8f4f 	dsb	sy
 8006a50:	613b      	str	r3, [r7, #16]
 8006a52:	e7fe      	b.n	8006a52 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a56:	685a      	ldr	r2, [r3, #4]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	1ad2      	subs	r2, r2, r3
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006a66:	69b8      	ldr	r0, [r7, #24]
 8006a68:	f000 f8f6 	bl	8006c58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a6c:	4b1a      	ldr	r3, [pc, #104]	; (8006ad8 <pvPortMalloc+0x178>)
 8006a6e:	681a      	ldr	r2, [r3, #0]
 8006a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	1ad3      	subs	r3, r2, r3
 8006a76:	4a18      	ldr	r2, [pc, #96]	; (8006ad8 <pvPortMalloc+0x178>)
 8006a78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a7a:	4b17      	ldr	r3, [pc, #92]	; (8006ad8 <pvPortMalloc+0x178>)
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	4b18      	ldr	r3, [pc, #96]	; (8006ae0 <pvPortMalloc+0x180>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d203      	bcs.n	8006a8e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006a86:	4b14      	ldr	r3, [pc, #80]	; (8006ad8 <pvPortMalloc+0x178>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a15      	ldr	r2, [pc, #84]	; (8006ae0 <pvPortMalloc+0x180>)
 8006a8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a90:	685a      	ldr	r2, [r3, #4]
 8006a92:	4b10      	ldr	r3, [pc, #64]	; (8006ad4 <pvPortMalloc+0x174>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	431a      	orrs	r2, r3
 8006a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006aa2:	f7fe fc37 	bl	8005314 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006aa6:	69fb      	ldr	r3, [r7, #28]
 8006aa8:	f003 0307 	and.w	r3, r3, #7
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d009      	beq.n	8006ac4 <pvPortMalloc+0x164>
 8006ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab4:	f383 8811 	msr	BASEPRI, r3
 8006ab8:	f3bf 8f6f 	isb	sy
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	60fb      	str	r3, [r7, #12]
 8006ac2:	e7fe      	b.n	8006ac2 <pvPortMalloc+0x162>
	return pvReturn;
 8006ac4:	69fb      	ldr	r3, [r7, #28]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3728      	adds	r7, #40	; 0x28
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	20002114 	.word	0x20002114
 8006ad4:	20002120 	.word	0x20002120
 8006ad8:	20002118 	.word	0x20002118
 8006adc:	2000210c 	.word	0x2000210c
 8006ae0:	2000211c 	.word	0x2000211c

08006ae4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b086      	sub	sp, #24
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d046      	beq.n	8006b84 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006af6:	2308      	movs	r3, #8
 8006af8:	425b      	negs	r3, r3
 8006afa:	697a      	ldr	r2, [r7, #20]
 8006afc:	4413      	add	r3, r2
 8006afe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	685a      	ldr	r2, [r3, #4]
 8006b08:	4b20      	ldr	r3, [pc, #128]	; (8006b8c <vPortFree+0xa8>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4013      	ands	r3, r2
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d109      	bne.n	8006b26 <vPortFree+0x42>
 8006b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b16:	f383 8811 	msr	BASEPRI, r3
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	f3bf 8f4f 	dsb	sy
 8006b22:	60fb      	str	r3, [r7, #12]
 8006b24:	e7fe      	b.n	8006b24 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d009      	beq.n	8006b42 <vPortFree+0x5e>
 8006b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b32:	f383 8811 	msr	BASEPRI, r3
 8006b36:	f3bf 8f6f 	isb	sy
 8006b3a:	f3bf 8f4f 	dsb	sy
 8006b3e:	60bb      	str	r3, [r7, #8]
 8006b40:	e7fe      	b.n	8006b40 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	685a      	ldr	r2, [r3, #4]
 8006b46:	4b11      	ldr	r3, [pc, #68]	; (8006b8c <vPortFree+0xa8>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d019      	beq.n	8006b84 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d115      	bne.n	8006b84 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	685a      	ldr	r2, [r3, #4]
 8006b5c:	4b0b      	ldr	r3, [pc, #44]	; (8006b8c <vPortFree+0xa8>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	43db      	mvns	r3, r3
 8006b62:	401a      	ands	r2, r3
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006b68:	f7fe fbc6 	bl	80052f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	4b07      	ldr	r3, [pc, #28]	; (8006b90 <vPortFree+0xac>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4413      	add	r3, r2
 8006b76:	4a06      	ldr	r2, [pc, #24]	; (8006b90 <vPortFree+0xac>)
 8006b78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006b7a:	6938      	ldr	r0, [r7, #16]
 8006b7c:	f000 f86c 	bl	8006c58 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006b80:	f7fe fbc8 	bl	8005314 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006b84:	bf00      	nop
 8006b86:	3718      	adds	r7, #24
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}
 8006b8c:	20002120 	.word	0x20002120
 8006b90:	20002118 	.word	0x20002118

08006b94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006b94:	b480      	push	{r7}
 8006b96:	b085      	sub	sp, #20
 8006b98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b9a:	f241 3388 	movw	r3, #5000	; 0x1388
 8006b9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ba0:	4b27      	ldr	r3, [pc, #156]	; (8006c40 <prvHeapInit+0xac>)
 8006ba2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f003 0307 	and.w	r3, r3, #7
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d00c      	beq.n	8006bc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	3307      	adds	r3, #7
 8006bb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f023 0307 	bic.w	r3, r3, #7
 8006bba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	4a1f      	ldr	r2, [pc, #124]	; (8006c40 <prvHeapInit+0xac>)
 8006bc4:	4413      	add	r3, r2
 8006bc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006bcc:	4a1d      	ldr	r2, [pc, #116]	; (8006c44 <prvHeapInit+0xb0>)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006bd2:	4b1c      	ldr	r3, [pc, #112]	; (8006c44 <prvHeapInit+0xb0>)
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	4413      	add	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006be0:	2208      	movs	r2, #8
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	1a9b      	subs	r3, r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f023 0307 	bic.w	r3, r3, #7
 8006bee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	4a15      	ldr	r2, [pc, #84]	; (8006c48 <prvHeapInit+0xb4>)
 8006bf4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006bf6:	4b14      	ldr	r3, [pc, #80]	; (8006c48 <prvHeapInit+0xb4>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006bfe:	4b12      	ldr	r3, [pc, #72]	; (8006c48 <prvHeapInit+0xb4>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2200      	movs	r2, #0
 8006c04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	1ad2      	subs	r2, r2, r3
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c14:	4b0c      	ldr	r3, [pc, #48]	; (8006c48 <prvHeapInit+0xb4>)
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	4a0a      	ldr	r2, [pc, #40]	; (8006c4c <prvHeapInit+0xb8>)
 8006c22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	4a09      	ldr	r2, [pc, #36]	; (8006c50 <prvHeapInit+0xbc>)
 8006c2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006c2c:	4b09      	ldr	r3, [pc, #36]	; (8006c54 <prvHeapInit+0xc0>)
 8006c2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006c32:	601a      	str	r2, [r3, #0]
}
 8006c34:	bf00      	nop
 8006c36:	3714      	adds	r7, #20
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr
 8006c40:	20000d84 	.word	0x20000d84
 8006c44:	2000210c 	.word	0x2000210c
 8006c48:	20002114 	.word	0x20002114
 8006c4c:	2000211c 	.word	0x2000211c
 8006c50:	20002118 	.word	0x20002118
 8006c54:	20002120 	.word	0x20002120

08006c58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c60:	4b28      	ldr	r3, [pc, #160]	; (8006d04 <prvInsertBlockIntoFreeList+0xac>)
 8006c62:	60fb      	str	r3, [r7, #12]
 8006c64:	e002      	b.n	8006c6c <prvInsertBlockIntoFreeList+0x14>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	60fb      	str	r3, [r7, #12]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d8f7      	bhi.n	8006c66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	4413      	add	r3, r2
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d108      	bne.n	8006c9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	441a      	add	r2, r3
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	68ba      	ldr	r2, [r7, #8]
 8006ca4:	441a      	add	r2, r3
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d118      	bne.n	8006ce0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	4b15      	ldr	r3, [pc, #84]	; (8006d08 <prvInsertBlockIntoFreeList+0xb0>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d00d      	beq.n	8006cd6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685a      	ldr	r2, [r3, #4]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	441a      	add	r2, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	601a      	str	r2, [r3, #0]
 8006cd4:	e008      	b.n	8006ce8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006cd6:	4b0c      	ldr	r3, [pc, #48]	; (8006d08 <prvInsertBlockIntoFreeList+0xb0>)
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	601a      	str	r2, [r3, #0]
 8006cde:	e003      	b.n	8006ce8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006ce8:	68fa      	ldr	r2, [r7, #12]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d002      	beq.n	8006cf6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cf6:	bf00      	nop
 8006cf8:	3714      	adds	r7, #20
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	2000210c 	.word	0x2000210c
 8006d08:	20002114 	.word	0x20002114

08006d0c <__errno>:
 8006d0c:	4b01      	ldr	r3, [pc, #4]	; (8006d14 <__errno+0x8>)
 8006d0e:	6818      	ldr	r0, [r3, #0]
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop
 8006d14:	20000010 	.word	0x20000010

08006d18 <__libc_init_array>:
 8006d18:	b570      	push	{r4, r5, r6, lr}
 8006d1a:	4e0d      	ldr	r6, [pc, #52]	; (8006d50 <__libc_init_array+0x38>)
 8006d1c:	4c0d      	ldr	r4, [pc, #52]	; (8006d54 <__libc_init_array+0x3c>)
 8006d1e:	1ba4      	subs	r4, r4, r6
 8006d20:	10a4      	asrs	r4, r4, #2
 8006d22:	2500      	movs	r5, #0
 8006d24:	42a5      	cmp	r5, r4
 8006d26:	d109      	bne.n	8006d3c <__libc_init_array+0x24>
 8006d28:	4e0b      	ldr	r6, [pc, #44]	; (8006d58 <__libc_init_array+0x40>)
 8006d2a:	4c0c      	ldr	r4, [pc, #48]	; (8006d5c <__libc_init_array+0x44>)
 8006d2c:	f000 ff74 	bl	8007c18 <_init>
 8006d30:	1ba4      	subs	r4, r4, r6
 8006d32:	10a4      	asrs	r4, r4, #2
 8006d34:	2500      	movs	r5, #0
 8006d36:	42a5      	cmp	r5, r4
 8006d38:	d105      	bne.n	8006d46 <__libc_init_array+0x2e>
 8006d3a:	bd70      	pop	{r4, r5, r6, pc}
 8006d3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006d40:	4798      	blx	r3
 8006d42:	3501      	adds	r5, #1
 8006d44:	e7ee      	b.n	8006d24 <__libc_init_array+0xc>
 8006d46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006d4a:	4798      	blx	r3
 8006d4c:	3501      	adds	r5, #1
 8006d4e:	e7f2      	b.n	8006d36 <__libc_init_array+0x1e>
 8006d50:	08007ed0 	.word	0x08007ed0
 8006d54:	08007ed0 	.word	0x08007ed0
 8006d58:	08007ed0 	.word	0x08007ed0
 8006d5c:	08007ed4 	.word	0x08007ed4

08006d60 <memcpy>:
 8006d60:	b510      	push	{r4, lr}
 8006d62:	1e43      	subs	r3, r0, #1
 8006d64:	440a      	add	r2, r1
 8006d66:	4291      	cmp	r1, r2
 8006d68:	d100      	bne.n	8006d6c <memcpy+0xc>
 8006d6a:	bd10      	pop	{r4, pc}
 8006d6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d74:	e7f7      	b.n	8006d66 <memcpy+0x6>

08006d76 <memset>:
 8006d76:	4402      	add	r2, r0
 8006d78:	4603      	mov	r3, r0
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d100      	bne.n	8006d80 <memset+0xa>
 8006d7e:	4770      	bx	lr
 8006d80:	f803 1b01 	strb.w	r1, [r3], #1
 8006d84:	e7f9      	b.n	8006d7a <memset+0x4>
	...

08006d88 <iprintf>:
 8006d88:	b40f      	push	{r0, r1, r2, r3}
 8006d8a:	4b0a      	ldr	r3, [pc, #40]	; (8006db4 <iprintf+0x2c>)
 8006d8c:	b513      	push	{r0, r1, r4, lr}
 8006d8e:	681c      	ldr	r4, [r3, #0]
 8006d90:	b124      	cbz	r4, 8006d9c <iprintf+0x14>
 8006d92:	69a3      	ldr	r3, [r4, #24]
 8006d94:	b913      	cbnz	r3, 8006d9c <iprintf+0x14>
 8006d96:	4620      	mov	r0, r4
 8006d98:	f000 fa22 	bl	80071e0 <__sinit>
 8006d9c:	ab05      	add	r3, sp, #20
 8006d9e:	9a04      	ldr	r2, [sp, #16]
 8006da0:	68a1      	ldr	r1, [r4, #8]
 8006da2:	9301      	str	r3, [sp, #4]
 8006da4:	4620      	mov	r0, r4
 8006da6:	f000 fbdb 	bl	8007560 <_vfiprintf_r>
 8006daa:	b002      	add	sp, #8
 8006dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006db0:	b004      	add	sp, #16
 8006db2:	4770      	bx	lr
 8006db4:	20000010 	.word	0x20000010

08006db8 <_puts_r>:
 8006db8:	b570      	push	{r4, r5, r6, lr}
 8006dba:	460e      	mov	r6, r1
 8006dbc:	4605      	mov	r5, r0
 8006dbe:	b118      	cbz	r0, 8006dc8 <_puts_r+0x10>
 8006dc0:	6983      	ldr	r3, [r0, #24]
 8006dc2:	b90b      	cbnz	r3, 8006dc8 <_puts_r+0x10>
 8006dc4:	f000 fa0c 	bl	80071e0 <__sinit>
 8006dc8:	69ab      	ldr	r3, [r5, #24]
 8006dca:	68ac      	ldr	r4, [r5, #8]
 8006dcc:	b913      	cbnz	r3, 8006dd4 <_puts_r+0x1c>
 8006dce:	4628      	mov	r0, r5
 8006dd0:	f000 fa06 	bl	80071e0 <__sinit>
 8006dd4:	4b23      	ldr	r3, [pc, #140]	; (8006e64 <_puts_r+0xac>)
 8006dd6:	429c      	cmp	r4, r3
 8006dd8:	d117      	bne.n	8006e0a <_puts_r+0x52>
 8006dda:	686c      	ldr	r4, [r5, #4]
 8006ddc:	89a3      	ldrh	r3, [r4, #12]
 8006dde:	071b      	lsls	r3, r3, #28
 8006de0:	d51d      	bpl.n	8006e1e <_puts_r+0x66>
 8006de2:	6923      	ldr	r3, [r4, #16]
 8006de4:	b1db      	cbz	r3, 8006e1e <_puts_r+0x66>
 8006de6:	3e01      	subs	r6, #1
 8006de8:	68a3      	ldr	r3, [r4, #8]
 8006dea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006dee:	3b01      	subs	r3, #1
 8006df0:	60a3      	str	r3, [r4, #8]
 8006df2:	b9e9      	cbnz	r1, 8006e30 <_puts_r+0x78>
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	da2e      	bge.n	8006e56 <_puts_r+0x9e>
 8006df8:	4622      	mov	r2, r4
 8006dfa:	210a      	movs	r1, #10
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	f000 f83f 	bl	8006e80 <__swbuf_r>
 8006e02:	3001      	adds	r0, #1
 8006e04:	d011      	beq.n	8006e2a <_puts_r+0x72>
 8006e06:	200a      	movs	r0, #10
 8006e08:	e011      	b.n	8006e2e <_puts_r+0x76>
 8006e0a:	4b17      	ldr	r3, [pc, #92]	; (8006e68 <_puts_r+0xb0>)
 8006e0c:	429c      	cmp	r4, r3
 8006e0e:	d101      	bne.n	8006e14 <_puts_r+0x5c>
 8006e10:	68ac      	ldr	r4, [r5, #8]
 8006e12:	e7e3      	b.n	8006ddc <_puts_r+0x24>
 8006e14:	4b15      	ldr	r3, [pc, #84]	; (8006e6c <_puts_r+0xb4>)
 8006e16:	429c      	cmp	r4, r3
 8006e18:	bf08      	it	eq
 8006e1a:	68ec      	ldreq	r4, [r5, #12]
 8006e1c:	e7de      	b.n	8006ddc <_puts_r+0x24>
 8006e1e:	4621      	mov	r1, r4
 8006e20:	4628      	mov	r0, r5
 8006e22:	f000 f87f 	bl	8006f24 <__swsetup_r>
 8006e26:	2800      	cmp	r0, #0
 8006e28:	d0dd      	beq.n	8006de6 <_puts_r+0x2e>
 8006e2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e2e:	bd70      	pop	{r4, r5, r6, pc}
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	da04      	bge.n	8006e3e <_puts_r+0x86>
 8006e34:	69a2      	ldr	r2, [r4, #24]
 8006e36:	429a      	cmp	r2, r3
 8006e38:	dc06      	bgt.n	8006e48 <_puts_r+0x90>
 8006e3a:	290a      	cmp	r1, #10
 8006e3c:	d004      	beq.n	8006e48 <_puts_r+0x90>
 8006e3e:	6823      	ldr	r3, [r4, #0]
 8006e40:	1c5a      	adds	r2, r3, #1
 8006e42:	6022      	str	r2, [r4, #0]
 8006e44:	7019      	strb	r1, [r3, #0]
 8006e46:	e7cf      	b.n	8006de8 <_puts_r+0x30>
 8006e48:	4622      	mov	r2, r4
 8006e4a:	4628      	mov	r0, r5
 8006e4c:	f000 f818 	bl	8006e80 <__swbuf_r>
 8006e50:	3001      	adds	r0, #1
 8006e52:	d1c9      	bne.n	8006de8 <_puts_r+0x30>
 8006e54:	e7e9      	b.n	8006e2a <_puts_r+0x72>
 8006e56:	6823      	ldr	r3, [r4, #0]
 8006e58:	200a      	movs	r0, #10
 8006e5a:	1c5a      	adds	r2, r3, #1
 8006e5c:	6022      	str	r2, [r4, #0]
 8006e5e:	7018      	strb	r0, [r3, #0]
 8006e60:	e7e5      	b.n	8006e2e <_puts_r+0x76>
 8006e62:	bf00      	nop
 8006e64:	08007e54 	.word	0x08007e54
 8006e68:	08007e74 	.word	0x08007e74
 8006e6c:	08007e34 	.word	0x08007e34

08006e70 <puts>:
 8006e70:	4b02      	ldr	r3, [pc, #8]	; (8006e7c <puts+0xc>)
 8006e72:	4601      	mov	r1, r0
 8006e74:	6818      	ldr	r0, [r3, #0]
 8006e76:	f7ff bf9f 	b.w	8006db8 <_puts_r>
 8006e7a:	bf00      	nop
 8006e7c:	20000010 	.word	0x20000010

08006e80 <__swbuf_r>:
 8006e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e82:	460e      	mov	r6, r1
 8006e84:	4614      	mov	r4, r2
 8006e86:	4605      	mov	r5, r0
 8006e88:	b118      	cbz	r0, 8006e92 <__swbuf_r+0x12>
 8006e8a:	6983      	ldr	r3, [r0, #24]
 8006e8c:	b90b      	cbnz	r3, 8006e92 <__swbuf_r+0x12>
 8006e8e:	f000 f9a7 	bl	80071e0 <__sinit>
 8006e92:	4b21      	ldr	r3, [pc, #132]	; (8006f18 <__swbuf_r+0x98>)
 8006e94:	429c      	cmp	r4, r3
 8006e96:	d12a      	bne.n	8006eee <__swbuf_r+0x6e>
 8006e98:	686c      	ldr	r4, [r5, #4]
 8006e9a:	69a3      	ldr	r3, [r4, #24]
 8006e9c:	60a3      	str	r3, [r4, #8]
 8006e9e:	89a3      	ldrh	r3, [r4, #12]
 8006ea0:	071a      	lsls	r2, r3, #28
 8006ea2:	d52e      	bpl.n	8006f02 <__swbuf_r+0x82>
 8006ea4:	6923      	ldr	r3, [r4, #16]
 8006ea6:	b363      	cbz	r3, 8006f02 <__swbuf_r+0x82>
 8006ea8:	6923      	ldr	r3, [r4, #16]
 8006eaa:	6820      	ldr	r0, [r4, #0]
 8006eac:	1ac0      	subs	r0, r0, r3
 8006eae:	6963      	ldr	r3, [r4, #20]
 8006eb0:	b2f6      	uxtb	r6, r6
 8006eb2:	4283      	cmp	r3, r0
 8006eb4:	4637      	mov	r7, r6
 8006eb6:	dc04      	bgt.n	8006ec2 <__swbuf_r+0x42>
 8006eb8:	4621      	mov	r1, r4
 8006eba:	4628      	mov	r0, r5
 8006ebc:	f000 f926 	bl	800710c <_fflush_r>
 8006ec0:	bb28      	cbnz	r0, 8006f0e <__swbuf_r+0x8e>
 8006ec2:	68a3      	ldr	r3, [r4, #8]
 8006ec4:	3b01      	subs	r3, #1
 8006ec6:	60a3      	str	r3, [r4, #8]
 8006ec8:	6823      	ldr	r3, [r4, #0]
 8006eca:	1c5a      	adds	r2, r3, #1
 8006ecc:	6022      	str	r2, [r4, #0]
 8006ece:	701e      	strb	r6, [r3, #0]
 8006ed0:	6963      	ldr	r3, [r4, #20]
 8006ed2:	3001      	adds	r0, #1
 8006ed4:	4283      	cmp	r3, r0
 8006ed6:	d004      	beq.n	8006ee2 <__swbuf_r+0x62>
 8006ed8:	89a3      	ldrh	r3, [r4, #12]
 8006eda:	07db      	lsls	r3, r3, #31
 8006edc:	d519      	bpl.n	8006f12 <__swbuf_r+0x92>
 8006ede:	2e0a      	cmp	r6, #10
 8006ee0:	d117      	bne.n	8006f12 <__swbuf_r+0x92>
 8006ee2:	4621      	mov	r1, r4
 8006ee4:	4628      	mov	r0, r5
 8006ee6:	f000 f911 	bl	800710c <_fflush_r>
 8006eea:	b190      	cbz	r0, 8006f12 <__swbuf_r+0x92>
 8006eec:	e00f      	b.n	8006f0e <__swbuf_r+0x8e>
 8006eee:	4b0b      	ldr	r3, [pc, #44]	; (8006f1c <__swbuf_r+0x9c>)
 8006ef0:	429c      	cmp	r4, r3
 8006ef2:	d101      	bne.n	8006ef8 <__swbuf_r+0x78>
 8006ef4:	68ac      	ldr	r4, [r5, #8]
 8006ef6:	e7d0      	b.n	8006e9a <__swbuf_r+0x1a>
 8006ef8:	4b09      	ldr	r3, [pc, #36]	; (8006f20 <__swbuf_r+0xa0>)
 8006efa:	429c      	cmp	r4, r3
 8006efc:	bf08      	it	eq
 8006efe:	68ec      	ldreq	r4, [r5, #12]
 8006f00:	e7cb      	b.n	8006e9a <__swbuf_r+0x1a>
 8006f02:	4621      	mov	r1, r4
 8006f04:	4628      	mov	r0, r5
 8006f06:	f000 f80d 	bl	8006f24 <__swsetup_r>
 8006f0a:	2800      	cmp	r0, #0
 8006f0c:	d0cc      	beq.n	8006ea8 <__swbuf_r+0x28>
 8006f0e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006f12:	4638      	mov	r0, r7
 8006f14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f16:	bf00      	nop
 8006f18:	08007e54 	.word	0x08007e54
 8006f1c:	08007e74 	.word	0x08007e74
 8006f20:	08007e34 	.word	0x08007e34

08006f24 <__swsetup_r>:
 8006f24:	4b32      	ldr	r3, [pc, #200]	; (8006ff0 <__swsetup_r+0xcc>)
 8006f26:	b570      	push	{r4, r5, r6, lr}
 8006f28:	681d      	ldr	r5, [r3, #0]
 8006f2a:	4606      	mov	r6, r0
 8006f2c:	460c      	mov	r4, r1
 8006f2e:	b125      	cbz	r5, 8006f3a <__swsetup_r+0x16>
 8006f30:	69ab      	ldr	r3, [r5, #24]
 8006f32:	b913      	cbnz	r3, 8006f3a <__swsetup_r+0x16>
 8006f34:	4628      	mov	r0, r5
 8006f36:	f000 f953 	bl	80071e0 <__sinit>
 8006f3a:	4b2e      	ldr	r3, [pc, #184]	; (8006ff4 <__swsetup_r+0xd0>)
 8006f3c:	429c      	cmp	r4, r3
 8006f3e:	d10f      	bne.n	8006f60 <__swsetup_r+0x3c>
 8006f40:	686c      	ldr	r4, [r5, #4]
 8006f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f46:	b29a      	uxth	r2, r3
 8006f48:	0715      	lsls	r5, r2, #28
 8006f4a:	d42c      	bmi.n	8006fa6 <__swsetup_r+0x82>
 8006f4c:	06d0      	lsls	r0, r2, #27
 8006f4e:	d411      	bmi.n	8006f74 <__swsetup_r+0x50>
 8006f50:	2209      	movs	r2, #9
 8006f52:	6032      	str	r2, [r6, #0]
 8006f54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f58:	81a3      	strh	r3, [r4, #12]
 8006f5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f5e:	e03e      	b.n	8006fde <__swsetup_r+0xba>
 8006f60:	4b25      	ldr	r3, [pc, #148]	; (8006ff8 <__swsetup_r+0xd4>)
 8006f62:	429c      	cmp	r4, r3
 8006f64:	d101      	bne.n	8006f6a <__swsetup_r+0x46>
 8006f66:	68ac      	ldr	r4, [r5, #8]
 8006f68:	e7eb      	b.n	8006f42 <__swsetup_r+0x1e>
 8006f6a:	4b24      	ldr	r3, [pc, #144]	; (8006ffc <__swsetup_r+0xd8>)
 8006f6c:	429c      	cmp	r4, r3
 8006f6e:	bf08      	it	eq
 8006f70:	68ec      	ldreq	r4, [r5, #12]
 8006f72:	e7e6      	b.n	8006f42 <__swsetup_r+0x1e>
 8006f74:	0751      	lsls	r1, r2, #29
 8006f76:	d512      	bpl.n	8006f9e <__swsetup_r+0x7a>
 8006f78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f7a:	b141      	cbz	r1, 8006f8e <__swsetup_r+0x6a>
 8006f7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f80:	4299      	cmp	r1, r3
 8006f82:	d002      	beq.n	8006f8a <__swsetup_r+0x66>
 8006f84:	4630      	mov	r0, r6
 8006f86:	f000 fa19 	bl	80073bc <_free_r>
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	6363      	str	r3, [r4, #52]	; 0x34
 8006f8e:	89a3      	ldrh	r3, [r4, #12]
 8006f90:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006f94:	81a3      	strh	r3, [r4, #12]
 8006f96:	2300      	movs	r3, #0
 8006f98:	6063      	str	r3, [r4, #4]
 8006f9a:	6923      	ldr	r3, [r4, #16]
 8006f9c:	6023      	str	r3, [r4, #0]
 8006f9e:	89a3      	ldrh	r3, [r4, #12]
 8006fa0:	f043 0308 	orr.w	r3, r3, #8
 8006fa4:	81a3      	strh	r3, [r4, #12]
 8006fa6:	6923      	ldr	r3, [r4, #16]
 8006fa8:	b94b      	cbnz	r3, 8006fbe <__swsetup_r+0x9a>
 8006faa:	89a3      	ldrh	r3, [r4, #12]
 8006fac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fb4:	d003      	beq.n	8006fbe <__swsetup_r+0x9a>
 8006fb6:	4621      	mov	r1, r4
 8006fb8:	4630      	mov	r0, r6
 8006fba:	f000 f9bf 	bl	800733c <__smakebuf_r>
 8006fbe:	89a2      	ldrh	r2, [r4, #12]
 8006fc0:	f012 0301 	ands.w	r3, r2, #1
 8006fc4:	d00c      	beq.n	8006fe0 <__swsetup_r+0xbc>
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	60a3      	str	r3, [r4, #8]
 8006fca:	6963      	ldr	r3, [r4, #20]
 8006fcc:	425b      	negs	r3, r3
 8006fce:	61a3      	str	r3, [r4, #24]
 8006fd0:	6923      	ldr	r3, [r4, #16]
 8006fd2:	b953      	cbnz	r3, 8006fea <__swsetup_r+0xc6>
 8006fd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fd8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006fdc:	d1ba      	bne.n	8006f54 <__swsetup_r+0x30>
 8006fde:	bd70      	pop	{r4, r5, r6, pc}
 8006fe0:	0792      	lsls	r2, r2, #30
 8006fe2:	bf58      	it	pl
 8006fe4:	6963      	ldrpl	r3, [r4, #20]
 8006fe6:	60a3      	str	r3, [r4, #8]
 8006fe8:	e7f2      	b.n	8006fd0 <__swsetup_r+0xac>
 8006fea:	2000      	movs	r0, #0
 8006fec:	e7f7      	b.n	8006fde <__swsetup_r+0xba>
 8006fee:	bf00      	nop
 8006ff0:	20000010 	.word	0x20000010
 8006ff4:	08007e54 	.word	0x08007e54
 8006ff8:	08007e74 	.word	0x08007e74
 8006ffc:	08007e34 	.word	0x08007e34

08007000 <__sflush_r>:
 8007000:	898a      	ldrh	r2, [r1, #12]
 8007002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007006:	4605      	mov	r5, r0
 8007008:	0710      	lsls	r0, r2, #28
 800700a:	460c      	mov	r4, r1
 800700c:	d458      	bmi.n	80070c0 <__sflush_r+0xc0>
 800700e:	684b      	ldr	r3, [r1, #4]
 8007010:	2b00      	cmp	r3, #0
 8007012:	dc05      	bgt.n	8007020 <__sflush_r+0x20>
 8007014:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007016:	2b00      	cmp	r3, #0
 8007018:	dc02      	bgt.n	8007020 <__sflush_r+0x20>
 800701a:	2000      	movs	r0, #0
 800701c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007020:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007022:	2e00      	cmp	r6, #0
 8007024:	d0f9      	beq.n	800701a <__sflush_r+0x1a>
 8007026:	2300      	movs	r3, #0
 8007028:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800702c:	682f      	ldr	r7, [r5, #0]
 800702e:	6a21      	ldr	r1, [r4, #32]
 8007030:	602b      	str	r3, [r5, #0]
 8007032:	d032      	beq.n	800709a <__sflush_r+0x9a>
 8007034:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007036:	89a3      	ldrh	r3, [r4, #12]
 8007038:	075a      	lsls	r2, r3, #29
 800703a:	d505      	bpl.n	8007048 <__sflush_r+0x48>
 800703c:	6863      	ldr	r3, [r4, #4]
 800703e:	1ac0      	subs	r0, r0, r3
 8007040:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007042:	b10b      	cbz	r3, 8007048 <__sflush_r+0x48>
 8007044:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007046:	1ac0      	subs	r0, r0, r3
 8007048:	2300      	movs	r3, #0
 800704a:	4602      	mov	r2, r0
 800704c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800704e:	6a21      	ldr	r1, [r4, #32]
 8007050:	4628      	mov	r0, r5
 8007052:	47b0      	blx	r6
 8007054:	1c43      	adds	r3, r0, #1
 8007056:	89a3      	ldrh	r3, [r4, #12]
 8007058:	d106      	bne.n	8007068 <__sflush_r+0x68>
 800705a:	6829      	ldr	r1, [r5, #0]
 800705c:	291d      	cmp	r1, #29
 800705e:	d848      	bhi.n	80070f2 <__sflush_r+0xf2>
 8007060:	4a29      	ldr	r2, [pc, #164]	; (8007108 <__sflush_r+0x108>)
 8007062:	40ca      	lsrs	r2, r1
 8007064:	07d6      	lsls	r6, r2, #31
 8007066:	d544      	bpl.n	80070f2 <__sflush_r+0xf2>
 8007068:	2200      	movs	r2, #0
 800706a:	6062      	str	r2, [r4, #4]
 800706c:	04d9      	lsls	r1, r3, #19
 800706e:	6922      	ldr	r2, [r4, #16]
 8007070:	6022      	str	r2, [r4, #0]
 8007072:	d504      	bpl.n	800707e <__sflush_r+0x7e>
 8007074:	1c42      	adds	r2, r0, #1
 8007076:	d101      	bne.n	800707c <__sflush_r+0x7c>
 8007078:	682b      	ldr	r3, [r5, #0]
 800707a:	b903      	cbnz	r3, 800707e <__sflush_r+0x7e>
 800707c:	6560      	str	r0, [r4, #84]	; 0x54
 800707e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007080:	602f      	str	r7, [r5, #0]
 8007082:	2900      	cmp	r1, #0
 8007084:	d0c9      	beq.n	800701a <__sflush_r+0x1a>
 8007086:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800708a:	4299      	cmp	r1, r3
 800708c:	d002      	beq.n	8007094 <__sflush_r+0x94>
 800708e:	4628      	mov	r0, r5
 8007090:	f000 f994 	bl	80073bc <_free_r>
 8007094:	2000      	movs	r0, #0
 8007096:	6360      	str	r0, [r4, #52]	; 0x34
 8007098:	e7c0      	b.n	800701c <__sflush_r+0x1c>
 800709a:	2301      	movs	r3, #1
 800709c:	4628      	mov	r0, r5
 800709e:	47b0      	blx	r6
 80070a0:	1c41      	adds	r1, r0, #1
 80070a2:	d1c8      	bne.n	8007036 <__sflush_r+0x36>
 80070a4:	682b      	ldr	r3, [r5, #0]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d0c5      	beq.n	8007036 <__sflush_r+0x36>
 80070aa:	2b1d      	cmp	r3, #29
 80070ac:	d001      	beq.n	80070b2 <__sflush_r+0xb2>
 80070ae:	2b16      	cmp	r3, #22
 80070b0:	d101      	bne.n	80070b6 <__sflush_r+0xb6>
 80070b2:	602f      	str	r7, [r5, #0]
 80070b4:	e7b1      	b.n	800701a <__sflush_r+0x1a>
 80070b6:	89a3      	ldrh	r3, [r4, #12]
 80070b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070bc:	81a3      	strh	r3, [r4, #12]
 80070be:	e7ad      	b.n	800701c <__sflush_r+0x1c>
 80070c0:	690f      	ldr	r7, [r1, #16]
 80070c2:	2f00      	cmp	r7, #0
 80070c4:	d0a9      	beq.n	800701a <__sflush_r+0x1a>
 80070c6:	0793      	lsls	r3, r2, #30
 80070c8:	680e      	ldr	r6, [r1, #0]
 80070ca:	bf08      	it	eq
 80070cc:	694b      	ldreq	r3, [r1, #20]
 80070ce:	600f      	str	r7, [r1, #0]
 80070d0:	bf18      	it	ne
 80070d2:	2300      	movne	r3, #0
 80070d4:	eba6 0807 	sub.w	r8, r6, r7
 80070d8:	608b      	str	r3, [r1, #8]
 80070da:	f1b8 0f00 	cmp.w	r8, #0
 80070de:	dd9c      	ble.n	800701a <__sflush_r+0x1a>
 80070e0:	4643      	mov	r3, r8
 80070e2:	463a      	mov	r2, r7
 80070e4:	6a21      	ldr	r1, [r4, #32]
 80070e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80070e8:	4628      	mov	r0, r5
 80070ea:	47b0      	blx	r6
 80070ec:	2800      	cmp	r0, #0
 80070ee:	dc06      	bgt.n	80070fe <__sflush_r+0xfe>
 80070f0:	89a3      	ldrh	r3, [r4, #12]
 80070f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070f6:	81a3      	strh	r3, [r4, #12]
 80070f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070fc:	e78e      	b.n	800701c <__sflush_r+0x1c>
 80070fe:	4407      	add	r7, r0
 8007100:	eba8 0800 	sub.w	r8, r8, r0
 8007104:	e7e9      	b.n	80070da <__sflush_r+0xda>
 8007106:	bf00      	nop
 8007108:	20400001 	.word	0x20400001

0800710c <_fflush_r>:
 800710c:	b538      	push	{r3, r4, r5, lr}
 800710e:	690b      	ldr	r3, [r1, #16]
 8007110:	4605      	mov	r5, r0
 8007112:	460c      	mov	r4, r1
 8007114:	b1db      	cbz	r3, 800714e <_fflush_r+0x42>
 8007116:	b118      	cbz	r0, 8007120 <_fflush_r+0x14>
 8007118:	6983      	ldr	r3, [r0, #24]
 800711a:	b90b      	cbnz	r3, 8007120 <_fflush_r+0x14>
 800711c:	f000 f860 	bl	80071e0 <__sinit>
 8007120:	4b0c      	ldr	r3, [pc, #48]	; (8007154 <_fflush_r+0x48>)
 8007122:	429c      	cmp	r4, r3
 8007124:	d109      	bne.n	800713a <_fflush_r+0x2e>
 8007126:	686c      	ldr	r4, [r5, #4]
 8007128:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800712c:	b17b      	cbz	r3, 800714e <_fflush_r+0x42>
 800712e:	4621      	mov	r1, r4
 8007130:	4628      	mov	r0, r5
 8007132:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007136:	f7ff bf63 	b.w	8007000 <__sflush_r>
 800713a:	4b07      	ldr	r3, [pc, #28]	; (8007158 <_fflush_r+0x4c>)
 800713c:	429c      	cmp	r4, r3
 800713e:	d101      	bne.n	8007144 <_fflush_r+0x38>
 8007140:	68ac      	ldr	r4, [r5, #8]
 8007142:	e7f1      	b.n	8007128 <_fflush_r+0x1c>
 8007144:	4b05      	ldr	r3, [pc, #20]	; (800715c <_fflush_r+0x50>)
 8007146:	429c      	cmp	r4, r3
 8007148:	bf08      	it	eq
 800714a:	68ec      	ldreq	r4, [r5, #12]
 800714c:	e7ec      	b.n	8007128 <_fflush_r+0x1c>
 800714e:	2000      	movs	r0, #0
 8007150:	bd38      	pop	{r3, r4, r5, pc}
 8007152:	bf00      	nop
 8007154:	08007e54 	.word	0x08007e54
 8007158:	08007e74 	.word	0x08007e74
 800715c:	08007e34 	.word	0x08007e34

08007160 <std>:
 8007160:	2300      	movs	r3, #0
 8007162:	b510      	push	{r4, lr}
 8007164:	4604      	mov	r4, r0
 8007166:	e9c0 3300 	strd	r3, r3, [r0]
 800716a:	6083      	str	r3, [r0, #8]
 800716c:	8181      	strh	r1, [r0, #12]
 800716e:	6643      	str	r3, [r0, #100]	; 0x64
 8007170:	81c2      	strh	r2, [r0, #14]
 8007172:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007176:	6183      	str	r3, [r0, #24]
 8007178:	4619      	mov	r1, r3
 800717a:	2208      	movs	r2, #8
 800717c:	305c      	adds	r0, #92	; 0x5c
 800717e:	f7ff fdfa 	bl	8006d76 <memset>
 8007182:	4b05      	ldr	r3, [pc, #20]	; (8007198 <std+0x38>)
 8007184:	6263      	str	r3, [r4, #36]	; 0x24
 8007186:	4b05      	ldr	r3, [pc, #20]	; (800719c <std+0x3c>)
 8007188:	62a3      	str	r3, [r4, #40]	; 0x28
 800718a:	4b05      	ldr	r3, [pc, #20]	; (80071a0 <std+0x40>)
 800718c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800718e:	4b05      	ldr	r3, [pc, #20]	; (80071a4 <std+0x44>)
 8007190:	6224      	str	r4, [r4, #32]
 8007192:	6323      	str	r3, [r4, #48]	; 0x30
 8007194:	bd10      	pop	{r4, pc}
 8007196:	bf00      	nop
 8007198:	08007abd 	.word	0x08007abd
 800719c:	08007adf 	.word	0x08007adf
 80071a0:	08007b17 	.word	0x08007b17
 80071a4:	08007b3b 	.word	0x08007b3b

080071a8 <_cleanup_r>:
 80071a8:	4901      	ldr	r1, [pc, #4]	; (80071b0 <_cleanup_r+0x8>)
 80071aa:	f000 b885 	b.w	80072b8 <_fwalk_reent>
 80071ae:	bf00      	nop
 80071b0:	0800710d 	.word	0x0800710d

080071b4 <__sfmoreglue>:
 80071b4:	b570      	push	{r4, r5, r6, lr}
 80071b6:	1e4a      	subs	r2, r1, #1
 80071b8:	2568      	movs	r5, #104	; 0x68
 80071ba:	4355      	muls	r5, r2
 80071bc:	460e      	mov	r6, r1
 80071be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80071c2:	f000 f949 	bl	8007458 <_malloc_r>
 80071c6:	4604      	mov	r4, r0
 80071c8:	b140      	cbz	r0, 80071dc <__sfmoreglue+0x28>
 80071ca:	2100      	movs	r1, #0
 80071cc:	e9c0 1600 	strd	r1, r6, [r0]
 80071d0:	300c      	adds	r0, #12
 80071d2:	60a0      	str	r0, [r4, #8]
 80071d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80071d8:	f7ff fdcd 	bl	8006d76 <memset>
 80071dc:	4620      	mov	r0, r4
 80071de:	bd70      	pop	{r4, r5, r6, pc}

080071e0 <__sinit>:
 80071e0:	6983      	ldr	r3, [r0, #24]
 80071e2:	b510      	push	{r4, lr}
 80071e4:	4604      	mov	r4, r0
 80071e6:	bb33      	cbnz	r3, 8007236 <__sinit+0x56>
 80071e8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80071ec:	6503      	str	r3, [r0, #80]	; 0x50
 80071ee:	4b12      	ldr	r3, [pc, #72]	; (8007238 <__sinit+0x58>)
 80071f0:	4a12      	ldr	r2, [pc, #72]	; (800723c <__sinit+0x5c>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	6282      	str	r2, [r0, #40]	; 0x28
 80071f6:	4298      	cmp	r0, r3
 80071f8:	bf04      	itt	eq
 80071fa:	2301      	moveq	r3, #1
 80071fc:	6183      	streq	r3, [r0, #24]
 80071fe:	f000 f81f 	bl	8007240 <__sfp>
 8007202:	6060      	str	r0, [r4, #4]
 8007204:	4620      	mov	r0, r4
 8007206:	f000 f81b 	bl	8007240 <__sfp>
 800720a:	60a0      	str	r0, [r4, #8]
 800720c:	4620      	mov	r0, r4
 800720e:	f000 f817 	bl	8007240 <__sfp>
 8007212:	2200      	movs	r2, #0
 8007214:	60e0      	str	r0, [r4, #12]
 8007216:	2104      	movs	r1, #4
 8007218:	6860      	ldr	r0, [r4, #4]
 800721a:	f7ff ffa1 	bl	8007160 <std>
 800721e:	2201      	movs	r2, #1
 8007220:	2109      	movs	r1, #9
 8007222:	68a0      	ldr	r0, [r4, #8]
 8007224:	f7ff ff9c 	bl	8007160 <std>
 8007228:	2202      	movs	r2, #2
 800722a:	2112      	movs	r1, #18
 800722c:	68e0      	ldr	r0, [r4, #12]
 800722e:	f7ff ff97 	bl	8007160 <std>
 8007232:	2301      	movs	r3, #1
 8007234:	61a3      	str	r3, [r4, #24]
 8007236:	bd10      	pop	{r4, pc}
 8007238:	08007e30 	.word	0x08007e30
 800723c:	080071a9 	.word	0x080071a9

08007240 <__sfp>:
 8007240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007242:	4b1b      	ldr	r3, [pc, #108]	; (80072b0 <__sfp+0x70>)
 8007244:	681e      	ldr	r6, [r3, #0]
 8007246:	69b3      	ldr	r3, [r6, #24]
 8007248:	4607      	mov	r7, r0
 800724a:	b913      	cbnz	r3, 8007252 <__sfp+0x12>
 800724c:	4630      	mov	r0, r6
 800724e:	f7ff ffc7 	bl	80071e0 <__sinit>
 8007252:	3648      	adds	r6, #72	; 0x48
 8007254:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007258:	3b01      	subs	r3, #1
 800725a:	d503      	bpl.n	8007264 <__sfp+0x24>
 800725c:	6833      	ldr	r3, [r6, #0]
 800725e:	b133      	cbz	r3, 800726e <__sfp+0x2e>
 8007260:	6836      	ldr	r6, [r6, #0]
 8007262:	e7f7      	b.n	8007254 <__sfp+0x14>
 8007264:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007268:	b16d      	cbz	r5, 8007286 <__sfp+0x46>
 800726a:	3468      	adds	r4, #104	; 0x68
 800726c:	e7f4      	b.n	8007258 <__sfp+0x18>
 800726e:	2104      	movs	r1, #4
 8007270:	4638      	mov	r0, r7
 8007272:	f7ff ff9f 	bl	80071b4 <__sfmoreglue>
 8007276:	6030      	str	r0, [r6, #0]
 8007278:	2800      	cmp	r0, #0
 800727a:	d1f1      	bne.n	8007260 <__sfp+0x20>
 800727c:	230c      	movs	r3, #12
 800727e:	603b      	str	r3, [r7, #0]
 8007280:	4604      	mov	r4, r0
 8007282:	4620      	mov	r0, r4
 8007284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007286:	4b0b      	ldr	r3, [pc, #44]	; (80072b4 <__sfp+0x74>)
 8007288:	6665      	str	r5, [r4, #100]	; 0x64
 800728a:	e9c4 5500 	strd	r5, r5, [r4]
 800728e:	60a5      	str	r5, [r4, #8]
 8007290:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8007294:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8007298:	2208      	movs	r2, #8
 800729a:	4629      	mov	r1, r5
 800729c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80072a0:	f7ff fd69 	bl	8006d76 <memset>
 80072a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80072a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80072ac:	e7e9      	b.n	8007282 <__sfp+0x42>
 80072ae:	bf00      	nop
 80072b0:	08007e30 	.word	0x08007e30
 80072b4:	ffff0001 	.word	0xffff0001

080072b8 <_fwalk_reent>:
 80072b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072bc:	4680      	mov	r8, r0
 80072be:	4689      	mov	r9, r1
 80072c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80072c4:	2600      	movs	r6, #0
 80072c6:	b914      	cbnz	r4, 80072ce <_fwalk_reent+0x16>
 80072c8:	4630      	mov	r0, r6
 80072ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ce:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80072d2:	3f01      	subs	r7, #1
 80072d4:	d501      	bpl.n	80072da <_fwalk_reent+0x22>
 80072d6:	6824      	ldr	r4, [r4, #0]
 80072d8:	e7f5      	b.n	80072c6 <_fwalk_reent+0xe>
 80072da:	89ab      	ldrh	r3, [r5, #12]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d907      	bls.n	80072f0 <_fwalk_reent+0x38>
 80072e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072e4:	3301      	adds	r3, #1
 80072e6:	d003      	beq.n	80072f0 <_fwalk_reent+0x38>
 80072e8:	4629      	mov	r1, r5
 80072ea:	4640      	mov	r0, r8
 80072ec:	47c8      	blx	r9
 80072ee:	4306      	orrs	r6, r0
 80072f0:	3568      	adds	r5, #104	; 0x68
 80072f2:	e7ee      	b.n	80072d2 <_fwalk_reent+0x1a>

080072f4 <__swhatbuf_r>:
 80072f4:	b570      	push	{r4, r5, r6, lr}
 80072f6:	460e      	mov	r6, r1
 80072f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072fc:	2900      	cmp	r1, #0
 80072fe:	b096      	sub	sp, #88	; 0x58
 8007300:	4614      	mov	r4, r2
 8007302:	461d      	mov	r5, r3
 8007304:	da07      	bge.n	8007316 <__swhatbuf_r+0x22>
 8007306:	2300      	movs	r3, #0
 8007308:	602b      	str	r3, [r5, #0]
 800730a:	89b3      	ldrh	r3, [r6, #12]
 800730c:	061a      	lsls	r2, r3, #24
 800730e:	d410      	bmi.n	8007332 <__swhatbuf_r+0x3e>
 8007310:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007314:	e00e      	b.n	8007334 <__swhatbuf_r+0x40>
 8007316:	466a      	mov	r2, sp
 8007318:	f000 fc36 	bl	8007b88 <_fstat_r>
 800731c:	2800      	cmp	r0, #0
 800731e:	dbf2      	blt.n	8007306 <__swhatbuf_r+0x12>
 8007320:	9a01      	ldr	r2, [sp, #4]
 8007322:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007326:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800732a:	425a      	negs	r2, r3
 800732c:	415a      	adcs	r2, r3
 800732e:	602a      	str	r2, [r5, #0]
 8007330:	e7ee      	b.n	8007310 <__swhatbuf_r+0x1c>
 8007332:	2340      	movs	r3, #64	; 0x40
 8007334:	2000      	movs	r0, #0
 8007336:	6023      	str	r3, [r4, #0]
 8007338:	b016      	add	sp, #88	; 0x58
 800733a:	bd70      	pop	{r4, r5, r6, pc}

0800733c <__smakebuf_r>:
 800733c:	898b      	ldrh	r3, [r1, #12]
 800733e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007340:	079d      	lsls	r5, r3, #30
 8007342:	4606      	mov	r6, r0
 8007344:	460c      	mov	r4, r1
 8007346:	d507      	bpl.n	8007358 <__smakebuf_r+0x1c>
 8007348:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800734c:	6023      	str	r3, [r4, #0]
 800734e:	6123      	str	r3, [r4, #16]
 8007350:	2301      	movs	r3, #1
 8007352:	6163      	str	r3, [r4, #20]
 8007354:	b002      	add	sp, #8
 8007356:	bd70      	pop	{r4, r5, r6, pc}
 8007358:	ab01      	add	r3, sp, #4
 800735a:	466a      	mov	r2, sp
 800735c:	f7ff ffca 	bl	80072f4 <__swhatbuf_r>
 8007360:	9900      	ldr	r1, [sp, #0]
 8007362:	4605      	mov	r5, r0
 8007364:	4630      	mov	r0, r6
 8007366:	f000 f877 	bl	8007458 <_malloc_r>
 800736a:	b948      	cbnz	r0, 8007380 <__smakebuf_r+0x44>
 800736c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007370:	059a      	lsls	r2, r3, #22
 8007372:	d4ef      	bmi.n	8007354 <__smakebuf_r+0x18>
 8007374:	f023 0303 	bic.w	r3, r3, #3
 8007378:	f043 0302 	orr.w	r3, r3, #2
 800737c:	81a3      	strh	r3, [r4, #12]
 800737e:	e7e3      	b.n	8007348 <__smakebuf_r+0xc>
 8007380:	4b0d      	ldr	r3, [pc, #52]	; (80073b8 <__smakebuf_r+0x7c>)
 8007382:	62b3      	str	r3, [r6, #40]	; 0x28
 8007384:	89a3      	ldrh	r3, [r4, #12]
 8007386:	6020      	str	r0, [r4, #0]
 8007388:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800738c:	81a3      	strh	r3, [r4, #12]
 800738e:	9b00      	ldr	r3, [sp, #0]
 8007390:	6163      	str	r3, [r4, #20]
 8007392:	9b01      	ldr	r3, [sp, #4]
 8007394:	6120      	str	r0, [r4, #16]
 8007396:	b15b      	cbz	r3, 80073b0 <__smakebuf_r+0x74>
 8007398:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800739c:	4630      	mov	r0, r6
 800739e:	f000 fc05 	bl	8007bac <_isatty_r>
 80073a2:	b128      	cbz	r0, 80073b0 <__smakebuf_r+0x74>
 80073a4:	89a3      	ldrh	r3, [r4, #12]
 80073a6:	f023 0303 	bic.w	r3, r3, #3
 80073aa:	f043 0301 	orr.w	r3, r3, #1
 80073ae:	81a3      	strh	r3, [r4, #12]
 80073b0:	89a3      	ldrh	r3, [r4, #12]
 80073b2:	431d      	orrs	r5, r3
 80073b4:	81a5      	strh	r5, [r4, #12]
 80073b6:	e7cd      	b.n	8007354 <__smakebuf_r+0x18>
 80073b8:	080071a9 	.word	0x080071a9

080073bc <_free_r>:
 80073bc:	b538      	push	{r3, r4, r5, lr}
 80073be:	4605      	mov	r5, r0
 80073c0:	2900      	cmp	r1, #0
 80073c2:	d045      	beq.n	8007450 <_free_r+0x94>
 80073c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073c8:	1f0c      	subs	r4, r1, #4
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	bfb8      	it	lt
 80073ce:	18e4      	addlt	r4, r4, r3
 80073d0:	f000 fc0e 	bl	8007bf0 <__malloc_lock>
 80073d4:	4a1f      	ldr	r2, [pc, #124]	; (8007454 <_free_r+0x98>)
 80073d6:	6813      	ldr	r3, [r2, #0]
 80073d8:	4610      	mov	r0, r2
 80073da:	b933      	cbnz	r3, 80073ea <_free_r+0x2e>
 80073dc:	6063      	str	r3, [r4, #4]
 80073de:	6014      	str	r4, [r2, #0]
 80073e0:	4628      	mov	r0, r5
 80073e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073e6:	f000 bc04 	b.w	8007bf2 <__malloc_unlock>
 80073ea:	42a3      	cmp	r3, r4
 80073ec:	d90c      	bls.n	8007408 <_free_r+0x4c>
 80073ee:	6821      	ldr	r1, [r4, #0]
 80073f0:	1862      	adds	r2, r4, r1
 80073f2:	4293      	cmp	r3, r2
 80073f4:	bf04      	itt	eq
 80073f6:	681a      	ldreq	r2, [r3, #0]
 80073f8:	685b      	ldreq	r3, [r3, #4]
 80073fa:	6063      	str	r3, [r4, #4]
 80073fc:	bf04      	itt	eq
 80073fe:	1852      	addeq	r2, r2, r1
 8007400:	6022      	streq	r2, [r4, #0]
 8007402:	6004      	str	r4, [r0, #0]
 8007404:	e7ec      	b.n	80073e0 <_free_r+0x24>
 8007406:	4613      	mov	r3, r2
 8007408:	685a      	ldr	r2, [r3, #4]
 800740a:	b10a      	cbz	r2, 8007410 <_free_r+0x54>
 800740c:	42a2      	cmp	r2, r4
 800740e:	d9fa      	bls.n	8007406 <_free_r+0x4a>
 8007410:	6819      	ldr	r1, [r3, #0]
 8007412:	1858      	adds	r0, r3, r1
 8007414:	42a0      	cmp	r0, r4
 8007416:	d10b      	bne.n	8007430 <_free_r+0x74>
 8007418:	6820      	ldr	r0, [r4, #0]
 800741a:	4401      	add	r1, r0
 800741c:	1858      	adds	r0, r3, r1
 800741e:	4282      	cmp	r2, r0
 8007420:	6019      	str	r1, [r3, #0]
 8007422:	d1dd      	bne.n	80073e0 <_free_r+0x24>
 8007424:	6810      	ldr	r0, [r2, #0]
 8007426:	6852      	ldr	r2, [r2, #4]
 8007428:	605a      	str	r2, [r3, #4]
 800742a:	4401      	add	r1, r0
 800742c:	6019      	str	r1, [r3, #0]
 800742e:	e7d7      	b.n	80073e0 <_free_r+0x24>
 8007430:	d902      	bls.n	8007438 <_free_r+0x7c>
 8007432:	230c      	movs	r3, #12
 8007434:	602b      	str	r3, [r5, #0]
 8007436:	e7d3      	b.n	80073e0 <_free_r+0x24>
 8007438:	6820      	ldr	r0, [r4, #0]
 800743a:	1821      	adds	r1, r4, r0
 800743c:	428a      	cmp	r2, r1
 800743e:	bf04      	itt	eq
 8007440:	6811      	ldreq	r1, [r2, #0]
 8007442:	6852      	ldreq	r2, [r2, #4]
 8007444:	6062      	str	r2, [r4, #4]
 8007446:	bf04      	itt	eq
 8007448:	1809      	addeq	r1, r1, r0
 800744a:	6021      	streq	r1, [r4, #0]
 800744c:	605c      	str	r4, [r3, #4]
 800744e:	e7c7      	b.n	80073e0 <_free_r+0x24>
 8007450:	bd38      	pop	{r3, r4, r5, pc}
 8007452:	bf00      	nop
 8007454:	20002124 	.word	0x20002124

08007458 <_malloc_r>:
 8007458:	b570      	push	{r4, r5, r6, lr}
 800745a:	1ccd      	adds	r5, r1, #3
 800745c:	f025 0503 	bic.w	r5, r5, #3
 8007460:	3508      	adds	r5, #8
 8007462:	2d0c      	cmp	r5, #12
 8007464:	bf38      	it	cc
 8007466:	250c      	movcc	r5, #12
 8007468:	2d00      	cmp	r5, #0
 800746a:	4606      	mov	r6, r0
 800746c:	db01      	blt.n	8007472 <_malloc_r+0x1a>
 800746e:	42a9      	cmp	r1, r5
 8007470:	d903      	bls.n	800747a <_malloc_r+0x22>
 8007472:	230c      	movs	r3, #12
 8007474:	6033      	str	r3, [r6, #0]
 8007476:	2000      	movs	r0, #0
 8007478:	bd70      	pop	{r4, r5, r6, pc}
 800747a:	f000 fbb9 	bl	8007bf0 <__malloc_lock>
 800747e:	4a21      	ldr	r2, [pc, #132]	; (8007504 <_malloc_r+0xac>)
 8007480:	6814      	ldr	r4, [r2, #0]
 8007482:	4621      	mov	r1, r4
 8007484:	b991      	cbnz	r1, 80074ac <_malloc_r+0x54>
 8007486:	4c20      	ldr	r4, [pc, #128]	; (8007508 <_malloc_r+0xb0>)
 8007488:	6823      	ldr	r3, [r4, #0]
 800748a:	b91b      	cbnz	r3, 8007494 <_malloc_r+0x3c>
 800748c:	4630      	mov	r0, r6
 800748e:	f000 fb05 	bl	8007a9c <_sbrk_r>
 8007492:	6020      	str	r0, [r4, #0]
 8007494:	4629      	mov	r1, r5
 8007496:	4630      	mov	r0, r6
 8007498:	f000 fb00 	bl	8007a9c <_sbrk_r>
 800749c:	1c43      	adds	r3, r0, #1
 800749e:	d124      	bne.n	80074ea <_malloc_r+0x92>
 80074a0:	230c      	movs	r3, #12
 80074a2:	6033      	str	r3, [r6, #0]
 80074a4:	4630      	mov	r0, r6
 80074a6:	f000 fba4 	bl	8007bf2 <__malloc_unlock>
 80074aa:	e7e4      	b.n	8007476 <_malloc_r+0x1e>
 80074ac:	680b      	ldr	r3, [r1, #0]
 80074ae:	1b5b      	subs	r3, r3, r5
 80074b0:	d418      	bmi.n	80074e4 <_malloc_r+0x8c>
 80074b2:	2b0b      	cmp	r3, #11
 80074b4:	d90f      	bls.n	80074d6 <_malloc_r+0x7e>
 80074b6:	600b      	str	r3, [r1, #0]
 80074b8:	50cd      	str	r5, [r1, r3]
 80074ba:	18cc      	adds	r4, r1, r3
 80074bc:	4630      	mov	r0, r6
 80074be:	f000 fb98 	bl	8007bf2 <__malloc_unlock>
 80074c2:	f104 000b 	add.w	r0, r4, #11
 80074c6:	1d23      	adds	r3, r4, #4
 80074c8:	f020 0007 	bic.w	r0, r0, #7
 80074cc:	1ac3      	subs	r3, r0, r3
 80074ce:	d0d3      	beq.n	8007478 <_malloc_r+0x20>
 80074d0:	425a      	negs	r2, r3
 80074d2:	50e2      	str	r2, [r4, r3]
 80074d4:	e7d0      	b.n	8007478 <_malloc_r+0x20>
 80074d6:	428c      	cmp	r4, r1
 80074d8:	684b      	ldr	r3, [r1, #4]
 80074da:	bf16      	itet	ne
 80074dc:	6063      	strne	r3, [r4, #4]
 80074de:	6013      	streq	r3, [r2, #0]
 80074e0:	460c      	movne	r4, r1
 80074e2:	e7eb      	b.n	80074bc <_malloc_r+0x64>
 80074e4:	460c      	mov	r4, r1
 80074e6:	6849      	ldr	r1, [r1, #4]
 80074e8:	e7cc      	b.n	8007484 <_malloc_r+0x2c>
 80074ea:	1cc4      	adds	r4, r0, #3
 80074ec:	f024 0403 	bic.w	r4, r4, #3
 80074f0:	42a0      	cmp	r0, r4
 80074f2:	d005      	beq.n	8007500 <_malloc_r+0xa8>
 80074f4:	1a21      	subs	r1, r4, r0
 80074f6:	4630      	mov	r0, r6
 80074f8:	f000 fad0 	bl	8007a9c <_sbrk_r>
 80074fc:	3001      	adds	r0, #1
 80074fe:	d0cf      	beq.n	80074a0 <_malloc_r+0x48>
 8007500:	6025      	str	r5, [r4, #0]
 8007502:	e7db      	b.n	80074bc <_malloc_r+0x64>
 8007504:	20002124 	.word	0x20002124
 8007508:	20002128 	.word	0x20002128

0800750c <__sfputc_r>:
 800750c:	6893      	ldr	r3, [r2, #8]
 800750e:	3b01      	subs	r3, #1
 8007510:	2b00      	cmp	r3, #0
 8007512:	b410      	push	{r4}
 8007514:	6093      	str	r3, [r2, #8]
 8007516:	da08      	bge.n	800752a <__sfputc_r+0x1e>
 8007518:	6994      	ldr	r4, [r2, #24]
 800751a:	42a3      	cmp	r3, r4
 800751c:	db01      	blt.n	8007522 <__sfputc_r+0x16>
 800751e:	290a      	cmp	r1, #10
 8007520:	d103      	bne.n	800752a <__sfputc_r+0x1e>
 8007522:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007526:	f7ff bcab 	b.w	8006e80 <__swbuf_r>
 800752a:	6813      	ldr	r3, [r2, #0]
 800752c:	1c58      	adds	r0, r3, #1
 800752e:	6010      	str	r0, [r2, #0]
 8007530:	7019      	strb	r1, [r3, #0]
 8007532:	4608      	mov	r0, r1
 8007534:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007538:	4770      	bx	lr

0800753a <__sfputs_r>:
 800753a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800753c:	4606      	mov	r6, r0
 800753e:	460f      	mov	r7, r1
 8007540:	4614      	mov	r4, r2
 8007542:	18d5      	adds	r5, r2, r3
 8007544:	42ac      	cmp	r4, r5
 8007546:	d101      	bne.n	800754c <__sfputs_r+0x12>
 8007548:	2000      	movs	r0, #0
 800754a:	e007      	b.n	800755c <__sfputs_r+0x22>
 800754c:	463a      	mov	r2, r7
 800754e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007552:	4630      	mov	r0, r6
 8007554:	f7ff ffda 	bl	800750c <__sfputc_r>
 8007558:	1c43      	adds	r3, r0, #1
 800755a:	d1f3      	bne.n	8007544 <__sfputs_r+0xa>
 800755c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007560 <_vfiprintf_r>:
 8007560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007564:	460c      	mov	r4, r1
 8007566:	b09d      	sub	sp, #116	; 0x74
 8007568:	4617      	mov	r7, r2
 800756a:	461d      	mov	r5, r3
 800756c:	4606      	mov	r6, r0
 800756e:	b118      	cbz	r0, 8007578 <_vfiprintf_r+0x18>
 8007570:	6983      	ldr	r3, [r0, #24]
 8007572:	b90b      	cbnz	r3, 8007578 <_vfiprintf_r+0x18>
 8007574:	f7ff fe34 	bl	80071e0 <__sinit>
 8007578:	4b7c      	ldr	r3, [pc, #496]	; (800776c <_vfiprintf_r+0x20c>)
 800757a:	429c      	cmp	r4, r3
 800757c:	d158      	bne.n	8007630 <_vfiprintf_r+0xd0>
 800757e:	6874      	ldr	r4, [r6, #4]
 8007580:	89a3      	ldrh	r3, [r4, #12]
 8007582:	0718      	lsls	r0, r3, #28
 8007584:	d55e      	bpl.n	8007644 <_vfiprintf_r+0xe4>
 8007586:	6923      	ldr	r3, [r4, #16]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d05b      	beq.n	8007644 <_vfiprintf_r+0xe4>
 800758c:	2300      	movs	r3, #0
 800758e:	9309      	str	r3, [sp, #36]	; 0x24
 8007590:	2320      	movs	r3, #32
 8007592:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007596:	2330      	movs	r3, #48	; 0x30
 8007598:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800759c:	9503      	str	r5, [sp, #12]
 800759e:	f04f 0b01 	mov.w	fp, #1
 80075a2:	46b8      	mov	r8, r7
 80075a4:	4645      	mov	r5, r8
 80075a6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80075aa:	b10b      	cbz	r3, 80075b0 <_vfiprintf_r+0x50>
 80075ac:	2b25      	cmp	r3, #37	; 0x25
 80075ae:	d154      	bne.n	800765a <_vfiprintf_r+0xfa>
 80075b0:	ebb8 0a07 	subs.w	sl, r8, r7
 80075b4:	d00b      	beq.n	80075ce <_vfiprintf_r+0x6e>
 80075b6:	4653      	mov	r3, sl
 80075b8:	463a      	mov	r2, r7
 80075ba:	4621      	mov	r1, r4
 80075bc:	4630      	mov	r0, r6
 80075be:	f7ff ffbc 	bl	800753a <__sfputs_r>
 80075c2:	3001      	adds	r0, #1
 80075c4:	f000 80c2 	beq.w	800774c <_vfiprintf_r+0x1ec>
 80075c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ca:	4453      	add	r3, sl
 80075cc:	9309      	str	r3, [sp, #36]	; 0x24
 80075ce:	f898 3000 	ldrb.w	r3, [r8]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	f000 80ba 	beq.w	800774c <_vfiprintf_r+0x1ec>
 80075d8:	2300      	movs	r3, #0
 80075da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80075de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075e2:	9304      	str	r3, [sp, #16]
 80075e4:	9307      	str	r3, [sp, #28]
 80075e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80075ea:	931a      	str	r3, [sp, #104]	; 0x68
 80075ec:	46a8      	mov	r8, r5
 80075ee:	2205      	movs	r2, #5
 80075f0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80075f4:	485e      	ldr	r0, [pc, #376]	; (8007770 <_vfiprintf_r+0x210>)
 80075f6:	f7f8 fdeb 	bl	80001d0 <memchr>
 80075fa:	9b04      	ldr	r3, [sp, #16]
 80075fc:	bb78      	cbnz	r0, 800765e <_vfiprintf_r+0xfe>
 80075fe:	06d9      	lsls	r1, r3, #27
 8007600:	bf44      	itt	mi
 8007602:	2220      	movmi	r2, #32
 8007604:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007608:	071a      	lsls	r2, r3, #28
 800760a:	bf44      	itt	mi
 800760c:	222b      	movmi	r2, #43	; 0x2b
 800760e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007612:	782a      	ldrb	r2, [r5, #0]
 8007614:	2a2a      	cmp	r2, #42	; 0x2a
 8007616:	d02a      	beq.n	800766e <_vfiprintf_r+0x10e>
 8007618:	9a07      	ldr	r2, [sp, #28]
 800761a:	46a8      	mov	r8, r5
 800761c:	2000      	movs	r0, #0
 800761e:	250a      	movs	r5, #10
 8007620:	4641      	mov	r1, r8
 8007622:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007626:	3b30      	subs	r3, #48	; 0x30
 8007628:	2b09      	cmp	r3, #9
 800762a:	d969      	bls.n	8007700 <_vfiprintf_r+0x1a0>
 800762c:	b360      	cbz	r0, 8007688 <_vfiprintf_r+0x128>
 800762e:	e024      	b.n	800767a <_vfiprintf_r+0x11a>
 8007630:	4b50      	ldr	r3, [pc, #320]	; (8007774 <_vfiprintf_r+0x214>)
 8007632:	429c      	cmp	r4, r3
 8007634:	d101      	bne.n	800763a <_vfiprintf_r+0xda>
 8007636:	68b4      	ldr	r4, [r6, #8]
 8007638:	e7a2      	b.n	8007580 <_vfiprintf_r+0x20>
 800763a:	4b4f      	ldr	r3, [pc, #316]	; (8007778 <_vfiprintf_r+0x218>)
 800763c:	429c      	cmp	r4, r3
 800763e:	bf08      	it	eq
 8007640:	68f4      	ldreq	r4, [r6, #12]
 8007642:	e79d      	b.n	8007580 <_vfiprintf_r+0x20>
 8007644:	4621      	mov	r1, r4
 8007646:	4630      	mov	r0, r6
 8007648:	f7ff fc6c 	bl	8006f24 <__swsetup_r>
 800764c:	2800      	cmp	r0, #0
 800764e:	d09d      	beq.n	800758c <_vfiprintf_r+0x2c>
 8007650:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007654:	b01d      	add	sp, #116	; 0x74
 8007656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800765a:	46a8      	mov	r8, r5
 800765c:	e7a2      	b.n	80075a4 <_vfiprintf_r+0x44>
 800765e:	4a44      	ldr	r2, [pc, #272]	; (8007770 <_vfiprintf_r+0x210>)
 8007660:	1a80      	subs	r0, r0, r2
 8007662:	fa0b f000 	lsl.w	r0, fp, r0
 8007666:	4318      	orrs	r0, r3
 8007668:	9004      	str	r0, [sp, #16]
 800766a:	4645      	mov	r5, r8
 800766c:	e7be      	b.n	80075ec <_vfiprintf_r+0x8c>
 800766e:	9a03      	ldr	r2, [sp, #12]
 8007670:	1d11      	adds	r1, r2, #4
 8007672:	6812      	ldr	r2, [r2, #0]
 8007674:	9103      	str	r1, [sp, #12]
 8007676:	2a00      	cmp	r2, #0
 8007678:	db01      	blt.n	800767e <_vfiprintf_r+0x11e>
 800767a:	9207      	str	r2, [sp, #28]
 800767c:	e004      	b.n	8007688 <_vfiprintf_r+0x128>
 800767e:	4252      	negs	r2, r2
 8007680:	f043 0302 	orr.w	r3, r3, #2
 8007684:	9207      	str	r2, [sp, #28]
 8007686:	9304      	str	r3, [sp, #16]
 8007688:	f898 3000 	ldrb.w	r3, [r8]
 800768c:	2b2e      	cmp	r3, #46	; 0x2e
 800768e:	d10e      	bne.n	80076ae <_vfiprintf_r+0x14e>
 8007690:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007694:	2b2a      	cmp	r3, #42	; 0x2a
 8007696:	d138      	bne.n	800770a <_vfiprintf_r+0x1aa>
 8007698:	9b03      	ldr	r3, [sp, #12]
 800769a:	1d1a      	adds	r2, r3, #4
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	9203      	str	r2, [sp, #12]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	bfb8      	it	lt
 80076a4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80076a8:	f108 0802 	add.w	r8, r8, #2
 80076ac:	9305      	str	r3, [sp, #20]
 80076ae:	4d33      	ldr	r5, [pc, #204]	; (800777c <_vfiprintf_r+0x21c>)
 80076b0:	f898 1000 	ldrb.w	r1, [r8]
 80076b4:	2203      	movs	r2, #3
 80076b6:	4628      	mov	r0, r5
 80076b8:	f7f8 fd8a 	bl	80001d0 <memchr>
 80076bc:	b140      	cbz	r0, 80076d0 <_vfiprintf_r+0x170>
 80076be:	2340      	movs	r3, #64	; 0x40
 80076c0:	1b40      	subs	r0, r0, r5
 80076c2:	fa03 f000 	lsl.w	r0, r3, r0
 80076c6:	9b04      	ldr	r3, [sp, #16]
 80076c8:	4303      	orrs	r3, r0
 80076ca:	f108 0801 	add.w	r8, r8, #1
 80076ce:	9304      	str	r3, [sp, #16]
 80076d0:	f898 1000 	ldrb.w	r1, [r8]
 80076d4:	482a      	ldr	r0, [pc, #168]	; (8007780 <_vfiprintf_r+0x220>)
 80076d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076da:	2206      	movs	r2, #6
 80076dc:	f108 0701 	add.w	r7, r8, #1
 80076e0:	f7f8 fd76 	bl	80001d0 <memchr>
 80076e4:	2800      	cmp	r0, #0
 80076e6:	d037      	beq.n	8007758 <_vfiprintf_r+0x1f8>
 80076e8:	4b26      	ldr	r3, [pc, #152]	; (8007784 <_vfiprintf_r+0x224>)
 80076ea:	bb1b      	cbnz	r3, 8007734 <_vfiprintf_r+0x1d4>
 80076ec:	9b03      	ldr	r3, [sp, #12]
 80076ee:	3307      	adds	r3, #7
 80076f0:	f023 0307 	bic.w	r3, r3, #7
 80076f4:	3308      	adds	r3, #8
 80076f6:	9303      	str	r3, [sp, #12]
 80076f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076fa:	444b      	add	r3, r9
 80076fc:	9309      	str	r3, [sp, #36]	; 0x24
 80076fe:	e750      	b.n	80075a2 <_vfiprintf_r+0x42>
 8007700:	fb05 3202 	mla	r2, r5, r2, r3
 8007704:	2001      	movs	r0, #1
 8007706:	4688      	mov	r8, r1
 8007708:	e78a      	b.n	8007620 <_vfiprintf_r+0xc0>
 800770a:	2300      	movs	r3, #0
 800770c:	f108 0801 	add.w	r8, r8, #1
 8007710:	9305      	str	r3, [sp, #20]
 8007712:	4619      	mov	r1, r3
 8007714:	250a      	movs	r5, #10
 8007716:	4640      	mov	r0, r8
 8007718:	f810 2b01 	ldrb.w	r2, [r0], #1
 800771c:	3a30      	subs	r2, #48	; 0x30
 800771e:	2a09      	cmp	r2, #9
 8007720:	d903      	bls.n	800772a <_vfiprintf_r+0x1ca>
 8007722:	2b00      	cmp	r3, #0
 8007724:	d0c3      	beq.n	80076ae <_vfiprintf_r+0x14e>
 8007726:	9105      	str	r1, [sp, #20]
 8007728:	e7c1      	b.n	80076ae <_vfiprintf_r+0x14e>
 800772a:	fb05 2101 	mla	r1, r5, r1, r2
 800772e:	2301      	movs	r3, #1
 8007730:	4680      	mov	r8, r0
 8007732:	e7f0      	b.n	8007716 <_vfiprintf_r+0x1b6>
 8007734:	ab03      	add	r3, sp, #12
 8007736:	9300      	str	r3, [sp, #0]
 8007738:	4622      	mov	r2, r4
 800773a:	4b13      	ldr	r3, [pc, #76]	; (8007788 <_vfiprintf_r+0x228>)
 800773c:	a904      	add	r1, sp, #16
 800773e:	4630      	mov	r0, r6
 8007740:	f3af 8000 	nop.w
 8007744:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007748:	4681      	mov	r9, r0
 800774a:	d1d5      	bne.n	80076f8 <_vfiprintf_r+0x198>
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	065b      	lsls	r3, r3, #25
 8007750:	f53f af7e 	bmi.w	8007650 <_vfiprintf_r+0xf0>
 8007754:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007756:	e77d      	b.n	8007654 <_vfiprintf_r+0xf4>
 8007758:	ab03      	add	r3, sp, #12
 800775a:	9300      	str	r3, [sp, #0]
 800775c:	4622      	mov	r2, r4
 800775e:	4b0a      	ldr	r3, [pc, #40]	; (8007788 <_vfiprintf_r+0x228>)
 8007760:	a904      	add	r1, sp, #16
 8007762:	4630      	mov	r0, r6
 8007764:	f000 f888 	bl	8007878 <_printf_i>
 8007768:	e7ec      	b.n	8007744 <_vfiprintf_r+0x1e4>
 800776a:	bf00      	nop
 800776c:	08007e54 	.word	0x08007e54
 8007770:	08007e94 	.word	0x08007e94
 8007774:	08007e74 	.word	0x08007e74
 8007778:	08007e34 	.word	0x08007e34
 800777c:	08007e9a 	.word	0x08007e9a
 8007780:	08007e9e 	.word	0x08007e9e
 8007784:	00000000 	.word	0x00000000
 8007788:	0800753b 	.word	0x0800753b

0800778c <_printf_common>:
 800778c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007790:	4691      	mov	r9, r2
 8007792:	461f      	mov	r7, r3
 8007794:	688a      	ldr	r2, [r1, #8]
 8007796:	690b      	ldr	r3, [r1, #16]
 8007798:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800779c:	4293      	cmp	r3, r2
 800779e:	bfb8      	it	lt
 80077a0:	4613      	movlt	r3, r2
 80077a2:	f8c9 3000 	str.w	r3, [r9]
 80077a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80077aa:	4606      	mov	r6, r0
 80077ac:	460c      	mov	r4, r1
 80077ae:	b112      	cbz	r2, 80077b6 <_printf_common+0x2a>
 80077b0:	3301      	adds	r3, #1
 80077b2:	f8c9 3000 	str.w	r3, [r9]
 80077b6:	6823      	ldr	r3, [r4, #0]
 80077b8:	0699      	lsls	r1, r3, #26
 80077ba:	bf42      	ittt	mi
 80077bc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80077c0:	3302      	addmi	r3, #2
 80077c2:	f8c9 3000 	strmi.w	r3, [r9]
 80077c6:	6825      	ldr	r5, [r4, #0]
 80077c8:	f015 0506 	ands.w	r5, r5, #6
 80077cc:	d107      	bne.n	80077de <_printf_common+0x52>
 80077ce:	f104 0a19 	add.w	sl, r4, #25
 80077d2:	68e3      	ldr	r3, [r4, #12]
 80077d4:	f8d9 2000 	ldr.w	r2, [r9]
 80077d8:	1a9b      	subs	r3, r3, r2
 80077da:	42ab      	cmp	r3, r5
 80077dc:	dc28      	bgt.n	8007830 <_printf_common+0xa4>
 80077de:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80077e2:	6822      	ldr	r2, [r4, #0]
 80077e4:	3300      	adds	r3, #0
 80077e6:	bf18      	it	ne
 80077e8:	2301      	movne	r3, #1
 80077ea:	0692      	lsls	r2, r2, #26
 80077ec:	d42d      	bmi.n	800784a <_printf_common+0xbe>
 80077ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80077f2:	4639      	mov	r1, r7
 80077f4:	4630      	mov	r0, r6
 80077f6:	47c0      	blx	r8
 80077f8:	3001      	adds	r0, #1
 80077fa:	d020      	beq.n	800783e <_printf_common+0xb2>
 80077fc:	6823      	ldr	r3, [r4, #0]
 80077fe:	68e5      	ldr	r5, [r4, #12]
 8007800:	f8d9 2000 	ldr.w	r2, [r9]
 8007804:	f003 0306 	and.w	r3, r3, #6
 8007808:	2b04      	cmp	r3, #4
 800780a:	bf08      	it	eq
 800780c:	1aad      	subeq	r5, r5, r2
 800780e:	68a3      	ldr	r3, [r4, #8]
 8007810:	6922      	ldr	r2, [r4, #16]
 8007812:	bf0c      	ite	eq
 8007814:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007818:	2500      	movne	r5, #0
 800781a:	4293      	cmp	r3, r2
 800781c:	bfc4      	itt	gt
 800781e:	1a9b      	subgt	r3, r3, r2
 8007820:	18ed      	addgt	r5, r5, r3
 8007822:	f04f 0900 	mov.w	r9, #0
 8007826:	341a      	adds	r4, #26
 8007828:	454d      	cmp	r5, r9
 800782a:	d11a      	bne.n	8007862 <_printf_common+0xd6>
 800782c:	2000      	movs	r0, #0
 800782e:	e008      	b.n	8007842 <_printf_common+0xb6>
 8007830:	2301      	movs	r3, #1
 8007832:	4652      	mov	r2, sl
 8007834:	4639      	mov	r1, r7
 8007836:	4630      	mov	r0, r6
 8007838:	47c0      	blx	r8
 800783a:	3001      	adds	r0, #1
 800783c:	d103      	bne.n	8007846 <_printf_common+0xba>
 800783e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007842:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007846:	3501      	adds	r5, #1
 8007848:	e7c3      	b.n	80077d2 <_printf_common+0x46>
 800784a:	18e1      	adds	r1, r4, r3
 800784c:	1c5a      	adds	r2, r3, #1
 800784e:	2030      	movs	r0, #48	; 0x30
 8007850:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007854:	4422      	add	r2, r4
 8007856:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800785a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800785e:	3302      	adds	r3, #2
 8007860:	e7c5      	b.n	80077ee <_printf_common+0x62>
 8007862:	2301      	movs	r3, #1
 8007864:	4622      	mov	r2, r4
 8007866:	4639      	mov	r1, r7
 8007868:	4630      	mov	r0, r6
 800786a:	47c0      	blx	r8
 800786c:	3001      	adds	r0, #1
 800786e:	d0e6      	beq.n	800783e <_printf_common+0xb2>
 8007870:	f109 0901 	add.w	r9, r9, #1
 8007874:	e7d8      	b.n	8007828 <_printf_common+0x9c>
	...

08007878 <_printf_i>:
 8007878:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800787c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007880:	460c      	mov	r4, r1
 8007882:	7e09      	ldrb	r1, [r1, #24]
 8007884:	b085      	sub	sp, #20
 8007886:	296e      	cmp	r1, #110	; 0x6e
 8007888:	4617      	mov	r7, r2
 800788a:	4606      	mov	r6, r0
 800788c:	4698      	mov	r8, r3
 800788e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007890:	f000 80b3 	beq.w	80079fa <_printf_i+0x182>
 8007894:	d822      	bhi.n	80078dc <_printf_i+0x64>
 8007896:	2963      	cmp	r1, #99	; 0x63
 8007898:	d036      	beq.n	8007908 <_printf_i+0x90>
 800789a:	d80a      	bhi.n	80078b2 <_printf_i+0x3a>
 800789c:	2900      	cmp	r1, #0
 800789e:	f000 80b9 	beq.w	8007a14 <_printf_i+0x19c>
 80078a2:	2958      	cmp	r1, #88	; 0x58
 80078a4:	f000 8083 	beq.w	80079ae <_printf_i+0x136>
 80078a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80078ac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80078b0:	e032      	b.n	8007918 <_printf_i+0xa0>
 80078b2:	2964      	cmp	r1, #100	; 0x64
 80078b4:	d001      	beq.n	80078ba <_printf_i+0x42>
 80078b6:	2969      	cmp	r1, #105	; 0x69
 80078b8:	d1f6      	bne.n	80078a8 <_printf_i+0x30>
 80078ba:	6820      	ldr	r0, [r4, #0]
 80078bc:	6813      	ldr	r3, [r2, #0]
 80078be:	0605      	lsls	r5, r0, #24
 80078c0:	f103 0104 	add.w	r1, r3, #4
 80078c4:	d52a      	bpl.n	800791c <_printf_i+0xa4>
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	6011      	str	r1, [r2, #0]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	da03      	bge.n	80078d6 <_printf_i+0x5e>
 80078ce:	222d      	movs	r2, #45	; 0x2d
 80078d0:	425b      	negs	r3, r3
 80078d2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80078d6:	486f      	ldr	r0, [pc, #444]	; (8007a94 <_printf_i+0x21c>)
 80078d8:	220a      	movs	r2, #10
 80078da:	e039      	b.n	8007950 <_printf_i+0xd8>
 80078dc:	2973      	cmp	r1, #115	; 0x73
 80078de:	f000 809d 	beq.w	8007a1c <_printf_i+0x1a4>
 80078e2:	d808      	bhi.n	80078f6 <_printf_i+0x7e>
 80078e4:	296f      	cmp	r1, #111	; 0x6f
 80078e6:	d020      	beq.n	800792a <_printf_i+0xb2>
 80078e8:	2970      	cmp	r1, #112	; 0x70
 80078ea:	d1dd      	bne.n	80078a8 <_printf_i+0x30>
 80078ec:	6823      	ldr	r3, [r4, #0]
 80078ee:	f043 0320 	orr.w	r3, r3, #32
 80078f2:	6023      	str	r3, [r4, #0]
 80078f4:	e003      	b.n	80078fe <_printf_i+0x86>
 80078f6:	2975      	cmp	r1, #117	; 0x75
 80078f8:	d017      	beq.n	800792a <_printf_i+0xb2>
 80078fa:	2978      	cmp	r1, #120	; 0x78
 80078fc:	d1d4      	bne.n	80078a8 <_printf_i+0x30>
 80078fe:	2378      	movs	r3, #120	; 0x78
 8007900:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007904:	4864      	ldr	r0, [pc, #400]	; (8007a98 <_printf_i+0x220>)
 8007906:	e055      	b.n	80079b4 <_printf_i+0x13c>
 8007908:	6813      	ldr	r3, [r2, #0]
 800790a:	1d19      	adds	r1, r3, #4
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	6011      	str	r1, [r2, #0]
 8007910:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007914:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007918:	2301      	movs	r3, #1
 800791a:	e08c      	b.n	8007a36 <_printf_i+0x1be>
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	6011      	str	r1, [r2, #0]
 8007920:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007924:	bf18      	it	ne
 8007926:	b21b      	sxthne	r3, r3
 8007928:	e7cf      	b.n	80078ca <_printf_i+0x52>
 800792a:	6813      	ldr	r3, [r2, #0]
 800792c:	6825      	ldr	r5, [r4, #0]
 800792e:	1d18      	adds	r0, r3, #4
 8007930:	6010      	str	r0, [r2, #0]
 8007932:	0628      	lsls	r0, r5, #24
 8007934:	d501      	bpl.n	800793a <_printf_i+0xc2>
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	e002      	b.n	8007940 <_printf_i+0xc8>
 800793a:	0668      	lsls	r0, r5, #25
 800793c:	d5fb      	bpl.n	8007936 <_printf_i+0xbe>
 800793e:	881b      	ldrh	r3, [r3, #0]
 8007940:	4854      	ldr	r0, [pc, #336]	; (8007a94 <_printf_i+0x21c>)
 8007942:	296f      	cmp	r1, #111	; 0x6f
 8007944:	bf14      	ite	ne
 8007946:	220a      	movne	r2, #10
 8007948:	2208      	moveq	r2, #8
 800794a:	2100      	movs	r1, #0
 800794c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007950:	6865      	ldr	r5, [r4, #4]
 8007952:	60a5      	str	r5, [r4, #8]
 8007954:	2d00      	cmp	r5, #0
 8007956:	f2c0 8095 	blt.w	8007a84 <_printf_i+0x20c>
 800795a:	6821      	ldr	r1, [r4, #0]
 800795c:	f021 0104 	bic.w	r1, r1, #4
 8007960:	6021      	str	r1, [r4, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d13d      	bne.n	80079e2 <_printf_i+0x16a>
 8007966:	2d00      	cmp	r5, #0
 8007968:	f040 808e 	bne.w	8007a88 <_printf_i+0x210>
 800796c:	4665      	mov	r5, ip
 800796e:	2a08      	cmp	r2, #8
 8007970:	d10b      	bne.n	800798a <_printf_i+0x112>
 8007972:	6823      	ldr	r3, [r4, #0]
 8007974:	07db      	lsls	r3, r3, #31
 8007976:	d508      	bpl.n	800798a <_printf_i+0x112>
 8007978:	6923      	ldr	r3, [r4, #16]
 800797a:	6862      	ldr	r2, [r4, #4]
 800797c:	429a      	cmp	r2, r3
 800797e:	bfde      	ittt	le
 8007980:	2330      	movle	r3, #48	; 0x30
 8007982:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007986:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800798a:	ebac 0305 	sub.w	r3, ip, r5
 800798e:	6123      	str	r3, [r4, #16]
 8007990:	f8cd 8000 	str.w	r8, [sp]
 8007994:	463b      	mov	r3, r7
 8007996:	aa03      	add	r2, sp, #12
 8007998:	4621      	mov	r1, r4
 800799a:	4630      	mov	r0, r6
 800799c:	f7ff fef6 	bl	800778c <_printf_common>
 80079a0:	3001      	adds	r0, #1
 80079a2:	d14d      	bne.n	8007a40 <_printf_i+0x1c8>
 80079a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80079a8:	b005      	add	sp, #20
 80079aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079ae:	4839      	ldr	r0, [pc, #228]	; (8007a94 <_printf_i+0x21c>)
 80079b0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80079b4:	6813      	ldr	r3, [r2, #0]
 80079b6:	6821      	ldr	r1, [r4, #0]
 80079b8:	1d1d      	adds	r5, r3, #4
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	6015      	str	r5, [r2, #0]
 80079be:	060a      	lsls	r2, r1, #24
 80079c0:	d50b      	bpl.n	80079da <_printf_i+0x162>
 80079c2:	07ca      	lsls	r2, r1, #31
 80079c4:	bf44      	itt	mi
 80079c6:	f041 0120 	orrmi.w	r1, r1, #32
 80079ca:	6021      	strmi	r1, [r4, #0]
 80079cc:	b91b      	cbnz	r3, 80079d6 <_printf_i+0x15e>
 80079ce:	6822      	ldr	r2, [r4, #0]
 80079d0:	f022 0220 	bic.w	r2, r2, #32
 80079d4:	6022      	str	r2, [r4, #0]
 80079d6:	2210      	movs	r2, #16
 80079d8:	e7b7      	b.n	800794a <_printf_i+0xd2>
 80079da:	064d      	lsls	r5, r1, #25
 80079dc:	bf48      	it	mi
 80079de:	b29b      	uxthmi	r3, r3
 80079e0:	e7ef      	b.n	80079c2 <_printf_i+0x14a>
 80079e2:	4665      	mov	r5, ip
 80079e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80079e8:	fb02 3311 	mls	r3, r2, r1, r3
 80079ec:	5cc3      	ldrb	r3, [r0, r3]
 80079ee:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80079f2:	460b      	mov	r3, r1
 80079f4:	2900      	cmp	r1, #0
 80079f6:	d1f5      	bne.n	80079e4 <_printf_i+0x16c>
 80079f8:	e7b9      	b.n	800796e <_printf_i+0xf6>
 80079fa:	6813      	ldr	r3, [r2, #0]
 80079fc:	6825      	ldr	r5, [r4, #0]
 80079fe:	6961      	ldr	r1, [r4, #20]
 8007a00:	1d18      	adds	r0, r3, #4
 8007a02:	6010      	str	r0, [r2, #0]
 8007a04:	0628      	lsls	r0, r5, #24
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	d501      	bpl.n	8007a0e <_printf_i+0x196>
 8007a0a:	6019      	str	r1, [r3, #0]
 8007a0c:	e002      	b.n	8007a14 <_printf_i+0x19c>
 8007a0e:	066a      	lsls	r2, r5, #25
 8007a10:	d5fb      	bpl.n	8007a0a <_printf_i+0x192>
 8007a12:	8019      	strh	r1, [r3, #0]
 8007a14:	2300      	movs	r3, #0
 8007a16:	6123      	str	r3, [r4, #16]
 8007a18:	4665      	mov	r5, ip
 8007a1a:	e7b9      	b.n	8007990 <_printf_i+0x118>
 8007a1c:	6813      	ldr	r3, [r2, #0]
 8007a1e:	1d19      	adds	r1, r3, #4
 8007a20:	6011      	str	r1, [r2, #0]
 8007a22:	681d      	ldr	r5, [r3, #0]
 8007a24:	6862      	ldr	r2, [r4, #4]
 8007a26:	2100      	movs	r1, #0
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f7f8 fbd1 	bl	80001d0 <memchr>
 8007a2e:	b108      	cbz	r0, 8007a34 <_printf_i+0x1bc>
 8007a30:	1b40      	subs	r0, r0, r5
 8007a32:	6060      	str	r0, [r4, #4]
 8007a34:	6863      	ldr	r3, [r4, #4]
 8007a36:	6123      	str	r3, [r4, #16]
 8007a38:	2300      	movs	r3, #0
 8007a3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a3e:	e7a7      	b.n	8007990 <_printf_i+0x118>
 8007a40:	6923      	ldr	r3, [r4, #16]
 8007a42:	462a      	mov	r2, r5
 8007a44:	4639      	mov	r1, r7
 8007a46:	4630      	mov	r0, r6
 8007a48:	47c0      	blx	r8
 8007a4a:	3001      	adds	r0, #1
 8007a4c:	d0aa      	beq.n	80079a4 <_printf_i+0x12c>
 8007a4e:	6823      	ldr	r3, [r4, #0]
 8007a50:	079b      	lsls	r3, r3, #30
 8007a52:	d413      	bmi.n	8007a7c <_printf_i+0x204>
 8007a54:	68e0      	ldr	r0, [r4, #12]
 8007a56:	9b03      	ldr	r3, [sp, #12]
 8007a58:	4298      	cmp	r0, r3
 8007a5a:	bfb8      	it	lt
 8007a5c:	4618      	movlt	r0, r3
 8007a5e:	e7a3      	b.n	80079a8 <_printf_i+0x130>
 8007a60:	2301      	movs	r3, #1
 8007a62:	464a      	mov	r2, r9
 8007a64:	4639      	mov	r1, r7
 8007a66:	4630      	mov	r0, r6
 8007a68:	47c0      	blx	r8
 8007a6a:	3001      	adds	r0, #1
 8007a6c:	d09a      	beq.n	80079a4 <_printf_i+0x12c>
 8007a6e:	3501      	adds	r5, #1
 8007a70:	68e3      	ldr	r3, [r4, #12]
 8007a72:	9a03      	ldr	r2, [sp, #12]
 8007a74:	1a9b      	subs	r3, r3, r2
 8007a76:	42ab      	cmp	r3, r5
 8007a78:	dcf2      	bgt.n	8007a60 <_printf_i+0x1e8>
 8007a7a:	e7eb      	b.n	8007a54 <_printf_i+0x1dc>
 8007a7c:	2500      	movs	r5, #0
 8007a7e:	f104 0919 	add.w	r9, r4, #25
 8007a82:	e7f5      	b.n	8007a70 <_printf_i+0x1f8>
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d1ac      	bne.n	80079e2 <_printf_i+0x16a>
 8007a88:	7803      	ldrb	r3, [r0, #0]
 8007a8a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a8e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a92:	e76c      	b.n	800796e <_printf_i+0xf6>
 8007a94:	08007ea5 	.word	0x08007ea5
 8007a98:	08007eb6 	.word	0x08007eb6

08007a9c <_sbrk_r>:
 8007a9c:	b538      	push	{r3, r4, r5, lr}
 8007a9e:	4c06      	ldr	r4, [pc, #24]	; (8007ab8 <_sbrk_r+0x1c>)
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	4605      	mov	r5, r0
 8007aa4:	4608      	mov	r0, r1
 8007aa6:	6023      	str	r3, [r4, #0]
 8007aa8:	f7f9 f846 	bl	8000b38 <_sbrk>
 8007aac:	1c43      	adds	r3, r0, #1
 8007aae:	d102      	bne.n	8007ab6 <_sbrk_r+0x1a>
 8007ab0:	6823      	ldr	r3, [r4, #0]
 8007ab2:	b103      	cbz	r3, 8007ab6 <_sbrk_r+0x1a>
 8007ab4:	602b      	str	r3, [r5, #0]
 8007ab6:	bd38      	pop	{r3, r4, r5, pc}
 8007ab8:	20002244 	.word	0x20002244

08007abc <__sread>:
 8007abc:	b510      	push	{r4, lr}
 8007abe:	460c      	mov	r4, r1
 8007ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac4:	f000 f896 	bl	8007bf4 <_read_r>
 8007ac8:	2800      	cmp	r0, #0
 8007aca:	bfab      	itete	ge
 8007acc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007ace:	89a3      	ldrhlt	r3, [r4, #12]
 8007ad0:	181b      	addge	r3, r3, r0
 8007ad2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007ad6:	bfac      	ite	ge
 8007ad8:	6563      	strge	r3, [r4, #84]	; 0x54
 8007ada:	81a3      	strhlt	r3, [r4, #12]
 8007adc:	bd10      	pop	{r4, pc}

08007ade <__swrite>:
 8007ade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae2:	461f      	mov	r7, r3
 8007ae4:	898b      	ldrh	r3, [r1, #12]
 8007ae6:	05db      	lsls	r3, r3, #23
 8007ae8:	4605      	mov	r5, r0
 8007aea:	460c      	mov	r4, r1
 8007aec:	4616      	mov	r6, r2
 8007aee:	d505      	bpl.n	8007afc <__swrite+0x1e>
 8007af0:	2302      	movs	r3, #2
 8007af2:	2200      	movs	r2, #0
 8007af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af8:	f000 f868 	bl	8007bcc <_lseek_r>
 8007afc:	89a3      	ldrh	r3, [r4, #12]
 8007afe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b06:	81a3      	strh	r3, [r4, #12]
 8007b08:	4632      	mov	r2, r6
 8007b0a:	463b      	mov	r3, r7
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b12:	f000 b817 	b.w	8007b44 <_write_r>

08007b16 <__sseek>:
 8007b16:	b510      	push	{r4, lr}
 8007b18:	460c      	mov	r4, r1
 8007b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b1e:	f000 f855 	bl	8007bcc <_lseek_r>
 8007b22:	1c43      	adds	r3, r0, #1
 8007b24:	89a3      	ldrh	r3, [r4, #12]
 8007b26:	bf15      	itete	ne
 8007b28:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b32:	81a3      	strheq	r3, [r4, #12]
 8007b34:	bf18      	it	ne
 8007b36:	81a3      	strhne	r3, [r4, #12]
 8007b38:	bd10      	pop	{r4, pc}

08007b3a <__sclose>:
 8007b3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b3e:	f000 b813 	b.w	8007b68 <_close_r>
	...

08007b44 <_write_r>:
 8007b44:	b538      	push	{r3, r4, r5, lr}
 8007b46:	4c07      	ldr	r4, [pc, #28]	; (8007b64 <_write_r+0x20>)
 8007b48:	4605      	mov	r5, r0
 8007b4a:	4608      	mov	r0, r1
 8007b4c:	4611      	mov	r1, r2
 8007b4e:	2200      	movs	r2, #0
 8007b50:	6022      	str	r2, [r4, #0]
 8007b52:	461a      	mov	r2, r3
 8007b54:	f7f8 ffa4 	bl	8000aa0 <_write>
 8007b58:	1c43      	adds	r3, r0, #1
 8007b5a:	d102      	bne.n	8007b62 <_write_r+0x1e>
 8007b5c:	6823      	ldr	r3, [r4, #0]
 8007b5e:	b103      	cbz	r3, 8007b62 <_write_r+0x1e>
 8007b60:	602b      	str	r3, [r5, #0]
 8007b62:	bd38      	pop	{r3, r4, r5, pc}
 8007b64:	20002244 	.word	0x20002244

08007b68 <_close_r>:
 8007b68:	b538      	push	{r3, r4, r5, lr}
 8007b6a:	4c06      	ldr	r4, [pc, #24]	; (8007b84 <_close_r+0x1c>)
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	4605      	mov	r5, r0
 8007b70:	4608      	mov	r0, r1
 8007b72:	6023      	str	r3, [r4, #0]
 8007b74:	f7f8 ffac 	bl	8000ad0 <_close>
 8007b78:	1c43      	adds	r3, r0, #1
 8007b7a:	d102      	bne.n	8007b82 <_close_r+0x1a>
 8007b7c:	6823      	ldr	r3, [r4, #0]
 8007b7e:	b103      	cbz	r3, 8007b82 <_close_r+0x1a>
 8007b80:	602b      	str	r3, [r5, #0]
 8007b82:	bd38      	pop	{r3, r4, r5, pc}
 8007b84:	20002244 	.word	0x20002244

08007b88 <_fstat_r>:
 8007b88:	b538      	push	{r3, r4, r5, lr}
 8007b8a:	4c07      	ldr	r4, [pc, #28]	; (8007ba8 <_fstat_r+0x20>)
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	4605      	mov	r5, r0
 8007b90:	4608      	mov	r0, r1
 8007b92:	4611      	mov	r1, r2
 8007b94:	6023      	str	r3, [r4, #0]
 8007b96:	f7f8 ffa7 	bl	8000ae8 <_fstat>
 8007b9a:	1c43      	adds	r3, r0, #1
 8007b9c:	d102      	bne.n	8007ba4 <_fstat_r+0x1c>
 8007b9e:	6823      	ldr	r3, [r4, #0]
 8007ba0:	b103      	cbz	r3, 8007ba4 <_fstat_r+0x1c>
 8007ba2:	602b      	str	r3, [r5, #0]
 8007ba4:	bd38      	pop	{r3, r4, r5, pc}
 8007ba6:	bf00      	nop
 8007ba8:	20002244 	.word	0x20002244

08007bac <_isatty_r>:
 8007bac:	b538      	push	{r3, r4, r5, lr}
 8007bae:	4c06      	ldr	r4, [pc, #24]	; (8007bc8 <_isatty_r+0x1c>)
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	4605      	mov	r5, r0
 8007bb4:	4608      	mov	r0, r1
 8007bb6:	6023      	str	r3, [r4, #0]
 8007bb8:	f7f8 ffa6 	bl	8000b08 <_isatty>
 8007bbc:	1c43      	adds	r3, r0, #1
 8007bbe:	d102      	bne.n	8007bc6 <_isatty_r+0x1a>
 8007bc0:	6823      	ldr	r3, [r4, #0]
 8007bc2:	b103      	cbz	r3, 8007bc6 <_isatty_r+0x1a>
 8007bc4:	602b      	str	r3, [r5, #0]
 8007bc6:	bd38      	pop	{r3, r4, r5, pc}
 8007bc8:	20002244 	.word	0x20002244

08007bcc <_lseek_r>:
 8007bcc:	b538      	push	{r3, r4, r5, lr}
 8007bce:	4c07      	ldr	r4, [pc, #28]	; (8007bec <_lseek_r+0x20>)
 8007bd0:	4605      	mov	r5, r0
 8007bd2:	4608      	mov	r0, r1
 8007bd4:	4611      	mov	r1, r2
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	6022      	str	r2, [r4, #0]
 8007bda:	461a      	mov	r2, r3
 8007bdc:	f7f8 ff9f 	bl	8000b1e <_lseek>
 8007be0:	1c43      	adds	r3, r0, #1
 8007be2:	d102      	bne.n	8007bea <_lseek_r+0x1e>
 8007be4:	6823      	ldr	r3, [r4, #0]
 8007be6:	b103      	cbz	r3, 8007bea <_lseek_r+0x1e>
 8007be8:	602b      	str	r3, [r5, #0]
 8007bea:	bd38      	pop	{r3, r4, r5, pc}
 8007bec:	20002244 	.word	0x20002244

08007bf0 <__malloc_lock>:
 8007bf0:	4770      	bx	lr

08007bf2 <__malloc_unlock>:
 8007bf2:	4770      	bx	lr

08007bf4 <_read_r>:
 8007bf4:	b538      	push	{r3, r4, r5, lr}
 8007bf6:	4c07      	ldr	r4, [pc, #28]	; (8007c14 <_read_r+0x20>)
 8007bf8:	4605      	mov	r5, r0
 8007bfa:	4608      	mov	r0, r1
 8007bfc:	4611      	mov	r1, r2
 8007bfe:	2200      	movs	r2, #0
 8007c00:	6022      	str	r2, [r4, #0]
 8007c02:	461a      	mov	r2, r3
 8007c04:	f7f8 ff2e 	bl	8000a64 <_read>
 8007c08:	1c43      	adds	r3, r0, #1
 8007c0a:	d102      	bne.n	8007c12 <_read_r+0x1e>
 8007c0c:	6823      	ldr	r3, [r4, #0]
 8007c0e:	b103      	cbz	r3, 8007c12 <_read_r+0x1e>
 8007c10:	602b      	str	r3, [r5, #0]
 8007c12:	bd38      	pop	{r3, r4, r5, pc}
 8007c14:	20002244 	.word	0x20002244

08007c18 <_init>:
 8007c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c1a:	bf00      	nop
 8007c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c1e:	bc08      	pop	{r3}
 8007c20:	469e      	mov	lr, r3
 8007c22:	4770      	bx	lr

08007c24 <_fini>:
 8007c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c26:	bf00      	nop
 8007c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c2a:	bc08      	pop	{r3}
 8007c2c:	469e      	mov	lr, r3
 8007c2e:	4770      	bx	lr
