0.6
2019.2
Nov  6 2019
21:57:16
C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/impl/timing/xsim/convolve3x3int_tb_time_impl.v,1600034494,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v,,Conv_Accel_Top;RAM64M_HD1;RAM64M_HD10;RAM64M_HD11;RAM64M_HD2;RAM64M_HD3;RAM64M_HD4;RAM64M_HD5;RAM64M_HD6;RAM64M_HD7;RAM64M_HD8;RAM64M_HD9;RAM64M_UNIQ_BASE_;aFIFO_0;adder_3;adder_4;adder_5;design_1;design_1_Rst_0;design_1_cStart_0;design_1_clk_wiz_0_0;design_1_clk_wiz_0_0__design_1_clk_wiz_0_0_clk_wiz;design_1_dataInput_0;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_wr_0;design_1_wr_clk_0;design_1_wr_clk_1;design_1_wrapper;design_1_xlconcat_0_0;glbl;multiplyComputePynq_1;multiplyComputePynq_2,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../../../Sources/Block Diagrams/design_1/ipshared/2d50/hdl;../../../../../../../Sources/Block Diagrams/design_1/ipshared/4fba;../../../../../../../Sources/Block Diagrams/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v,1596058152,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,adder,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v,1596932696,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,XBar2,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v,1597603247,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,aFIFO,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v,1599432921,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,ConvolutionAccelerator,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v,1599446755,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,matrixAccelerator,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v,1597974332,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,ConvolutionController,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v,1595183786,verilog,,C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,multiplyComputePynq,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v,1599434299,verilog,,,C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,convolve3x3int_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl;../../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h,1599434167,verilog,,,,,,,,,,,,
