---
---


@Article{TCAS-I:2024,
  number={J10},
  abbr={TCAS-I},
  title={NeuroSim V1.4: Extending technology support for digital compute-in-memory towards 1nm node},
  author={Junmo Lee and Anni Lu and Wantong Li and Shimeng Yu},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers (TCAS-I)},
  year={2024},
  class={jour}
}

@Article{J-EDS:2024,
  number={J9},
  abbr={J-EDS},
  title={Design and thermal analysis of 2.5D and 3D integrated system of a CMOS image sensor and a sparsity-aware accelerator for autonomous driving},
  author={Janak Sharda and Madison Manley and Ankit Kaul and Wantong Li and Muhammad S. Bakir and Shimeng Yu},
  journal={IEEE Journal of the Electron Devices Society (J-EDS)},
  year={2024},
  class={jour}
}

@Article{TVLSI:2023,
  number={J8},
  abbr={TVLSI},
  title={H3DAtten: Heterogeneous 3D integrated hybrid analog and digital compute-in-memory accelerator for vision transformer self-attention},
  author={Wantong Li and Madison Manley and James Read and Ankit Kaul and Muhammad S. Bakir and Shimeng Yu},
  journal={IEEE Transactions on Very Large Scale Integration Systems (TVLSI)},
  year={2023},
  class={jour}
}

@Article{DATE:2023,
  number={C17},
  abbr={DATE},
  title={RAWAtten: Reconfigurable accelerator for window attention in hierarchical vision transformers},
  author={Wantong Li and Yandong Luo and Shimeng Yu},
  journal={ACM/IEEE Design, Automation and Test in Europe (DATE)},
  year={2023},
  class={conf}
}

@Article{BIOCAS:2023,
  number={C16},
  abbr={BIOCAS},
  title={Enabling ultra-low power ultrasound imaging with compute-in-memory sparse reconstruction accelerator},
  author={Wantong Li and Xitie Zhang and Junmo Lee and F. Levent Degertekin and Shaolan Li and Shimeng Yu},
  journal={ IEEE Biomedical Circuits and Systems Conference (BIOCAS)},
  year={2023},
  class={conf}
}

@Article{AICAS:2023,
  number={C15},
  abbr={AICAS},
  title={Optimization strategies for digital compute-in-memory from comparative analysis with systolic array},
  author={Wantong Li and Junmo Lee and Shimeng Yu},
  journal={IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)},
  year={2023},
  class={conf}
}

@Article{TCAS-I:2023:A,
  number={J7},
  abbr={TCAS-I},
  title={Temporal frame filtering for autonomous driving using 3D-stacked global shutter CIS with IWO buffer memory and near-pixel compute},
  author={Janak Sharda* and Wantong Li* and Qiucheng Wu and Shiyu Chang and Shimeng Yu},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers (TCAS-I)},
  year={2023},
  class={jour}
}

@Article{TCAS-I:2023:B,
  number={J6},
  abbr={TCAS-I},
  title={ENNA: An efficient neural network accelerator design based on ADC-free compute-in-memory subarrays},
  author={Hongwu Jiang and Shanshi Huang and Wantong Li and Shimeng Yu},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers (TCAS-I)},
  year={2023},
  class={jour}
}

@Article{IEDM:2023,
  number={C14},
  abbr={IEDM},
  title={BEOL compatible oxide power transistors for on-chip voltage conversion in heterogenous 3D (H3D) integrated circuits},
  author={Sunbin Deng and Jungyoun Kwak and Junmo Lee and Khandker Akif Aabrar and Tae-Hyeon Kim and Gihun Choe and Sharadindu Gopal Kirtania and Chengyang Zhang and Wantong Li and Omkar Phadke and Shimeng Yu and Suman Datta},
  journal={IEEE International Electron Devices Meeting (IEDM)},
  year={2023},
  class={conf}
}

@Article{MWSCAS:2023,
  number={C13},
  abbr={MWSCAS},
  title={A reconfigurable monolithic 3D switched-capacitor DC-DC converter with back-end-of-line oxide channel transistor},
  author={Jungyoun Kwak and Wantong Li and Shimeng Yu},
  journal={IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)},
  year={2023},
  class={conf}
}

@Article{EDTM:2023,
  number={C12},
  abbr={EDTM},
  title={Thermal modeling of 2.5D integrated package of CMOS image sensor and FPGA for autonomous driving},
  author={Janak Sharda and Madison Manley and Ankit Kaul and Wantong Li and Muhammad S. Bakir and Shimeng Yu},
  journal={IEEE Electron Devices Technology and Manufacturing Conference (EDTM)},
  year={2023},
  class={conf}
}

@Article{ISCAS:2023,
  number={C11},
  abbr={ISCAS},
  title={Enabling long-term robustness in RRAM-based compute-in-memory edge devices},
  author={James Read and Wantong Li and Shimeng Yu},
  journal={IEEE International Symposium on Circuits and Systems (ISCAS)},
  year={2023},
  class={conf}
}

@Article{ORSS:2023,
  number={C10},
  abbr={ORSS},
  title={Machine learning algorithm co-design for a 40 nm RRAM analog compute-in-memory accelerator},
  author={Ethan Weinstock and Yiming Tan and Wantong Li and Shimeng Yu},
  journal={IEEE International Opportunity Research Scholars Symposium (ORSS)},
  year={2023},
  class={conf}
}

@Article{JSSC:2022,
  number={J5},
  abbr={JSSC},
  title={A 40nm MLC-RRAM compute-in-memory macro with sparsity control, on-chip write-verify, and temperature-independent ADC references},
  author={Wantong Li and Xiaoyu Sun and Shanshi Huang and Hongwu Jiang and Shimeng Yu},
  journal={IEEE Journal of Solid State Circuits (JSSC)},
  year={2022},
  class={jour}
}

@Article{JETCAS:2022,
  number={J4},
  abbr={JETCAS},
  title={MAC-ECC: In-situ error correction and its design methodology for reliable NVM-based compute-in-memory inference engine},
  author={Wantong Li and James Read and Hongwu Jiang and Shimeng Yu},
  journal={IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)},
  year={2022},
  class={jour}
}

@Article{ESSCIRC:2022,
  number={C9},
  abbr={ESSCIRC},
  title={A 40nm RRAM compute-in-memory macro with parallelism-preserving ECC for iso-accuracy voltage scaling},
  author={Wantong Li and James Read and Hongwu Jiang and Shimeng Yu},
  journal={IEEE European Solid-State Circuits Conference (ESSCIRC)},
  year={2022},
  class={conf}
}

@Article{VLSI:2022,
  number={C8},
  abbr={VLSI},
  title={A 40nm analog-input ADC-free compute-in-memory RRAM macro with pulse-width modulation between sub-arrays},
  author={Hongwu Jiang and Wantong Li and Shanshi Huang and Shimeng Yu},
  journal={IEEE Symposium on VLSI Technology and Circuits (VLSI)},
  year={2022},
  class={conf}
}

@Article{AICAS:2022,
  number={C7},
  abbr={AICAS},
  title={Temporal frame filtering with near-pixel compute for autonomous driving},
  author={Wantong Li and Qiucheng Wu and Janak Sharda and Shiyu Chang and Shimeng Yu},
  journal={IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)},
  year={2022},
  class={conf}
}

@Article{DT:2022,
  number={J3},
  abbr={D&T},
  title={Analog-to-digital converter design exploration for compute-in-memory accelerators},
  author={Hongwu Jiang and Wantong Li and Shanshi Huang and Stefan Cosemans and Francky Catthoor and Shimeng Yu},
  journal={IEEE Design & Test},
  year={2022},
  class={jour}
}


@Article{ISVLSI:2022,
  number={C6},
  abbr={ISVLSI},
  title={A method for reverse engineering neural network parameters from compute-in-memory accelerators},
  author={James Read and Wantong Li and Shimeng Yu},
  journal={IEEE Computer Society Annual Symposium on VLSI (ISVLSI)},
  year={2022},
  class={conf}
}

@Article{ESSCIRC:2021,
  number={C5},
  abbr={ESSCIRC},
  title={A 40nm RRAM compute-in-memory macro featuring on-chip write-verify and offset-cancelling ADC references},
  author={Wantong Li and Xiaoyu Sun and Hongwu Jiang and Shanshi Huang and Shimeng Yu},
  journal={IEEE European Solid-State Circuits Conference (ESSCIRC)},
  year={2021},
  class={conf}
}

@Article{CICC:2021,
  number={C4},
  abbr={CICC},
  title={Secure-RRAM: A 40nm 16kb compute-in-memory macro with reconfigurability, sparsity control, and embedded security},
  author={Wantong Li and Shanshi Huang and Hongwu Jiang and Xiaoyu Sun and Shimeng Yu},
  journal={IEEE Custom Integrated Circuits Conference (CICC)},
  year={2021},
  class={conf}
}

@Article{TVLSI:2021,
  number={J2},
  abbr={TVLSI},
  title={Secure XOR-CIM engine: Compute-in-memory SRAM architecture with embedded XOR encryption},
  author={Shanshi Huang and Hongwu Jiang and Xiaochen Peng and Wantong Li and Shimeng Yu},
  journal={IEEE Transactions on Very Large Scale Integration Systems (TVLSI)},
  year={2021},
  class={jour}
}

@Article{FRONTAI:2021,
  number={J1},
  abbr={Frontiers AI},
  title={NeuroSim simulator for compute-in-memory hardware accelerator: Validation and benchmark},
  author={Anni Lu and Xiaochen Peng and Wantong Li and Hongwu Jiang and Shimeng Yu},
  journal={Frontiers in Artificial Intelligence},
  year={2021},
  class={jour}
}

@Article{ESSDERC:2021,
  number={C3},
  abbr={ESSDERC},
  title={Compute-in-memory: From device innovation to 3D system integration},
  author={Shimeng Yu and Wonbo Shim and Jae Hur and Yuan-Chun Luo and Gihun Choe and Wantong Li and Anni Lu and Xiaochen Peng},
  journal={IEEE European Solid-State Device Research Conference (ESSDERC)},
  year={2021},
  class={conf}
}

@Article{AICAS:2021,
  number={C2},
  abbr={AICAS},
  title={NeuroSim validation with 40nm RRAM compute-in-memory macro},
  author={Anni Lu and Xiaochen Peng and Wantong Li and Hongwu Jiang and Shimeng Yu},
  journal={IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)},
  year={2021},
  class={conf}
}

@Article{ICCAD:2020,
  number={C1},
  abbr={ICCAD},
  title={XOR-CIM: Compute-in-memory SRAM architecture with embedded XOR encryption},
  author={Shanshi Huang and Hongwu Jiang and Xiaochen Peng and Wantong Li and Shimeng Yu},
  journal={ACM/IEEE International Conference on Computer-Aided Design (ICCAD)},
  year={2020},
  class={conf}
}