<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesador1_Daniela.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_aLU_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_iM_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_nPC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_procesadorFinal_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_procesadorFinal_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tb_procesadorFinal_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_procesadorFinal_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_rF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_sumador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_sumador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tb_sumador_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_uC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aLU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="aLU.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="aLU.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="aLU.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="iM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="iM.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="iM.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="iM.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="nPC.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="procesador_final.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="procesador_final.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="procesador_final.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="procesador_final.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="procesador_final.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="procesador_final.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="procesador_final.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="procesador_final.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="procesador_final.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="procesador_final.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesador_final.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="procesador_final.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="procesador_final.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="procesador_final.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="procesador_final.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="procesador_final.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="procesador_final.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="procesador_final.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="procesador_final.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="procesador_final_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="procesador_final_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="procesador_final_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="procesador_final_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="procesador_final_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="procesador_final_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="procesador_final_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="procesador_final_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="procesador_final_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="procesador_final_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="procesador_final_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="procesador_final_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="procesador_final_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="procesador_final_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesador_final_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="procesador_final_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="rF.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sumadOR.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sumadOR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sumadOR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sumadOR.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sumadOR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sumadOR.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sumadOR.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sumadOR.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sumadOR.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sumadOR.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sumadOR.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sumadOR.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sumadOR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sumadOR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sumadOR.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sumadOR.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sumadOR.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="sumadOR.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sumadOR.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sumadOR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sumadOR_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sumadOR_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sumadOR_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sumadOR_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sumadOR_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sumadOR_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sumadOR_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sumadOR_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sumadOR_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sumadOR_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sumadOR_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sumadOR_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sumadOR_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sumadOR_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sumadOR_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sumadOR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="uC.vhi"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1476714384" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1476714384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476825334" xil_pn:in_ck="6698358646917397618" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1476825334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Tb_aLU.vhd"/>
      <outfile xil_pn:name="Tb_iM.vhd"/>
      <outfile xil_pn:name="Tb_nPC.vhd"/>
      <outfile xil_pn:name="Tb_procesadorFinal.vhd"/>
      <outfile xil_pn:name="Tb_rF.vhd"/>
      <outfile xil_pn:name="Tb_sumador.vhd"/>
      <outfile xil_pn:name="Tb_uC.vhd"/>
      <outfile xil_pn:name="aLU.vhd"/>
      <outfile xil_pn:name="iM.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="procesador_final.vhd"/>
      <outfile xil_pn:name="rF.vhd"/>
      <outfile xil_pn:name="sumadOR.vhd"/>
      <outfile xil_pn:name="uC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476801189" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-539687251157126041" xil_pn:start_ts="1476801189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476801189" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3242692084718126633" xil_pn:start_ts="1476801189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476801023" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4922036521100601607" xil_pn:start_ts="1476801023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476825334" xil_pn:in_ck="6698358646917397618" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1476825334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Tb_aLU.vhd"/>
      <outfile xil_pn:name="Tb_iM.vhd"/>
      <outfile xil_pn:name="Tb_nPC.vhd"/>
      <outfile xil_pn:name="Tb_procesadorFinal.vhd"/>
      <outfile xil_pn:name="Tb_rF.vhd"/>
      <outfile xil_pn:name="Tb_sumador.vhd"/>
      <outfile xil_pn:name="Tb_uC.vhd"/>
      <outfile xil_pn:name="aLU.vhd"/>
      <outfile xil_pn:name="iM.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="procesador_final.vhd"/>
      <outfile xil_pn:name="rF.vhd"/>
      <outfile xil_pn:name="sumadOR.vhd"/>
      <outfile xil_pn:name="uC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476825339" xil_pn:in_ck="6698358646917397618" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6225514557410322352" xil_pn:start_ts="1476825334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_procesadorFinal_beh.prj"/>
      <outfile xil_pn:name="Tb_procesadorFinal_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1476825340" xil_pn:in_ck="1467764986219344892" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5287738595298149187" xil_pn:start_ts="1476825339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_procesadorFinal_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1476714335" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1476714335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476721270" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5639588418027788096" xil_pn:start_ts="1476721270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476721270" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4922036521100601607" xil_pn:start_ts="1476721270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476721270" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1476721270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476721270" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5784018381819941502" xil_pn:start_ts="1476721270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476721270" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1476721270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476721270" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3575655677549774447" xil_pn:start_ts="1476721270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476825300" xil_pn:in_ck="6121994049998708111" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6900788564151318748" xil_pn:start_ts="1476825270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="procesador_final.lso"/>
      <outfile xil_pn:name="procesador_final.ngc"/>
      <outfile xil_pn:name="procesador_final.ngr"/>
      <outfile xil_pn:name="procesador_final.prj"/>
      <outfile xil_pn:name="procesador_final.stx"/>
      <outfile xil_pn:name="procesador_final.syr"/>
      <outfile xil_pn:name="procesador_final.xst"/>
      <outfile xil_pn:name="procesador_final_vhdl.prj"/>
      <outfile xil_pn:name="procesador_final_xst.xrpt"/>
      <outfile xil_pn:name="sumadOR.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1476721276" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6478292200672898829" xil_pn:start_ts="1476721276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476726827" xil_pn:in_ck="2426418235293368066" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2693298301509168492" xil_pn:start_ts="1476726822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="procesador_final.bld"/>
      <outfile xil_pn:name="procesador_final.ngd"/>
      <outfile xil_pn:name="procesador_final_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1476726831" xil_pn:in_ck="2476960341807094884" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1476726827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="procesador_final.pcf"/>
      <outfile xil_pn:name="procesador_final_map.map"/>
      <outfile xil_pn:name="procesador_final_map.mrp"/>
      <outfile xil_pn:name="procesador_final_map.ncd"/>
      <outfile xil_pn:name="procesador_final_map.ngm"/>
      <outfile xil_pn:name="procesador_final_map.xrpt"/>
      <outfile xil_pn:name="procesador_final_summary.xml"/>
      <outfile xil_pn:name="procesador_final_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1476726844" xil_pn:in_ck="4446989916777287798" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1476726831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="procesador_final.ncd"/>
      <outfile xil_pn:name="procesador_final.pad"/>
      <outfile xil_pn:name="procesador_final.par"/>
      <outfile xil_pn:name="procesador_final.ptwx"/>
      <outfile xil_pn:name="procesador_final.unroutes"/>
      <outfile xil_pn:name="procesador_final.xpi"/>
      <outfile xil_pn:name="procesador_final_pad.csv"/>
      <outfile xil_pn:name="procesador_final_pad.txt"/>
      <outfile xil_pn:name="procesador_final_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1476726844" xil_pn:in_ck="-4194597718004845092" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1476726841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="procesador_final.twr"/>
      <outfile xil_pn:name="procesador_final.twx"/>
    </transform>
  </transforms>

</generated_project>
