$date
  Sun Feb 11 00:58:17 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module decoder_tb $end
$var reg 1 ! a1 $end
$var reg 1 " a0 $end
$var reg 1 # e $end
$var reg 1 $ q3 $end
$var reg 1 % q2 $end
$var reg 1 & q1 $end
$var reg 1 ' q0 $end
$scope module uut $end
$var reg 1 ( a1 $end
$var reg 1 ) a0 $end
$var reg 1 * e $end
$var reg 1 + q3 $end
$var reg 1 , q2 $end
$var reg 1 - q1 $end
$var reg 1 . q0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
0$
0%
0&
1'
0(
0)
1*
0+
0,
0-
1.
#20000000
1"
1&
0'
1)
1-
0.
#40000000
1!
0"
1%
0&
1(
0)
1,
0-
#60000000
1"
1$
0%
1)
1+
0,
#80000000
