# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name ClusterDeposits_0_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_0_r \
    op interface \
    ports { ClusterDeposits_0_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name ClusterDeposits_1_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_1_r \
    op interface \
    ports { ClusterDeposits_1_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name ClusterDeposits_2_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_2_r \
    op interface \
    ports { ClusterDeposits_2_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name ClusterDeposits_3_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_3_r \
    op interface \
    ports { ClusterDeposits_3_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name ClusterDeposits_4_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_4_r \
    op interface \
    ports { ClusterDeposits_4_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name ClusterDeposits_5_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_5_r \
    op interface \
    ports { ClusterDeposits_5_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name ClusterDeposits_6_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_6_r \
    op interface \
    ports { ClusterDeposits_6_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name ClusterDeposits_7_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_7_r \
    op interface \
    ports { ClusterDeposits_7_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name ClusterDeposits_8_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_8_r \
    op interface \
    ports { ClusterDeposits_8_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name ClusterDeposits_9_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_9_r \
    op interface \
    ports { ClusterDeposits_9_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name ClusterDeposits_10_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_10_s \
    op interface \
    ports { ClusterDeposits_10_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name ClusterDeposits_11_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_11_s \
    op interface \
    ports { ClusterDeposits_11_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name ClusterDeposits_12_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_12_s \
    op interface \
    ports { ClusterDeposits_12_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name ClusterDeposits_13_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_13_s \
    op interface \
    ports { ClusterDeposits_13_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name ClusterDeposits_14_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_14_s \
    op interface \
    ports { ClusterDeposits_14_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name ClusterDeposits_15_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_15_s \
    op interface \
    ports { ClusterDeposits_15_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name ClusterDeposits_16_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_16_s \
    op interface \
    ports { ClusterDeposits_16_s { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name ClusterDeposits_17_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_17_s \
    op interface \
    ports { ClusterDeposits_17_s { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name ClusterDeposits_18_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_18_s \
    op interface \
    ports { ClusterDeposits_18_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name ClusterDeposits_19_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_19_s \
    op interface \
    ports { ClusterDeposits_19_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name ClusterDeposits_20_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_20_s \
    op interface \
    ports { ClusterDeposits_20_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name ClusterDeposits_21_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_21_s \
    op interface \
    ports { ClusterDeposits_21_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name ClusterDeposits_22_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_22_s \
    op interface \
    ports { ClusterDeposits_22_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name ClusterDeposits_23_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_23_s \
    op interface \
    ports { ClusterDeposits_23_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name ClusterDeposits_24_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_24_s \
    op interface \
    ports { ClusterDeposits_24_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name ClusterDeposits_25_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_25_s \
    op interface \
    ports { ClusterDeposits_25_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name ClusterDeposits_26_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_26_s \
    op interface \
    ports { ClusterDeposits_26_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name ClusterDeposits_27_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_27_s \
    op interface \
    ports { ClusterDeposits_27_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name ClusterDeposits_28_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_28_s \
    op interface \
    ports { ClusterDeposits_28_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name ClusterDeposits_29_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_29_s \
    op interface \
    ports { ClusterDeposits_29_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name ClusterDeposits_30_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_30_s \
    op interface \
    ports { ClusterDeposits_30_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name ClusterDeposits_31_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_31_s \
    op interface \
    ports { ClusterDeposits_31_s { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name ClusterEta_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_0_read \
    op interface \
    ports { ClusterEta_0_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name ClusterEta_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_1_read \
    op interface \
    ports { ClusterEta_1_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name ClusterEta_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_2_read \
    op interface \
    ports { ClusterEta_2_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name ClusterEta_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_3_read \
    op interface \
    ports { ClusterEta_3_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name ClusterEta_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_4_read \
    op interface \
    ports { ClusterEta_4_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name ClusterEta_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_5_read \
    op interface \
    ports { ClusterEta_5_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name ClusterEta_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_6_read \
    op interface \
    ports { ClusterEta_6_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name ClusterEta_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_7_read \
    op interface \
    ports { ClusterEta_7_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name ClusterEta_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_8_read \
    op interface \
    ports { ClusterEta_8_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name ClusterEta_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_9_read \
    op interface \
    ports { ClusterEta_9_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name ClusterEta_10_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_10_read \
    op interface \
    ports { ClusterEta_10_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name ClusterEta_11_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_11_read \
    op interface \
    ports { ClusterEta_11_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name ClusterEta_12_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_12_read \
    op interface \
    ports { ClusterEta_12_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name ClusterEta_13_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_13_read \
    op interface \
    ports { ClusterEta_13_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name ClusterEta_14_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_14_read \
    op interface \
    ports { ClusterEta_14_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name ClusterEta_15_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_15_read \
    op interface \
    ports { ClusterEta_15_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name ClusterEta_16_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_16_read \
    op interface \
    ports { ClusterEta_16_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name ClusterEta_17_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_17_read \
    op interface \
    ports { ClusterEta_17_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name ClusterEta_18_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_18_read \
    op interface \
    ports { ClusterEta_18_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name ClusterEta_19_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_19_read \
    op interface \
    ports { ClusterEta_19_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name ClusterEta_20_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_20_read \
    op interface \
    ports { ClusterEta_20_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name ClusterEta_21_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_21_read \
    op interface \
    ports { ClusterEta_21_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name ClusterEta_22_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_22_read \
    op interface \
    ports { ClusterEta_22_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name ClusterEta_23_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_23_read \
    op interface \
    ports { ClusterEta_23_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name ClusterEta_24_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_24_read \
    op interface \
    ports { ClusterEta_24_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name ClusterEta_25_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_25_read \
    op interface \
    ports { ClusterEta_25_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name ClusterEta_26_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_26_read \
    op interface \
    ports { ClusterEta_26_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name ClusterEta_27_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_27_read \
    op interface \
    ports { ClusterEta_27_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name ClusterEta_28_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_28_read \
    op interface \
    ports { ClusterEta_28_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name ClusterEta_29_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_29_read \
    op interface \
    ports { ClusterEta_29_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name ClusterEta_30_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_30_read \
    op interface \
    ports { ClusterEta_30_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name ClusterEta_31_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_31_read \
    op interface \
    ports { ClusterEta_31_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name ClusterPhi_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_0_read \
    op interface \
    ports { ClusterPhi_0_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name ClusterPhi_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_1_read \
    op interface \
    ports { ClusterPhi_1_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name ClusterPhi_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_2_read \
    op interface \
    ports { ClusterPhi_2_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name ClusterPhi_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_3_read \
    op interface \
    ports { ClusterPhi_3_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name ClusterPhi_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_4_read \
    op interface \
    ports { ClusterPhi_4_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name ClusterPhi_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_5_read \
    op interface \
    ports { ClusterPhi_5_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name ClusterPhi_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_6_read \
    op interface \
    ports { ClusterPhi_6_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name ClusterPhi_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_7_read \
    op interface \
    ports { ClusterPhi_7_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name ClusterPhi_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_8_read \
    op interface \
    ports { ClusterPhi_8_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name ClusterPhi_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_9_read \
    op interface \
    ports { ClusterPhi_9_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name ClusterPhi_10_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_10_read \
    op interface \
    ports { ClusterPhi_10_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name ClusterPhi_11_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_11_read \
    op interface \
    ports { ClusterPhi_11_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name ClusterPhi_12_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_12_read \
    op interface \
    ports { ClusterPhi_12_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name ClusterPhi_13_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_13_read \
    op interface \
    ports { ClusterPhi_13_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name ClusterPhi_14_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_14_read \
    op interface \
    ports { ClusterPhi_14_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name ClusterPhi_15_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_15_read \
    op interface \
    ports { ClusterPhi_15_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name ClusterPhi_16_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_16_read \
    op interface \
    ports { ClusterPhi_16_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name ClusterPhi_17_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_17_read \
    op interface \
    ports { ClusterPhi_17_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name ClusterPhi_18_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_18_read \
    op interface \
    ports { ClusterPhi_18_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name ClusterPhi_19_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_19_read \
    op interface \
    ports { ClusterPhi_19_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name ClusterPhi_20_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_20_read \
    op interface \
    ports { ClusterPhi_20_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name ClusterPhi_21_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_21_read \
    op interface \
    ports { ClusterPhi_21_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name ClusterPhi_22_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_22_read \
    op interface \
    ports { ClusterPhi_22_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name ClusterPhi_23_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_23_read \
    op interface \
    ports { ClusterPhi_23_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name ClusterPhi_24_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_24_read \
    op interface \
    ports { ClusterPhi_24_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name ClusterPhi_25_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_25_read \
    op interface \
    ports { ClusterPhi_25_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name ClusterPhi_26_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_26_read \
    op interface \
    ports { ClusterPhi_26_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name ClusterPhi_27_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_27_read \
    op interface \
    ports { ClusterPhi_27_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name ClusterPhi_28_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_28_read \
    op interface \
    ports { ClusterPhi_28_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name ClusterPhi_29_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_29_read \
    op interface \
    ports { ClusterPhi_29_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name ClusterPhi_30_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_30_read \
    op interface \
    ports { ClusterPhi_30_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name ClusterPhi_31_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_31_read \
    op interface \
    ports { ClusterPhi_31_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


