$date
	Sat Nov 19 00:05:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module test_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module own_and $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! Y $end
$var wire 1 $ x1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#1000
1"
#2000
1#
0"
#3000
1!
0$
1"
#4000
0!
1$
0#
0"
