*----------------------------------------------------------------------------
* Description	: Cell LVS schematic netlists for cp65npksdst
*		  (Common Platform 65nm LP LowK Std Vt High Density Tapless Library)
* Date		: $Date: 2008/11/26 05:38:57 $
* Copyright	: 1997-2008 by Virage Logic Corporation
* Revision	: Version $Revision: 1.3 $
*----------------------------------------------------------------------------
* Global node definitions.
*----------------------------------------------------------------------------
*.GLOBAL VDD VSS


*----------------------------------------------------------------------------
* Cell subcircuit definitions.
*----------------------------------------------------------------------------
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_D_1
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_D_1 S CO  A B CI
MNI6 N3 I6 VSS VSS nfet L=0.060u W=0.220u M=1
MNI4 I1 I4 N3 VSS nfet L=0.060u W=0.220u M=1
MNI5 I6 I5 VSS VSS nfet L=0.060u W=0.220u M=1
MNCINB I3 CIN I99 VSS nfet L=0.060u W=0.220u M=1
MNCIB I2 CI I99 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 VSS VSS nfet L=0.060u W=0.240u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.240u M=1
MNB3 I5 B VSS VSS nfet L=0.060u W=0.220u M=1
MNB2 N1 B VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 I4 A N1 VSS nfet L=0.060u W=0.240u M=1
MNCI CIN CI VSS VSS nfet L=0.060u W=0.220u M=1
MNA3 I5 A VSS VSS nfet L=0.060u W=0.220u M=1
MN98 CO I98 VSS VSS nfet L=0.060u W=0.480u M=1
MN99 S I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCIA I5 CI I98 VSS nfet L=0.060u W=0.220u M=1
MNCINA I4 CIN I98 VSS nfet L=0.060u W=0.220u M=1
MPI6 I1 I6 VDD VDD pfet L=0.060u W=0.205u M=1
MPI4 I1 I4 VDD VDD pfet L=0.060u W=0.205u M=1
MPI5 I6 I5 VDD VDD pfet L=0.060u W=0.245u M=1
MPCIB I99 CI I3 VDD pfet L=0.060u W=0.245u M=1
MPCINB I99 CIN I2 VDD pfet L=0.060u W=0.245u M=1
MPCIA I98 CI I4 VDD pfet L=0.060u W=0.245u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.300u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPB3 I5 B N2 VDD pfet L=0.060u W=0.300u M=1
MPA3 N2 A VDD VDD pfet L=0.060u W=0.300u M=1
MPB2 I4 B VDD VDD pfet L=0.060u W=0.215u M=1
MPA2 I4 A VDD VDD pfet L=0.060u W=0.215u M=1
MPCI CIN CI VDD VDD pfet L=0.060u W=0.245u M=1
MP98 CO I98 VDD VDD pfet L=0.060u W=0.600u M=1
MP99 S I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCINA I98 CIN I5 VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_D_2
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_D_2 S CO  A B CI
MNI6 N3 I6 VSS VSS nfet L=0.060u W=0.240u M=1
MNI4 I1 I4 N3 VSS nfet L=0.060u W=0.240u M=1
MNI5 I6 I5 VSS VSS nfet L=0.060u W=0.220u M=1
MNCINB I3 CIN I99 VSS nfet L=0.060u W=0.220u M=1
MNCIB I2 CI I99 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB3 I5 B VSS VSS nfet L=0.060u W=0.240u M=1
MNB2 N1 B VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 I4 A N1 VSS nfet L=0.060u W=0.480u M=1
MNCI CIN CI VSS VSS nfet L=0.060u W=0.240u M=1
MNA3 I5 A VSS VSS nfet L=0.060u W=0.240u M=1
MN98 CO I98 VSS VSS nfet L=0.060u W=0.480u M=2
MN99 S I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCIA I5 CI I98 VSS nfet L=0.060u W=0.240u M=1
MNCINA I4 CIN I98 VSS nfet L=0.060u W=0.240u M=1
MPI6 I1 I6 VDD VDD pfet L=0.060u W=0.230u M=1
MPI4 I1 I4 VDD VDD pfet L=0.060u W=0.230u M=1
MPI5 I6 I5 VDD VDD pfet L=0.060u W=0.245u M=1
MPCIB I99 CI I3 VDD pfet L=0.060u W=0.275u M=1
MPCINB I99 CIN I2 VDD pfet L=0.060u W=0.275u M=1
MPCIA I98 CI I4 VDD pfet L=0.060u W=0.275u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPB3 I5 B N2 VDD pfet L=0.060u W=0.600u M=1
MPA3 N2 A VDD VDD pfet L=0.060u W=0.600u M=1
MPB2 I4 B VDD VDD pfet L=0.060u W=0.435u M=1
MPA2 I4 A VDD VDD pfet L=0.060u W=0.435u M=1
MPCI CIN CI VDD VDD pfet L=0.060u W=0.300u M=1
MP98 CO I98 VDD VDD pfet L=0.060u W=0.600u M=2
MP99 S I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCINA I98 CIN I5 VDD pfet L=0.060u W=0.275u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_D_4
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_D_4 S CO  A B CI
MNI6 N3 I6 VSS VSS nfet L=0.060u W=0.480u M=1
MNI4 I1 I4 N3 VSS nfet L=0.060u W=0.480u M=1
MNI5 I6 I5 VSS VSS nfet L=0.060u W=0.240u M=1
MNCINB I3 CIN I99 VSS nfet L=0.060u W=0.435u M=1
MNCIB I2 CI I99 VSS nfet L=0.060u W=0.435u M=1
MNI2 I3 I2 VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNB3 I5 B VSS VSS nfet L=0.060u W=0.480u M=1
MNB2 N1 B VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 I4 A N1 VSS nfet L=0.060u W=0.480u M=2
MNCI CIN CI VSS VSS nfet L=0.060u W=0.480u M=1
MNA3 I5 A VSS VSS nfet L=0.060u W=0.480u M=1
MN98 CO I98 VSS VSS nfet L=0.060u W=0.480u M=4
MN99 S I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCIA I5 CI I98 VSS nfet L=0.060u W=0.435u M=1
MNCINA I4 CIN I98 VSS nfet L=0.060u W=0.435u M=1
MPI6 I1 I6 VDD VDD pfet L=0.060u W=0.460u M=1
MPI4 I1 I4 VDD VDD pfet L=0.060u W=0.460u M=1
MPI5 I6 I5 VDD VDD pfet L=0.060u W=0.300u M=1
MPCIB I99 CI I3 VDD pfet L=0.060u W=0.550u M=1
MPCINB I99 CIN I2 VDD pfet L=0.060u W=0.550u M=1
MPCIA I98 CI I4 VDD pfet L=0.060u W=0.550u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.600u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPB3 I5 B N2 VDD pfet L=0.060u W=0.600u M=2
MPA3 N2 A VDD VDD pfet L=0.060u W=0.600u M=2
MPB2 I4 B VDD VDD pfet L=0.060u W=0.435u M=2
MPA2 I4 A VDD VDD pfet L=0.060u W=0.435u M=2
MPCI CIN CI VDD VDD pfet L=0.060u W=0.600u M=1
MP98 CO I98 VDD VDD pfet L=0.060u W=0.600u M=4
MP99 S I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCINA I98 CIN I5 VDD pfet L=0.060u W=0.550u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_D_6
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_D_6 S CO  A B CI
MNI6 N3 I6 VSS VSS nfet L=0.060u W=0.355u M=2
MNI4 I1 I4 N3 VSS nfet L=0.060u W=0.355u M=2
MNI5 I6 I5 VSS VSS nfet L=0.060u W=0.355u M=1
MNCINB I3 CIN I99 VSS nfet L=0.060u W=0.325u M=2
MNCIB I2 CI I99 VSS nfet L=0.060u W=0.325u M=2
MNI2 I3 I2 VSS VSS nfet L=0.060u W=0.480u M=3
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=3
MNB3 I5 B VSS VSS nfet L=0.060u W=0.355u M=2
MNB2 N1 B VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 I4 A N1 VSS nfet L=0.060u W=0.480u M=3
MNCI CIN CI VSS VSS nfet L=0.060u W=0.355u M=2
MNA3 I5 A VSS VSS nfet L=0.060u W=0.355u M=2
MN98 CO I98 VSS VSS nfet L=0.060u W=0.480u M=6
MN99 S I99 VSS VSS nfet L=0.060u W=0.480u M=6
MNCIA I5 CI I98 VSS nfet L=0.060u W=0.325u M=2
MNCINA I4 CIN I98 VSS nfet L=0.060u W=0.325u M=2
MPI6 I1 I6 VDD VDD pfet L=0.060u W=0.345u M=2
MPI4 I1 I4 VDD VDD pfet L=0.060u W=0.345u M=2
MPI5 I6 I5 VDD VDD pfet L=0.060u W=0.445u M=1
MPCIB I99 CI I3 VDD pfet L=0.060u W=0.410u M=2
MPCINB I99 CIN I2 VDD pfet L=0.060u W=0.410u M=2
MPCIA I98 CI I4 VDD pfet L=0.060u W=0.410u M=2
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.600u M=3
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=3
MPB3 I5 B N2 VDD pfet L=0.060u W=0.600u M=3
MPA3 N2 A VDD VDD pfet L=0.060u W=0.600u M=3
MPB2 I4 B VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 I4 A VDD VDD pfet L=0.060u W=0.600u M=2
MPCI CIN CI VDD VDD pfet L=0.060u W=0.445u M=2
MP98 CO I98 VDD VDD pfet L=0.060u W=0.600u M=6
MP99 S I99 VDD VDD pfet L=0.060u W=0.600u M=6
MPCINA I98 CIN I5 VDD pfet L=0.060u W=0.410u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_0P5
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_0P5 S CO  A B CI
MPI2 S I2 VDD VDD pfet L=0.060u W=0.300u M=1
MPI1A CO I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPCI3 I2 CI N1N549 VDD pfet L=0.060u W=0.305u M=1
MPA3 N1N549 A N1N547 VDD pfet L=0.060u W=0.305u M=1
MPB3 N1N547 B VDD VDD pfet L=0.060u W=0.305u M=1
MPI1 I2 I1 N1N476 VDD pfet L=0.060u W=0.320u M=1
MPCI2 N1N476 CI VDD VDD pfet L=0.060u W=0.320u M=1
MPB2 N1N476 B VDD VDD pfet L=0.060u W=0.320u M=1
MPA2 N1N476 A VDD VDD pfet L=0.060u W=0.320u M=1
MPA1 I1 A N1N518 VDD pfet L=0.060u W=0.245u M=1
MPB1 N1N518 B VDD VDD pfet L=0.060u W=0.245u M=1
MPCI I1 CI N1N327 VDD pfet L=0.060u W=0.245u M=1
MPA N1N327 A VDD VDD pfet L=0.060u W=0.245u M=1
MPB N1N327 B VDD VDD pfet L=0.060u W=0.245u M=1
MNI2 S I2 VSS VSS nfet L=0.060u W=0.240u M=1
MNI1A CO I1 VSS VSS nfet L=0.060u W=0.240u M=1
MNCI3 I2 CI N1N505 VSS nfet L=0.060u W=0.220u M=1
MNA3 N1N505 A N1N479 VSS nfet L=0.060u W=0.220u M=1
MNB3 N1N479 B VSS VSS nfet L=0.060u W=0.220u M=1
MNCI2 N1N478 CI VSS VSS nfet L=0.060u W=0.270u M=1
MNI1 I2 I1 N1N478 VSS nfet L=0.060u W=0.270u M=1
MNB2 N1N478 B VSS VSS nfet L=0.060u W=0.270u M=1
MNA2 N1N478 A VSS VSS nfet L=0.060u W=0.270u M=1
MNB1 N1N350 B VSS VSS nfet L=0.060u W=0.260u M=1
MNA1 I1 A N1N350 VSS nfet L=0.060u W=0.260u M=1
MNA N1N235 A VSS VSS nfet L=0.060u W=0.260u M=1
MNCI I1 CI N1N235 VSS nfet L=0.060u W=0.260u M=1
MNB N1N235 B VSS VSS nfet L=0.060u W=0.260u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_1
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_1 S CO  A B CI
MPI2 S I2 VDD VDD pfet L=0.06u W=0.6u M=1
MPI1A CO I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPCI3 I2 CI N1N549 VDD pfet L=0.06u W=0.33u M=1
MPA3 N1N549 A N1N547 VDD pfet L=0.06u W=0.33u M=1
MPB3 N1N547 B VDD VDD pfet L=0.06u W=0.33u M=1
MPI1 I2 I1 N1N476 VDD pfet L=0.06u W=0.33u M=1
MPCI2 N1N476 CI VDD VDD pfet L=0.06u W=0.375u M=1
MPB2 N1N476 B VDD VDD pfet L=0.06u W=0.375u M=1
MPA2 N1N476 A VDD VDD pfet L=0.06u W=0.375u M=1
MPA1 I1 A N1N518 VDD pfet L=0.06u W=0.295u M=1
MPB1 N1N518 B VDD VDD pfet L=0.06u W=0.295u M=1
MPCI I1 CI N1N327 VDD pfet L=0.06u W=0.295u M=1
MPA N1N327 A VDD VDD pfet L=0.06u W=0.295u M=1
MPB N1N327 B VDD VDD pfet L=0.06u W=0.295u M=1
MNI2 S I2 VSS VSS nfet L=0.06u W=0.48u M=1
MNI1A CO I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNCI3 I2 CI N1N505 VSS nfet L=0.06u W=0.24u M=1
MNA3 N1N505 A N1N479 VSS nfet L=0.06u W=0.24u M=1
MNB3 N1N479 B VSS VSS nfet L=0.06u W=0.24u M=1
MNCI2 N1N478 CI VSS VSS nfet L=0.06u W=0.32u M=1
MNI1 I2 I1 N1N478 VSS nfet L=0.06u W=0.28u M=1
MNB2 N1N478 B VSS VSS nfet L=0.06u W=0.32u M=1
MNA2 N1N478 A VSS VSS nfet L=0.06u W=0.32u M=1
MNB1 N1N350 B VSS VSS nfet L=0.06u W=0.25u M=1
MNA1 I1 A N1N350 VSS nfet L=0.06u W=0.25u M=1
MNA N1N235 A VSS VSS nfet L=0.06u W=0.25u M=1
MNCI I1 CI N1N235 VSS nfet L=0.06u W=0.25u M=1
MNB N1N235 B VSS VSS nfet L=0.06u W=0.25u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_2
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_2 S CO  A B CI
MPI2 S I2 VDD VDD pfet L=0.06u W=0.6u M=2
MPI1A CO I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPCI3 I2 CI N1N549 VDD pfet L=0.06u W=0.33u M=2
MPA3 N1N549 A N1N547 VDD pfet L=0.06u W=0.33u M=2
MPB3 N1N547 B VDD VDD pfet L=0.06u W=0.33u M=2
MPI1 I2 I1 N1N476 VDD pfet L=0.06u W=0.33u M=2
MPCI2 N1N476 CI VDD VDD pfet L=0.06u W=0.375u M=2
MPB2 N1N476 B VDD VDD pfet L=0.06u W=0.375u M=2
MPA2 N1N476 A VDD VDD pfet L=0.06u W=0.375u M=2
MPA1 I1 A N1N518 VDD pfet L=0.06u W=0.59u M=1
MPB1 N1N518 B VDD VDD pfet L=0.06u W=0.59u M=1
MPCI I1 CI N1N327 VDD pfet L=0.06u W=0.59u M=1
MPA N1N327 A VDD VDD pfet L=0.06u W=0.59u M=1
MPB N1N327 B VDD VDD pfet L=0.06u W=0.59u M=1
MNI2 S I2 VSS VSS nfet L=0.06u W=0.48u M=2
MNI1A CO I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNCI3 I2 CI N1N505 VSS nfet L=0.06u W=0.48u M=1
MNA3 N1N505 A N1N479 VSS nfet L=0.06u W=0.48u M=1
MNB3 N1N479 B VSS VSS nfet L=0.06u W=0.48u M=1
MNCI2 N1N478 CI VSS VSS nfet L=0.06u W=0.32u M=2
MNI1 I2 I1 N1N478 VSS nfet L=0.06u W=0.28u M=2
MNB2 N1N478 B VSS VSS nfet L=0.06u W=0.32u M=2
MNA2 N1N478 A VSS VSS nfet L=0.06u W=0.32u M=2
MNB1 N1N350 B VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 I1 A N1N350 VSS nfet L=0.06u W=0.48u M=1
MNA N1N235 A VSS VSS nfet L=0.06u W=0.48u M=1
MNCI I1 CI N1N235 VSS nfet L=0.06u W=0.48u M=1
MNB N1N235 B VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_4
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_4 S CO  A B CI
MPI2 S I2 VDD VDD pfet L=0.06u W=0.6u M=4
MPI1A CO I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPCI3 I2 CI N1N549 VDD pfet L=0.06u W=0.6u M=2
MPA3 N1N549 A N1N547 VDD pfet L=0.06u W=0.6u M=2
MPB3 N1N547 B VDD VDD pfet L=0.06u W=0.6u M=2
MPI1 I2 I1 N1N476 VDD pfet L=0.06u W=0.6u M=2
MPCI2 N1N476 CI VDD VDD pfet L=0.06u W=0.5u M=3
MPB2 N1N476 B VDD VDD pfet L=0.06u W=0.5u M=3
MPA2 N1N476 A VDD VDD pfet L=0.06u W=0.5u M=3
MPA1 I1 A N1N518 VDD pfet L=0.06u W=0.59u M=2
MPB1 N1N518 B VDD VDD pfet L=0.06u W=0.59u M=2
MPCI I1 CI N1N327 VDD pfet L=0.06u W=0.59u M=2
MPA N1N327 A VDD VDD pfet L=0.06u W=0.59u M=2
MPB N1N327 B VDD VDD pfet L=0.06u W=0.59u M=2
MNI2 S I2 VSS VSS nfet L=0.06u W=0.48u M=4
MNI1A CO I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNCI3 I2 CI N1N505 VSS nfet L=0.06u W=0.48u M=2
MNA3 N1N505 A N1N479 VSS nfet L=0.06u W=0.48u M=2
MNB3 N1N479 B VSS VSS nfet L=0.06u W=0.48u M=2
MNCI2 N1N478 CI VSS VSS nfet L=0.06u W=0.425u M=3
MNI1 I2 I1 N1N478 VSS nfet L=0.06u W=0.375u M=3
MNB2 N1N478 B VSS VSS nfet L=0.06u W=0.425u M=3
MNA2 N1N478 A VSS VSS nfet L=0.06u W=0.425u M=3
MNB1 N1N350 B VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 I1 A N1N350 VSS nfet L=0.06u W=0.48u M=2
MNA N1N235 A VSS VSS nfet L=0.06u W=0.48u M=2
MNCI I1 CI N1N235 VSS nfet L=0.06u W=0.48u M=2
MNB N1N235 B VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_P1_1
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_P1_1 S CO  A B CI
MNI6 N3 I6 VSS VSS nfet L=0.06u W=0.47u M=1
MNI4 I1 I4 N3 VSS nfet L=0.06u W=0.47u M=1
MNI5 I6 I5 VSS VSS nfet L=0.06u W=0.46u M=1
MNCINB I3 CIN I99 VSS nfet L=0.06u W=0.28u M=1
MNCIB I2 CI I99 VSS nfet L=0.06u W=0.28u M=1
MNI2 I3 I2 VSS VSS nfet L=0.06u W=0.46u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.46u M=1
MNB3 I5 B VSS VSS nfet L=0.06u W=0.47u M=1
MNB2 N1 B VSS VSS nfet L=0.06u W=0.47u M=1
MNA2 I4 A N1 VSS nfet L=0.06u W=0.47u M=1
MNCI CIN CI VSS VSS nfet L=0.06u W=0.15u M=1
MNA3 I5 A VSS VSS nfet L=0.06u W=0.47u M=1
MN98 CO I98 VSS VSS nfet L=0.06u W=0.48u M=1
MN99 S I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCIA I5 CI I98 VSS nfet L=0.06u W=0.28u M=1
MNCINA I4 CIN I98 VSS nfet L=0.06u W=0.28u M=1
MPI6 I1 I6 VDD VDD pfet L=0.06u W=0.59u M=1
MPI4 I1 I4 VDD VDD pfet L=0.06u W=0.59u M=1
MPI5 I6 I5 VDD VDD pfet L=0.06u W=0.59u M=1
MPCIB I99 CI I3 VDD pfet L=0.06u W=0.25u M=1
MPCINB I99 CIN I2 VDD pfet L=0.06u W=0.25u M=1
MPCIA I98 CI I4 VDD pfet L=0.06u W=0.25u M=1
MPI2 I3 I2 VDD VDD pfet L=0.06u W=0.58u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.58u M=1
MPB3 I5 B N2 VDD pfet L=0.06u W=0.59u M=1
MPA3 N2 A VDD VDD pfet L=0.06u W=0.59u M=1
MPB2 I4 B VDD VDD pfet L=0.06u W=0.55u M=1
MPA2 I4 A VDD VDD pfet L=0.06u W=0.55u M=1
MPCI CIN CI VDD VDD pfet L=0.06u W=0.15u M=1
MP98 CO I98 VDD VDD pfet L=0.06u W=0.6u M=1
MP99 S I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCINA I98 CIN I5 VDD pfet L=0.06u W=0.25u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_P1_2
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_P1_2 S CO  A B CI
MNI6 N3 I6 VSS VSS nfet L=0.06u W=0.47u M=2
MNI4 I1 I4 N3 VSS nfet L=0.06u W=0.47u M=2
MNI5 I6 I5 VSS VSS nfet L=0.06u W=0.46u M=2
MNCINB I3 CIN I99 VSS nfet L=0.06u W=0.28u M=2
MNCIB I2 CI I99 VSS nfet L=0.06u W=0.28u M=2
MNI2 I3 I2 VSS VSS nfet L=0.06u W=0.46u M=2
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.46u M=2
MNB3 I5 B VSS VSS nfet L=0.06u W=0.47u M=2
MNB2 N1 B VSS VSS nfet L=0.06u W=0.47u M=2
MNA2 I4 A N1 VSS nfet L=0.06u W=0.47u M=2
MNCI CIN CI VSS VSS nfet L=0.06u W=0.3u M=1
MNA3 I5 A VSS VSS nfet L=0.06u W=0.47u M=2
MN98 CO I98 VSS VSS nfet L=0.06u W=0.48u M=2
MN99 S I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCIA I5 CI I98 VSS nfet L=0.06u W=0.28u M=2
MNCINA I4 CIN I98 VSS nfet L=0.06u W=0.28u M=2
MPI6 I1 I6 VDD VDD pfet L=0.06u W=0.59u M=2
MPI4 I1 I4 VDD VDD pfet L=0.06u W=0.59u M=2
MPI5 I6 I5 VDD VDD pfet L=0.06u W=0.59u M=2
MPCIB I99 CI I3 VDD pfet L=0.06u W=0.5u M=1
MPCINB I99 CIN I2 VDD pfet L=0.06u W=0.5u M=1
MPCIA I98 CI I4 VDD pfet L=0.06u W=0.5u M=1
MPI2 I3 I2 VDD VDD pfet L=0.06u W=0.58u M=2
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.58u M=2
MPB3 I5 B N2 VDD pfet L=0.06u W=0.59u M=2
MPA3 N2 A VDD VDD pfet L=0.06u W=0.59u M=2
MPB2 I4 B VDD VDD pfet L=0.06u W=0.55u M=2
MPA2 I4 A VDD VDD pfet L=0.06u W=0.55u M=2
MPCI CIN CI VDD VDD pfet L=0.06u W=0.3u M=1
MP98 CO I98 VDD VDD pfet L=0.06u W=0.6u M=2
MP99 S I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCINA I98 CIN I5 VDD pfet L=0.06u W=0.5u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_P1_3
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_P1_3 S CO  A B CI
MNI6 N3 I6 VSS VSS nfet L=0.060u W=0.480u M=1
MNI4 I1 I4 N3 VSS nfet L=0.060u W=0.480u M=1
MNI5 I6 I5 VSS VSS nfet L=0.060u W=0.480u M=1
MNCINB I3 CIN I99 VSS nfet L=0.060u W=0.480u M=1
MNCIB I2 CI I99 VSS nfet L=0.060u W=0.480u M=1
MNI2 I3 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB3 I5 B VSS VSS nfet L=0.060u W=0.305u M=2
MNB2 N1 B VSS VSS nfet L=0.060u W=0.435u M=2
MNA2 I4 A N1 VSS nfet L=0.060u W=0.435u M=2
MNCI CIN CI VSS VSS nfet L=0.060u W=0.480u M=1
MNA3 I5 A VSS VSS nfet L=0.060u W=0.305u M=2
MN98 CO I98 VSS VSS nfet L=0.060u W=0.480u M=3
MN99 S I99 VSS VSS nfet L=0.060u W=0.480u M=3
MNCIA I5 CI I98 VSS nfet L=0.060u W=0.480u M=1
MNCINA I4 CIN I98 VSS nfet L=0.060u W=0.480u M=1
MPI6 I1 I6 VDD VDD pfet L=0.060u W=0.500u M=1
MPI4 I1 I4 VDD VDD pfet L=0.060u W=0.500u M=1
MPI5 I6 I5 VDD VDD pfet L=0.060u W=0.535u M=1
MPCIB I99 CI I3 VDD pfet L=0.060u W=0.490u M=1
MPCINB I99 CIN I2 VDD pfet L=0.060u W=0.490u M=1
MPCIA I98 CI I4 VDD pfet L=0.060u W=0.490u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPB3 I5 B N2 VDD pfet L=0.060u W=0.595u M=2
MPA3 N2 A VDD VDD pfet L=0.060u W=0.595u M=2
MPB2 I4 B VDD VDD pfet L=0.060u W=0.365u M=2
MPA2 I4 A VDD VDD pfet L=0.060u W=0.365u M=2
MPCI CIN CI VDD VDD pfet L=0.060u W=0.455u M=1
MP98 CO I98 VDD VDD pfet L=0.060u W=0.600u M=3
MP99 S I99 VDD VDD pfet L=0.060u W=0.600u M=3
MPCINA I98 CIN I5 VDD pfet L=0.060u W=0.490u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDF_P1_4
*      Description : "Full adder"
*      Equation    : S=(A^B)^CI:CO=(A&B)|(A&CI)|(B&CI)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDF_P1_4 S CO  A B CI
MNI6 N3 I6 VSS VSS nfet L=0.06u W=0.47u M=4
MNI4 I1 I4 N3 VSS nfet L=0.06u W=0.47u M=4
MNI5 I6 I5 VSS VSS nfet L=0.06u W=0.46u M=4
MNCINB I3 CIN I99 VSS nfet L=0.06u W=0.375u M=3
MNCIB I2 CI I99 VSS nfet L=0.06u W=0.375u M=3
MNI2 I3 I2 VSS VSS nfet L=0.06u W=0.46u M=4
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.46u M=4
MNB3 I5 B VSS VSS nfet L=0.06u W=0.47u M=4
MNB2 N1 B VSS VSS nfet L=0.06u W=0.47u M=4
MNA2 I4 A N1 VSS nfet L=0.06u W=0.47u M=4
MNCI CIN CI VSS VSS nfet L=0.06u W=0.3u M=2
MNA3 I5 A VSS VSS nfet L=0.06u W=0.47u M=4
MN98 CO I98 VSS VSS nfet L=0.06u W=0.48u M=4
MN99 S I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCIA I5 CI I98 VSS nfet L=0.06u W=0.375u M=3
MNCINA I4 CIN I98 VSS nfet L=0.06u W=0.375u M=3
MPI6 I1 I6 VDD VDD pfet L=0.06u W=0.59u M=4
MPI4 I1 I4 VDD VDD pfet L=0.06u W=0.59u M=4
MPI5 I6 I5 VDD VDD pfet L=0.06u W=0.59u M=4
MPCIB I99 CI I3 VDD pfet L=0.06u W=0.5u M=2
MPCINB I99 CIN I2 VDD pfet L=0.06u W=0.5u M=2
MPCIA I98 CI I4 VDD pfet L=0.06u W=0.5u M=2
MPI2 I3 I2 VDD VDD pfet L=0.06u W=0.58u M=4
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.58u M=4
MPB3 I5 B N2 VDD pfet L=0.06u W=0.59u M=4
MPA3 N2 A VDD VDD pfet L=0.06u W=0.59u M=4
MPB2 I4 B VDD VDD pfet L=0.06u W=0.55u M=4
MPA2 I4 A VDD VDD pfet L=0.06u W=0.55u M=4
MPCI CIN CI VDD VDD pfet L=0.06u W=0.6u M=1
MP98 CO I98 VDD VDD pfet L=0.06u W=0.6u M=4
MP99 S I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCINA I98 CIN I5 VDD pfet L=0.06u W=0.5u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDH_0P5
*      Description : "Half adder"
*      Equation    : S=A^B:CO=A&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDH_0P5 S CO  A B
MP98 CO I1 VDD VDD pfet L=0.060u W=0.300u M=1
MP99 S I2 VDD VDD pfet L=0.060u W=0.300u M=1
MPB1 N1N352 B VDD VDD pfet L=0.060u W=0.330u M=1
MPA1 I2 A N1N352 VDD pfet L=0.060u W=0.330u M=1
MPB I1 B VDD VDD pfet L=0.060u W=0.260u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.260u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.330u M=1
MN98 CO I1 VSS VSS nfet L=0.060u W=0.240u M=1
MN99 S I2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 N1N322 A VSS VSS nfet L=0.060u W=0.275u M=1
MNB1 N1N322 B VSS VSS nfet L=0.060u W=0.275u M=1
MNA I1 A N1 VSS nfet L=0.060u W=0.275u M=1
MNB N1 B VSS VSS nfet L=0.060u W=0.275u M=1
MNI1 I2 I1 N1N322 VSS nfet L=0.060u W=0.275u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDH_1
*      Description : "Half adder"
*      Equation    : S=A^B:CO=A&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDH_1 S CO  A B
MP98 CO I1 VDD VDD pfet L=0.06u W=0.6u M=1
MP99 S I2 VDD VDD pfet L=0.06u W=0.6u M=1
MPB1 N1N352 B VDD VDD pfet L=0.06u W=0.36u M=1
MPA1 I2 A N1N352 VDD pfet L=0.06u W=0.36u M=1
MPB I1 B VDD VDD pfet L=0.06u W=0.32u M=1
MPA I1 A VDD VDD pfet L=0.06u W=0.32u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.36u M=1
MN98 CO I1 VSS VSS nfet L=0.06u W=0.48u M=1
MN99 S I2 VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 N1N322 A VSS VSS nfet L=0.06u W=0.32u M=1
MNB1 N1N322 B VSS VSS nfet L=0.06u W=0.32u M=1
MNA I1 A N1 VSS nfet L=0.06u W=0.32u M=1
MNB N1 B VSS VSS nfet L=0.06u W=0.32u M=1
MNI1 I2 I1 N1N322 VSS nfet L=0.06u W=0.32u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDH_2
*      Description : "Half adder"
*      Equation    : S=A^B:CO=A&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDH_2 S CO  A B
MP98 CO I1 VDD VDD pfet L=0.06u W=0.6u M=2
MP99 S I2 VDD VDD pfet L=0.06u W=0.6u M=2
MPB1 N1N352 B VDD VDD pfet L=0.06u W=0.36u M=2
MPA1 I2 A N1N352 VDD pfet L=0.06u W=0.36u M=2
MPB I1 B VDD VDD pfet L=0.06u W=0.6u M=1
MPA I1 A VDD VDD pfet L=0.06u W=0.6u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.36u M=2
MN98 CO I1 VSS VSS nfet L=0.06u W=0.48u M=2
MN99 S I2 VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 N1N322 A VSS VSS nfet L=0.06u W=0.32u M=2
MNB1 N1N322 B VSS VSS nfet L=0.06u W=0.32u M=2
MNA I1 A N1 VSS nfet L=0.06u W=0.32u M=2
MNB N1 B VSS VSS nfet L=0.06u W=0.32u M=2
MNI1 I2 I1 N1N322 VSS nfet L=0.06u W=0.32u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDH_4
*      Description : "Half adder"
*      Equation    : S=A^B:CO=A&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDH_4 S CO  A B
MP98 CO I1 VDD VDD pfet L=0.06u W=0.6u M=4
MP99 S I2 VDD VDD pfet L=0.06u W=0.6u M=4
MPB1 N1N352 B VDD VDD pfet L=0.06u W=0.48u M=3
MPA1 I2 A N1N352 VDD pfet L=0.06u W=0.48u M=3
MPB I1 B VDD VDD pfet L=0.06u W=0.6u M=2
MPA I1 A VDD VDD pfet L=0.06u W=0.6u M=2
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.48u M=3
MN98 CO I1 VSS VSS nfet L=0.06u W=0.48u M=4
MN99 S I2 VSS VSS nfet L=0.06u W=0.48u M=4
MNA1 N1N322 A VSS VSS nfet L=0.06u W=0.425u M=3
MNB1 N1N322 B VSS VSS nfet L=0.06u W=0.425u M=3
MNA I1 A N1 VSS nfet L=0.06u W=0.425u M=3
MNB N1 B VSS VSS nfet L=0.06u W=0.425u M=3
MNI1 I2 I1 N1N322 VSS nfet L=0.06u W=0.425u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDH_D_1
*      Description : "Half adder"
*      Equation    : S=A^B:CO=A&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDH_D_1 S CO  A B
MNCO CO CN VSS VSS nfet L=0.060u W=0.480u M=1
MNBNS AT BN S VSS nfet L=0.060u W=0.480u M=1
MNBS AN B S VSS nfet L=0.060u W=0.480u M=1
MNAN AT AN VSS VSS nfet L=0.060u W=0.480u M=1
MNA AN A VSS VSS nfet L=0.060u W=0.480u M=1
MNAC CN A N1 VSS nfet L=0.060u W=0.240u M=1
MNBC N1 B VSS VSS nfet L=0.060u W=0.240u M=1
MNB BN B VSS VSS nfet L=0.060u W=0.220u M=1
MPCO CO CN VDD VDD pfet L=0.060u W=0.600u M=1
MPBS S B AT VDD pfet L=0.060u W=0.420u M=1
MPBNS S BN AN VDD pfet L=0.060u W=0.420u M=1
MPAN AT AN VDD VDD pfet L=0.060u W=0.600u M=1
MPA AN A VDD VDD pfet L=0.060u W=0.600u M=1
MPBC CN B VDD VDD pfet L=0.060u W=0.215u M=1
MPAC CN A VDD VDD pfet L=0.060u W=0.215u M=1
MPB BN B VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDH_D_2
*      Description : "Half adder"
*      Equation    : S=A^B:CO=A&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDH_D_2 S CO  A B
MNCO CO CN VSS VSS nfet L=0.060u W=0.480u M=2
MNBNS AT BN S VSS nfet L=0.060u W=0.480u M=2
MNBS AN B S VSS nfet L=0.060u W=0.480u M=2
MNAN AT AN VSS VSS nfet L=0.060u W=0.480u M=2
MNA AN A VSS VSS nfet L=0.060u W=0.480u M=2
MNAC CN A N1 VSS nfet L=0.060u W=0.480u M=1
MNBC N1 B VSS VSS nfet L=0.060u W=0.480u M=1
MNB BN B VSS VSS nfet L=0.060u W=0.290u M=1
MPCO CO CN VDD VDD pfet L=0.060u W=0.600u M=2
MPBS S B AT VDD pfet L=0.060u W=0.420u M=2
MPBNS S BN AN VDD pfet L=0.060u W=0.420u M=2
MPAN AT AN VDD VDD pfet L=0.060u W=0.600u M=2
MPA AN A VDD VDD pfet L=0.060u W=0.600u M=2
MPBC CN B VDD VDD pfet L=0.060u W=0.435u M=1
MPAC CN A VDD VDD pfet L=0.060u W=0.435u M=1
MPB BN B VDD VDD pfet L=0.060u W=0.385u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDH_D_3
*      Description : "Half adder"
*      Equation    : S=A^B:CO=A&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDH_D_3 S CO  A B
MNCO CO CN VSS VSS nfet L=0.060u W=0.480u M=3
MNBNS AT BN S VSS nfet L=0.060u W=0.480u M=3
MNBS AN B S VSS nfet L=0.060u W=0.480u M=3
MNAN AT AN VSS VSS nfet L=0.060u W=0.480u M=3
MNA AN A VSS VSS nfet L=0.060u W=0.480u M=3
MNAC CN A N1 VSS nfet L=0.060u W=0.355u M=2
MNBC N1 B VSS VSS nfet L=0.060u W=0.355u M=2
MNB BN B VSS VSS nfet L=0.060u W=0.435u M=1
MPCO CO CN VDD VDD pfet L=0.060u W=0.600u M=3
MPBS S B AT VDD pfet L=0.060u W=0.420u M=3
MPBNS S BN AN VDD pfet L=0.060u W=0.420u M=3
MPAN AT AN VDD VDD pfet L=0.060u W=0.600u M=3
MPA AN A VDD VDD pfet L=0.060u W=0.600u M=3
MPBC CN B VDD VDD pfet L=0.060u W=0.325u M=2
MPAC CN A VDD VDD pfet L=0.060u W=0.325u M=2
MPB BN B VDD VDD pfet L=0.060u W=0.575u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDH_D_4
*      Description : "Half adder"
*      Equation    : S=A^B:CO=A&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDH_D_4 S CO  A B
MNCO CO CN VSS VSS nfet L=0.060u W=0.480u M=4
MNBNS AT BN S VSS nfet L=0.060u W=0.480u M=4
MNBS AN B S VSS nfet L=0.060u W=0.480u M=4
MNAN AT AN VSS VSS nfet L=0.060u W=0.480u M=4
MNA AN A VSS VSS nfet L=0.060u W=0.480u M=4
MNAC CN A N1 VSS nfet L=0.060u W=0.480u M=2
MNBC N1 B VSS VSS nfet L=0.060u W=0.480u M=2
MNB BN B VSS VSS nfet L=0.060u W=0.290u M=2
MPCO CO CN VDD VDD pfet L=0.060u W=0.600u M=4
MPBS S B AT VDD pfet L=0.060u W=0.560u M=3
MPBNS S BN AN VDD pfet L=0.060u W=0.560u M=3
MPAN AT AN VDD VDD pfet L=0.060u W=0.600u M=4
MPA AN A VDD VDD pfet L=0.060u W=0.600u M=4
MPBC CN B VDD VDD pfet L=0.060u W=0.435u M=2
MPAC CN A VDD VDD pfet L=0.060u W=0.435u M=2
MPB BN B VDD VDD pfet L=0.060u W=0.385u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ADDH_D_6
*      Description : "Half adder"
*      Equation    : S=A^B:CO=A&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ADDH_D_6 S CO  A B
MNCO CO CN VSS VSS nfet L=0.060u W=0.480u M=6
MNBNS AT BN S VSS nfet L=0.060u W=0.480u M=6
MNBS AN B S VSS nfet L=0.060u W=0.480u M=6
MNAN AT AN VSS VSS nfet L=0.060u W=0.480u M=6
MNA AN A VSS VSS nfet L=0.060u W=0.480u M=6
MNAC CN A N1 VSS nfet L=0.060u W=0.480u M=3
MNBC N1 B VSS VSS nfet L=0.060u W=0.480u M=3
MNB BN B VSS VSS nfet L=0.060u W=0.435u M=2
MPCO CO CN VDD VDD pfet L=0.060u W=0.600u M=6
MPBS S B AT VDD pfet L=0.060u W=0.505u M=5
MPBNS S BN AN VDD pfet L=0.060u W=0.505u M=5
MPAN AT AN VDD VDD pfet L=0.060u W=0.600u M=6
MPA AN A VDD VDD pfet L=0.060u W=0.600u M=6
MPBC CN B VDD VDD pfet L=0.060u W=0.435u M=3
MPAC CN A VDD VDD pfet L=0.060u W=0.435u M=3
MPB BN B VDD VDD pfet L=0.060u W=0.575u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_1
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_1 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.4u M=1
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.4u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.38u M=1
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.38u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_12
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_12 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=12
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.48u M=10
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.48u M=10
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=12
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.57u M=8
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.57u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_2
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_2 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.4u M=2
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.4u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.38u M=2
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.38u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_3
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_3 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=3
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.4u M=3
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.4u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=3
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.57u M=2
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.57u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_4
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_4 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.4u M=4
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.4u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.505u M=3
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.505u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_6
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_6 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=6
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.48u M=5
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.48u M=5
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=6
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.57u M=4
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.57u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_8
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_8 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=8
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.455u M=7
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.455u M=7
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=8
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.505u M=6
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.505u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_16
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_16 X  A1 A2
MNA2C13 N1C13 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C13 I1 A1 N1C13 VSS nfet L=0.060u W=0.465u M=1
MNA2C14 N1C14 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C12 I1 A1 N1C12 VSS nfet L=0.060u W=0.465u M=1
MNA2C12 N1C12 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C11 I1 A1 N1C11 VSS nfet L=0.060u W=0.465u M=1
MNA2C11 N1C11 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C10 I1 A1 N1C10 VSS nfet L=0.060u W=0.465u M=1
MNA2C10 N1C10 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C9 I1 A1 N1C9 VSS nfet L=0.060u W=0.465u M=1
MNA2C9 N1C9 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C14 I1 A1 N1C14 VSS nfet L=0.060u W=0.465u M=1
MNA1C8 I1 A1 N1C8 VSS nfet L=0.060u W=0.465u M=1
MNA2C8 N1C8 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C7 I1 A1 N1C7 VSS nfet L=0.060u W=0.465u M=1
MNA2C7 N1C7 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C6 I1 A1 N1C6 VSS nfet L=0.060u W=0.465u M=1
MNA2C6 N1C6 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C5 I1 A1 N1C5 VSS nfet L=0.060u W=0.465u M=1
MNA2C5 N1C5 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C4 I1 A1 N1C4 VSS nfet L=0.060u W=0.465u M=1
MNA2C4 N1C4 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA2C2 N1C2 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C2 I1 A1 N1C2 VSS nfet L=0.060u W=0.465u M=1
MNA2C3 N1C3 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C3 I1 A1 N1C3 VSS nfet L=0.060u W=0.465u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=16
MNA2C1 N1C1 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C1 I1 A1 N1C1 VSS nfet L=0.060u W=0.465u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.595u M=10
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.595u M=10
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_24
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_24 X  A1 A2
MNA1C21 I1 A1 N1C21 VSS nfet L=0.060u W=0.465u M=1
MNA2C21 N1C21 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C17 I1 A1 N1C17 VSS nfet L=0.060u W=0.465u M=1
MNA2C17 N1C17 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C18 I1 A1 N1C18 VSS nfet L=0.060u W=0.465u M=1
MNA2C18 N1C18 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C19 I1 A1 N1C19 VSS nfet L=0.060u W=0.465u M=1
MNA2C19 N1C19 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C20 I1 A1 N1C20 VSS nfet L=0.060u W=0.465u M=1
MNA2C20 N1C20 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA2C13 N1C13 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C13 I1 A1 N1C13 VSS nfet L=0.060u W=0.465u M=1
MNA2C14 N1C14 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C16 I1 A1 N1C16 VSS nfet L=0.060u W=0.465u M=1
MNA2C16 N1C16 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C12 I1 A1 N1C12 VSS nfet L=0.060u W=0.465u M=1
MNA2C12 N1C12 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C11 I1 A1 N1C11 VSS nfet L=0.060u W=0.465u M=1
MNA2C11 N1C11 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C10 I1 A1 N1C10 VSS nfet L=0.060u W=0.465u M=1
MNA2C10 N1C10 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C9 I1 A1 N1C9 VSS nfet L=0.060u W=0.465u M=1
MNA2C9 N1C9 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C15 I1 A1 N1C15 VSS nfet L=0.060u W=0.465u M=1
MNA1C14 I1 A1 N1C14 VSS nfet L=0.060u W=0.465u M=1
MNA1C8 I1 A1 N1C8 VSS nfet L=0.060u W=0.465u M=1
MNA2C8 N1C8 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C7 I1 A1 N1C7 VSS nfet L=0.060u W=0.465u M=1
MNA2C7 N1C7 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA2C15 N1C15 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C6 I1 A1 N1C6 VSS nfet L=0.060u W=0.465u M=1
MNA2C6 N1C6 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C5 I1 A1 N1C5 VSS nfet L=0.060u W=0.465u M=1
MNA2C5 N1C5 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C4 I1 A1 N1C4 VSS nfet L=0.060u W=0.465u M=1
MNA2C4 N1C4 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA2C2 N1C2 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C2 I1 A1 N1C2 VSS nfet L=0.060u W=0.465u M=1
MNA2C3 N1C3 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C3 I1 A1 N1C3 VSS nfet L=0.060u W=0.465u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=24
MNA2C1 N1C1 A2 VSS VSS nfet L=0.060u W=0.465u M=1
MNA1C1 I1 A1 N1C1 VSS nfet L=0.060u W=0.465u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=24
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.595u M=15
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.595u M=15
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_DG_1
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_DG_1 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.220u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.190u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_DG_16
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_DG_16 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=16
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_DG_2
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_DG_2 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.240u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_DG_3
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_DG_3 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.355u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=3
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_DG_4
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_DG_4 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_DG_8
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_DG_8 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_S_0P5
*      Description : "2-Input AND, symmetric rise/fall"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_S_0P5 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.180u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.180u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.155u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.155u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_S_1
*      Description : "2-Input AND, symmetric rise/fall"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_S_1 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.350u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.350u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_S_16
*      Description : "2-Input AND, symmetric rise/fall"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_S_16 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=16
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=10
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=10
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.570u M=6
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.570u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_S_1P5
*      Description : "2-Input AND, symmetric rise/fall"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_S_1P5 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.355u M=2
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.445u M=2
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.350u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.350u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_S_2
*      Description : "2-Input AND, symmetric rise/fall"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_S_2 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.4u M=2
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.4u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.54u M=1
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.54u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_S_3
*      Description : "2-Input AND, symmetric rise/fall"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_S_3 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=3
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.340u M=2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.340u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_S_4
*      Description : "2-Input AND, symmetric rise/fall"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_S_4 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.4u M=4
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.4u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.54u M=2
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.54u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_S_8
*      Description : "2-Input AND, symmetric rise/fall"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_S_8 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=8
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.455u M=7
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.455u M=7
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=8
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.54u M=4
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.54u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_1P5
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_1P5 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.355u M=2
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.305u M=2
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.305u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.445u M=2
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.555u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.555u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN2_5
*      Description : "2-Input AND"
*      Equation    : X=A1&A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN2_5 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=5
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.405u M=5
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.405u M=5
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=5
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.460u M=4
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.460u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3_0P5
*      Description : "3-Input AND"
*      Equation    : X=A1&A2&A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3_0P5 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.180u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.180u M=1
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.180u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.155u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.155u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3_1
*      Description : "3-Input AND"
*      Equation    : X=A1&A2&A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3_1 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.47u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.47u M=1
MNA3 N2 A3 VSS VSS nfet L=0.06u W=0.47u M=1
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.39u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.39u M=1
MPA3 I1 A3 VDD VDD pfet L=0.06u W=0.39u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3_2
*      Description : "3-Input AND"
*      Equation    : X=A1&A2&A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3_2 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.47u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.47u M=2
MNA3 N2 A3 VSS VSS nfet L=0.06u W=0.47u M=2
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.39u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.39u M=2
MPA3 I1 A3 VDD VDD pfet L=0.06u W=0.39u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3_4
*      Description : "3-Input AND"
*      Equation    : X=A1&A2&A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3_4 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.47u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.47u M=4
MNA3 N2 A3 VSS VSS nfet L=0.06u W=0.47u M=4
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.52u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.52u M=3
MPA3 I1 A3 VDD VDD pfet L=0.06u W=0.52u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3_16
*      Description : "3-Input AND"
*      Equation    : X=A1&A2&A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3_16 X  A1 A2 A3
MNA3C16 N2C16 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C16 N1C16 A2 N2C16 VSS nfet L=0.060u W=0.480u M=1
MNA1C16 I1 A1 N1C16 VSS nfet L=0.060u W=0.480u M=1
MNA3C15 N2C15 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C15 N1C15 A2 N2C15 VSS nfet L=0.060u W=0.480u M=1
MNA1C15 I1 A1 N1C15 VSS nfet L=0.060u W=0.480u M=1
MNA3C14 N2C14 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C14 N1C14 A2 N2C14 VSS nfet L=0.060u W=0.480u M=1
MNA1C14 I1 A1 N1C14 VSS nfet L=0.060u W=0.480u M=1
MNA3C13 N2C13 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C13 N1C13 A2 N2C13 VSS nfet L=0.060u W=0.480u M=1
MNA1C13 I1 A1 N1C13 VSS nfet L=0.060u W=0.480u M=1
MNA1C9 I1 A1 N1C9 VSS nfet L=0.060u W=0.480u M=1
MNA2C9 N1C9 A2 N2C9 VSS nfet L=0.060u W=0.480u M=1
MNA3C9 N2C9 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C10 I1 A1 N1C10 VSS nfet L=0.060u W=0.480u M=1
MNA2C10 N1C10 A2 N2C10 VSS nfet L=0.060u W=0.480u M=1
MNA3C10 N2C10 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C11 I1 A1 N1C11 VSS nfet L=0.060u W=0.480u M=1
MNA2C11 N1C11 A2 N2C11 VSS nfet L=0.060u W=0.480u M=1
MNA3C11 N2C11 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C12 I1 A1 N1C12 VSS nfet L=0.060u W=0.480u M=1
MNA3C8 N2C8 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C8 I1 A1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N1C8 A2 N2C8 VSS nfet L=0.060u W=0.480u M=1
MNA3C7 N2C7 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C7 I1 A1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N1C7 A2 N2C7 VSS nfet L=0.060u W=0.480u M=1
MNA3C12 N2C12 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3C6 N2C6 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 I1 A1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N1C6 A2 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA3C5 N2C5 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C5 I1 A1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N1C5 A2 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNA3C4 N2C4 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C4 I1 A1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N1C4 A2 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA3C3 N2C3 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 I1 A1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N1C2 A2 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 I1 A1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNA3C2 N2C2 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C12 N1C12 A2 N2C12 VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N1C3 A2 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N1C1 A2 N2C1 VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=16
MNA1C1 I1 A1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MNA3C1 N2C1 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.595u M=11
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.595u M=11
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.595u M=11
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3_S_1
*      Description : "3-Input AND"
*      Equation    : X=A1&A2&A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3_S_1 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.435u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.435u M=1
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.435u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.245u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3_S_2
*      Description : "3-Input AND"
*      Equation    : X=A1&A2&A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3_S_2 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.415u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.415u M=2
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.415u M=2
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.460u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.460u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.460u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3_S_4
*      Description : "3-Input AND"
*      Equation    : X=A1&A2&A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3_S_4 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=3
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=3
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.480u M=3
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.440u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.440u M=2
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.440u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3_S_8
*      Description : "3-Input AND"
*      Equation    : X=A1&A2&A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3_S_8 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=6
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=6
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.480u M=6
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.570u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.570u M=3
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.570u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3_8
*      Description : "3-Input AND"
*      Equation    : X=A1&A2&A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3_8 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=8
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.480u M=8
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.545u M=6
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.545u M=6
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.545u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3B_0P5
*      Description : "3-Input AND (A inverted input)"
*      Equation    : X=!A&B1&B2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3B_0P5 X  A B1 B2
MPB2 I1 B2 VDD VDD pfet L=0.060u W=0.155u M=1
MPB1 I1 B1 VDD VDD pfet L=0.060u W=0.155u M=1
MPA N2 A VDD VDD pfet L=0.060u W=0.300u M=1
MPI1 X I1 N2 VDD pfet L=0.060u W=0.300u M=1
MNB2 N1 B2 VSS VSS nfet L=0.060u W=0.175u M=1
MNB1 I1 B1 N1 VSS nfet L=0.060u W=0.175u M=1
MNA X A VSS VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3B_1
*      Description : "3-Input AND (A inverted input)"
*      Equation    : X=!A&B1&B2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3B_1 X  A B1 B2
MPB2 I1 B2 VDD VDD pfet L=0.06u W=0.37u M=1
MPB1 I1 B1 VDD VDD pfet L=0.06u W=0.37u M=1
MPA N2 A VDD VDD pfet L=0.06u W=0.6u M=1
MPI1 X I1 N2 VDD pfet L=0.06u W=0.6u M=1
MNB2 N1 B2 VSS VSS nfet L=0.06u W=0.37u M=1
MNB1 I1 B1 N1 VSS nfet L=0.06u W=0.37u M=1
MNA X A VSS VSS nfet L=0.06u W=0.47u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3B_2
*      Description : "3-Input AND (A inverted input)"
*      Equation    : X=!A&B1&B2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3B_2 X  A B1 B2
MPB2 I1 B2 VDD VDD pfet L=0.06u W=0.37u M=2
MPB1 I1 B1 VDD VDD pfet L=0.06u W=0.37u M=2
MPA N2 A VDD VDD pfet L=0.06u W=0.6u M=2
MPI1 X I1 N2 VDD pfet L=0.06u W=0.6u M=2
MNB2 N1 B2 VSS VSS nfet L=0.06u W=0.37u M=2
MNB1 I1 B1 N1 VSS nfet L=0.06u W=0.37u M=2
MNA X A VSS VSS nfet L=0.06u W=0.47u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3B_4
*      Description : "3-Input AND (A inverted input)"
*      Equation    : X=!A&B1&B2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3B_4 X  A B1 B2
MPB2 I1 B2 VDD VDD pfet L=0.06u W=0.495u M=3
MPB1 I1 B1 VDD VDD pfet L=0.06u W=0.495u M=3
MPA N2 A VDD VDD pfet L=0.06u W=0.6u M=4
MPI1 X I1 N2 VDD pfet L=0.06u W=0.6u M=4
MNB2 N1 B2 VSS VSS nfet L=0.06u W=0.37u M=4
MNB1 I1 B1 N1 VSS nfet L=0.06u W=0.37u M=4
MNA X A VSS VSS nfet L=0.06u W=0.47u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN3B_8
*      Description : "3-Input AND (A inverted input)"
*      Equation    : X=!A&B1&B2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN3B_8 X  A B1 B2
MPB2 I1 B2 VDD VDD pfet L=0.060u W=0.510u M=4
MPB1 I1 B1 VDD VDD pfet L=0.060u W=0.510u M=4
MPA N2 A VDD VDD pfet L=0.060u W=0.600u M=8
MPI1 X I1 N2 VDD pfet L=0.060u W=0.600u M=8
MNB2 N1 B2 VSS VSS nfet L=0.060u W=0.465u M=4
MNB1 I1 B1 N1 VSS nfet L=0.060u W=0.465u M=4
MNA X A VSS VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4_0P5
*      Description : "4-Input AND"
*      Equation    : X=A1&A2&A3&A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4_0P5 X  A1 A2 A3 A4
MPA4 I1 A4 VDD VDD pfet L=0.060u W=0.155u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.155u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.155u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.155u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.210u M=1
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.210u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.210u M=1
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.210u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4_1
*      Description : "4-Input AND"
*      Equation    : X=A1&A2&A3&A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4_1 X  A1 A2 A3 A4
MPA4 I1 A4 VDD VDD pfet L=0.06u W=0.44u M=1
MPA3 I1 A3 VDD VDD pfet L=0.06u W=0.44u M=1
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.44u M=1
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.44u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MNA3 N2 A3 N3 VSS nfet L=0.06u W=0.47u M=1
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.47u M=1
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.47u M=1
MNA4 N3 A4 VSS VSS nfet L=0.06u W=0.47u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4_1P5
*      Description : "4-Input AND"
*      Equation    : X=A1&A2&A3&A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4_1P5 X  A1 A2 A3 A4
MPA4 I1 A4 VDD VDD pfet L=0.060u W=0.410u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.410u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.410u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.410u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.445u M=2
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.300u M=2
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.300u M=2
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.300u M=2
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.300u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.355u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4_2
*      Description : "4-Input AND"
*      Equation    : X=A1&A2&A3&A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4_2 X  A1 A2 A3 A4
MPA4 I1 A4 VDD VDD pfet L=0.06u W=0.44u M=2
MPA3 I1 A3 VDD VDD pfet L=0.06u W=0.44u M=2
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.44u M=2
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.44u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MNA3 N2 A3 N3 VSS nfet L=0.06u W=0.47u M=2
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.47u M=2
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.47u M=2
MNA4 N3 A4 VSS VSS nfet L=0.06u W=0.47u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4_4
*      Description : "4-Input AND"
*      Equation    : X=A1&A2&A3&A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4_4 X  A1 A2 A3 A4
MPA4 I1 A4 VDD VDD pfet L=0.06u W=0.585u M=3
MPA3 I1 A3 VDD VDD pfet L=0.06u W=0.585u M=3
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.585u M=3
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.585u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MNA3 N2 A3 N3 VSS nfet L=0.06u W=0.47u M=4
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.47u M=4
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.47u M=4
MNA4 N3 A4 VSS VSS nfet L=0.06u W=0.47u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4_S_1
*      Description : "4-Input AND"
*      Equation    : X=A1&A2&A3&A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4_S_1 X  A1 A2 A3 A4
MPA4 I1 A4 VDD VDD pfet L=0.060u W=0.245u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.245u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.245u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.480u M=1
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=1
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4_S_1P5
*      Description : "4-Input AND"
*      Equation    : X=A1&A2&A3&A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4_S_1P5 X  A1 A2 A3 A4
MPA4 I1 A4 VDD VDD pfet L=0.060u W=0.350u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.350u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.350u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.350u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.445u M=2
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.350u M=2
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.350u M=2
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.350u M=2
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.350u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.355u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4_S_2
*      Description : "4-Input AND"
*      Equation    : X=A1&A2&A3&A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4_S_2 X  A1 A2 A3 A4
MPA4 I1 A4 VDD VDD pfet L=0.060u W=0.460u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.460u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.460u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.460u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.460u M=2
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.460u M=2
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.460u M=2
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.460u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4_S_4
*      Description : "4-Input AND"
*      Equation    : X=A1&A2&A3&A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4_S_4 X  A1 A2 A3 A4
MPA4 I1 A4 VDD VDD pfet L=0.060u W=0.440u M=2
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.440u M=2
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.440u M=2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.440u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.435u M=4
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.435u M=4
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.435u M=4
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.435u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4_S_8
*      Description : "4-Input AND"
*      Equation    : X=A1&A2&A3&A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4_S_8 X  A1 A2 A3 A4
MPA4 I1 A4 VDD VDD pfet L=0.060u W=0.570u M=3
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.570u M=3
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.570u M=3
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.570u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.480u M=7
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=7
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=7
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.480u M=7
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4_8
*      Description : "4-Input AND"
*      Equation    : X=A1&A2&A3&A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4_8 X  A1 A2 A3 A4
MPA4 I1 A4 VDD VDD pfet L=0.060u W=0.530u M=6
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.530u M=6
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.530u M=6
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.530u M=6
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.480u M=8
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=8
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=8
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4B_0P5
*      Description : "4-Input AND (A inverted input)"
*      Equation    : X=!A&B1&B2&B3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4B_0P5 X  A B1 B2 B3
MNB3 N2 B3 VSS VSS nfet L=0.060u W=0.175u M=1
MNB2 N1 B2 N2 VSS nfet L=0.060u W=0.175u M=1
MNB1 I1 B1 N1 VSS nfet L=0.060u W=0.175u M=1
MNA X A VSS VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MPB3 I1 B3 VDD VDD pfet L=0.060u W=0.155u M=1
MPB2 I1 B2 VDD VDD pfet L=0.060u W=0.155u M=1
MPB1 I1 B1 VDD VDD pfet L=0.060u W=0.155u M=1
MPA N3 A VDD VDD pfet L=0.060u W=0.300u M=1
MPI1 X I1 N3 VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4B_1
*      Description : "4-Input AND (A inverted input)"
*      Equation    : X=!A&B1&B2&B3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4B_1 X  A B1 B2 B3
MNB3 N2 B3 VSS VSS nfet L=0.06u W=0.47u M=1
MNB2 N1 B2 N2 VSS nfet L=0.06u W=0.47u M=1
MNB1 I1 B1 N1 VSS nfet L=0.06u W=0.47u M=1
MNA X A VSS VSS nfet L=0.06u W=0.47u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=1
MPB3 I1 B3 VDD VDD pfet L=0.06u W=0.43u M=1
MPB2 I1 B2 VDD VDD pfet L=0.06u W=0.43u M=1
MPB1 I1 B1 VDD VDD pfet L=0.06u W=0.43u M=1
MPA N3 A VDD VDD pfet L=0.06u W=0.6u M=1
MPI1 X I1 N3 VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4B_2
*      Description : "4-Input AND (A inverted input)"
*      Equation    : X=!A&B1&B2&B3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4B_2 X  A B1 B2 B3
MNB3 N2 B3 VSS VSS nfet L=0.06u W=0.47u M=2
MNB2 N1 B2 N2 VSS nfet L=0.06u W=0.47u M=2
MNB1 I1 B1 N1 VSS nfet L=0.06u W=0.47u M=2
MNA X A VSS VSS nfet L=0.06u W=0.47u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=2
MPB3 I1 B3 VDD VDD pfet L=0.06u W=0.43u M=2
MPB2 I1 B2 VDD VDD pfet L=0.06u W=0.43u M=2
MPB1 I1 B1 VDD VDD pfet L=0.06u W=0.43u M=2
MPA N3 A VDD VDD pfet L=0.06u W=0.6u M=2
MPI1 X I1 N3 VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4B_4
*      Description : "4-Input AND (A inverted input)"
*      Equation    : X=!A&B1&B2&B3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4B_4 X  A B1 B2 B3
MNB3 N2 B3 VSS VSS nfet L=0.06u W=0.47u M=4
MNB2 N1 B2 N2 VSS nfet L=0.06u W=0.47u M=4
MNB1 I1 B1 N1 VSS nfet L=0.06u W=0.47u M=4
MNA X A VSS VSS nfet L=0.06u W=0.47u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=4
MPB3 I1 B3 VDD VDD pfet L=0.06u W=0.575u M=3
MPB2 I1 B2 VDD VDD pfet L=0.06u W=0.575u M=3
MPB1 I1 B1 VDD VDD pfet L=0.06u W=0.575u M=3
MPA N3 A VDD VDD pfet L=0.06u W=0.6u M=4
MPI1 X I1 N3 VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN4B_8
*      Description : "4-Input AND (A inverted input)"
*      Equation    : X=!A&B1&B2&B3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN4B_8 X  A B1 B2 B3
MNB3 N2 B3 VSS VSS nfet L=0.060u W=0.465u M=5
MNB2 N1 B2 N2 VSS nfet L=0.060u W=0.465u M=5
MNB1 I1 B1 N1 VSS nfet L=0.060u W=0.465u M=5
MNA X A VSS VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MPB3 I1 B3 VDD VDD pfet L=0.060u W=0.600u M=3
MPB2 I1 B2 VDD VDD pfet L=0.060u W=0.600u M=3
MPB1 I1 B1 VDD VDD pfet L=0.060u W=0.600u M=3
MPA N3 A VDD VDD pfet L=0.060u W=0.600u M=8
MPI1 X I1 N3 VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN5_1
*      Description : "5-Input AND"
*      Equation    : X=A1&A2&A3&A4&A5
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN5_1 X  A1 A2 A3 A4 A5
MNA5 N3 A5 VSS VSS nfet L=0.060u W=0.420u M=1
MNA4 I2 A4 N3 VSS nfet L=0.060u W=0.420u M=1
MNI2 X I2 VSS VSS nfet L=0.060u W=0.420u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=1
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.465u M=1
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.465u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.465u M=1
MPA5 I2 A5 VDD VDD pfet L=0.060u W=0.355u M=1
MPA4 I2 A4 VDD VDD pfet L=0.060u W=0.355u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.385u M=1
MPI2 N5 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 N5 VDD pfet L=0.060u W=0.600u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.385u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.385u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN5_2
*      Description : "5-Input AND"
*      Equation    : X=A1&A2&A3&A4&A5
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN5_2 X  A1 A2 A3 A4 A5
MNA5 N3 A5 VSS VSS nfet L=0.060u W=0.420u M=2
MNA4 I2 A4 N3 VSS nfet L=0.060u W=0.420u M=2
MNI2 X I2 VSS VSS nfet L=0.060u W=0.420u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=2
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.465u M=2
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.465u M=2
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.465u M=2
MPA5 I2 A5 VDD VDD pfet L=0.060u W=0.355u M=2
MPA4 I2 A4 VDD VDD pfet L=0.060u W=0.355u M=2
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.385u M=2
MPI2 N5 I2 VDD VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 N5 VDD pfet L=0.060u W=0.600u M=2
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.385u M=2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.385u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN5_4
*      Description : "5-Input AND"
*      Equation    : X=A1&A2&A3&A4&A5
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN5_4 X  A1 A2 A3 A4 A5
MNA5 N3 A5 VSS VSS nfet L=0.060u W=0.420u M=4
MNA4 I2 A4 N3 VSS nfet L=0.060u W=0.420u M=4
MNI2 X I2 VSS VSS nfet L=0.060u W=0.420u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=4
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.465u M=4
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.465u M=4
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.465u M=4
MPA5 I2 A5 VDD VDD pfet L=0.060u W=0.480u M=3
MPA4 I2 A4 VDD VDD pfet L=0.060u W=0.480u M=3
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.510u M=3
MPI2 N5 I2 VDD VDD pfet L=0.060u W=0.600u M=4
MPI1 X I1 N5 VDD pfet L=0.060u W=0.600u M=4
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.510u M=3
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.510u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN5_6
*      Description : "5-Input AND"
*      Equation    : X=A1&A2&A3&A4&A5
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN5_6 X  A1 A2 A3 A4 A5
MNA5 N3 A5 VSS VSS nfet L=0.060u W=0.480u M=5
MNA4 I2 A4 N3 VSS nfet L=0.060u W=0.480u M=5
MNI2 X I2 VSS VSS nfet L=0.060u W=0.420u M=6
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=6
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.465u M=6
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.465u M=6
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.465u M=6
MPA5 I2 A5 VDD VDD pfet L=0.060u W=0.535u M=4
MPA4 I2 A4 VDD VDD pfet L=0.060u W=0.535u M=4
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.575u M=4
MPI2 N5 I2 VDD VDD pfet L=0.060u W=0.600u M=6
MPI1 X I1 N5 VDD pfet L=0.060u W=0.600u M=6
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.575u M=4
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.575u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN6_1
*      Description : "6-Input AND"
*      Equation    : X=A1&A2&A3&A4&A5&A6
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN6_1 X  A1 A2 A3 A4 A5 A6
MNA6 N4 A6 VSS VSS nfet L=0.060u W=0.395u M=1
MNA5 N3 A5 N4 VSS nfet L=0.060u W=0.395u M=1
MNA4 I2 A4 N3 VSS nfet L=0.060u W=0.395u M=1
MNI2 X I2 VSS VSS nfet L=0.060u W=0.420u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=1
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.395u M=1
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.395u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.395u M=1
MPA6 I2 A6 VDD VDD pfet L=0.060u W=0.280u M=1
MPA5 I2 A5 VDD VDD pfet L=0.060u W=0.280u M=1
MPA4 I2 A4 VDD VDD pfet L=0.060u W=0.280u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.280u M=1
MPI2 N5 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 N5 VDD pfet L=0.060u W=0.600u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.280u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.280u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN6_2
*      Description : "6-Input AND"
*      Equation    : X=A1&A2&A3&A4&A5&A6
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN6_2 X  A1 A2 A3 A4 A5 A6
MNA6 N4 A6 VSS VSS nfet L=0.060u W=0.395u M=2
MNA5 N3 A5 N4 VSS nfet L=0.060u W=0.395u M=2
MNA4 I2 A4 N3 VSS nfet L=0.060u W=0.395u M=2
MNI2 X I2 VSS VSS nfet L=0.060u W=0.420u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=2
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.395u M=2
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.395u M=2
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.395u M=2
MPA6 I2 A6 VDD VDD pfet L=0.060u W=0.560u M=1
MPA5 I2 A5 VDD VDD pfet L=0.060u W=0.560u M=1
MPA4 I2 A4 VDD VDD pfet L=0.060u W=0.560u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.560u M=1
MPI2 N5 I2 VDD VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 N5 VDD pfet L=0.060u W=0.600u M=2
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.560u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.560u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN6_4
*      Description : "6-Input AND"
*      Equation    : X=A1&A2&A3&A4&A5&A6
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN6_4 X  A1 A2 A3 A4 A5 A6
MNA6 N4 A6 VSS VSS nfet L=0.060u W=0.395u M=4
MNA5 N3 A5 N4 VSS nfet L=0.060u W=0.395u M=4
MNA4 I2 A4 N3 VSS nfet L=0.060u W=0.395u M=4
MNI2 X I2 VSS VSS nfet L=0.060u W=0.420u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=4
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.395u M=4
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.395u M=4
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.395u M=4
MPA6 I2 A6 VDD VDD pfet L=0.060u W=0.560u M=2
MPA5 I2 A5 VDD VDD pfet L=0.060u W=0.560u M=2
MPA4 I2 A4 VDD VDD pfet L=0.060u W=0.560u M=2
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.560u M=2
MPI2 N5 I2 VDD VDD pfet L=0.060u W=0.600u M=4
MPI1 X I1 N5 VDD pfet L=0.060u W=0.600u M=4
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.560u M=2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.560u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AN6_8
*      Description : "6-Input AND"
*      Equation    : X=A1&A2&A3&A4&A5&A6
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AN6_8 X  A1 A2 A3 A4 A5 A6
MNA6 N4 A6 VSS VSS nfet L=0.060u W=0.450u M=7
MNA5 N3 A5 N4 VSS nfet L=0.060u W=0.450u M=7
MNA4 I2 A4 N3 VSS nfet L=0.060u W=0.450u M=7
MNI2 X I2 VSS VSS nfet L=0.060u W=0.420u M=8
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=8
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.450u M=7
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.450u M=7
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.450u M=7
MPA6 I2 A6 VDD VDD pfet L=0.060u W=0.560u M=4
MPA5 I2 A5 VDD VDD pfet L=0.060u W=0.560u M=4
MPA4 I2 A4 VDD VDD pfet L=0.060u W=0.560u M=4
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.560u M=4
MPI2 N5 I2 VDD VDD pfet L=0.060u W=0.600u M=8
MPI1 X I1 N5 VDD pfet L=0.060u W=0.600u M=8
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.560u M=4
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.560u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21_1
*      Description : "One 2-input AND into 2-input OR"
*      Equation    : X=(A1&A2)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21_1 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNB I1 B VSS VSS nfet L=0.06u W=0.38u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.43u M=1
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.43u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPB I1 B N1 VDD pfet L=0.06u W=0.59u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.59u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21_2
*      Description : "One 2-input AND into 2-input OR"
*      Equation    : X=(A1&A2)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21_2 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNB I1 B VSS VSS nfet L=0.06u W=0.38u M=2
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.43u M=2
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.43u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPB I1 B N1 VDD pfet L=0.06u W=0.59u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=2
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.59u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21_4
*      Description : "One 2-input AND into 2-input OR"
*      Equation    : X=(A1&A2)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21_4 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNB I1 B VSS VSS nfet L=0.06u W=0.38u M=4
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.43u M=4
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.43u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPB I1 B N1 VDD pfet L=0.06u W=0.59u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=4
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.59u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21_DG_1
*      Description : "One 2-input AND into 2-input OR"
*      Equation    : X=(A1&A2)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21_DG_1 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB I1 B VSS VSS nfet L=0.060u W=0.220u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.220u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPB I1 B N1 VDD pfet L=0.060u W=0.245u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21_DG_2
*      Description : "One 2-input AND into 2-input OR"
*      Equation    : X=(A1&A2)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21_DG_2 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNB I1 B VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.240u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPB I1 B N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21_DG_4
*      Description : "One 2-input AND into 2-input OR"
*      Equation    : X=(A1&A2)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21_DG_4 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNB I1 B VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPB I1 B N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21_8
*      Description : "One 2-input AND into 2-input OR"
*      Equation    : X=(A1&A2)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21_8 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNB I1 B VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=7
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.480u M=7
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPB I1 B N1 VDD pfet L=0.060u W=0.600u M=7
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=7
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=7
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21B_1
*      Description : "One 2-input NAND into 2-input NAND"
*      Equation    : X=(A1&A2)|!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21B_1 X  A1 A2 B
MNB N2 B VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.37u M=1
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.37u M=1
MNI1 X I1 N2 VSS nfet L=0.06u W=0.48u M=1
MPB X B VDD VDD pfet L=0.06u W=0.6u M=1
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.34u M=1
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.34u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21B_2
*      Description : "One 2-input NAND into 2-input NAND"
*      Equation    : X=(A1&A2)|!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21B_2 X  A1 A2 B
MNB N2 B VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.37u M=2
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.37u M=2
MNI1 X I1 N2 VSS nfet L=0.06u W=0.48u M=2
MPB X B VDD VDD pfet L=0.06u W=0.6u M=2
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.34u M=2
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.34u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21B_4
*      Description : "One 2-input NAND into 2-input NAND"
*      Equation    : X=(A1&A2)|!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21B_4 X  A1 A2 B
MNB N2 B VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.37u M=4
MNA1 I1 A1 N1 VSS nfet L=0.06u W=0.37u M=4
MNI1 X I1 N2 VSS nfet L=0.06u W=0.48u M=4
MPB X B VDD VDD pfet L=0.06u W=0.6u M=4
MPA2 I1 A2 VDD VDD pfet L=0.06u W=0.455u M=3
MPA1 I1 A1 VDD VDD pfet L=0.06u W=0.455u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21B_16
*      Description : "One 2-input NAND into 2-input NAND"
*      Equation    : X=(A1&A2)|!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21B_16 X  A1 A2 B
MNB N2 B VSS VSS nfet L=0.060u W=0.480u M=16
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.450u M=14
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.450u M=14
MNI1 X I1 N2 VSS nfet L=0.060u W=0.480u M=16
MPB X B VDD VDD pfet L=0.060u W=0.585u M=15
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.585u M=9
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.585u M=9
MPI1 X I1 VDD VDD pfet L=0.060u W=0.585u M=15
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21B_6
*      Description : "One 2-input NAND into 2-input NAND"
*      Equation    : X=(A1&A2)|!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21B_6 X  A1 A2 B
MNB N2 B VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.475u M=5
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.475u M=5
MNI1 X I1 N2 VSS nfet L=0.060u W=0.480u M=6
MPB X B VDD VDD pfet L=0.060u W=0.550u M=6
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.500u M=4
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.500u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO21B_8
*      Description : "One 2-input NAND into 2-input NAND"
*      Equation    : X=(A1&A2)|!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO21B_8 X  A1 A2 B
MNB N2 B VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.450u M=7
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.450u M=7
MNI1 X I1 N2 VSS nfet L=0.060u W=0.480u M=8
MPB X B VDD VDD pfet L=0.060u W=0.550u M=8
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.530u M=5
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.530u M=5
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO221_0P5
*      Description : "Two 2-input ANDs into 3 input OR"
*      Equation    : X=(A1&A2)|(B1&B2)|C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO221_0P5 X  A1 A2 B1 B2 C
MPC I1 C N4 VDD pfet L=0.060u W=0.260u M=1
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.260u M=1
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.260u M=1
MPA2 N4 A2 N1 VDD pfet L=0.060u W=0.260u M=1
MPA1 N4 A1 N1 VDD pfet L=0.060u W=0.260u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MNC I1 C VSS VSS nfet L=0.060u W=0.175u M=1
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.175u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNB1 I1 B1 N3 VSS nfet L=0.060u W=0.175u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO221_1
*      Description : "Two 2-input ANDs into 3 input OR"
*      Equation    : X=(A1&A2)|(B1&B2)|C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO221_1 X  A1 A2 B1 B2 C
MPC I1 C N4 VDD pfet L=0.06u W=0.59u M=1
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.59u M=1
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.59u M=1
MPA2 N4 A2 N1 VDD pfet L=0.06u W=0.59u M=1
MPA1 N4 A1 N1 VDD pfet L=0.06u W=0.59u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MNC I1 C VSS VSS nfet L=0.06u W=0.38u M=1
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.44u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.44u M=1
MNB1 I1 B1 N3 VSS nfet L=0.06u W=0.44u M=1
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.44u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO221_2
*      Description : "Two 2-input ANDs into 3 input OR"
*      Equation    : X=(A1&A2)|(B1&B2)|C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO221_2 X  A1 A2 B1 B2 C
MPC I1 C N4 VDD pfet L=0.06u W=0.59u M=2
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.59u M=2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.59u M=2
MPA2 N4 A2 N1 VDD pfet L=0.06u W=0.59u M=2
MPA1 N4 A1 N1 VDD pfet L=0.06u W=0.59u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MNC I1 C VSS VSS nfet L=0.06u W=0.38u M=2
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.44u M=2
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.44u M=2
MNB1 I1 B1 N3 VSS nfet L=0.06u W=0.44u M=2
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.44u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO221_4
*      Description : "Two 2-input ANDs into 3 input OR"
*      Equation    : X=(A1&A2)|(B1&B2)|C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO221_4 X  A1 A2 B1 B2 C
MPC I1 C N4 VDD pfet L=0.06u W=0.59u M=4
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.59u M=4
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.59u M=4
MPA2 N4 A2 N1 VDD pfet L=0.06u W=0.59u M=4
MPA1 N4 A1 N1 VDD pfet L=0.06u W=0.59u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MNC I1 C VSS VSS nfet L=0.06u W=0.38u M=4
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.44u M=4
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.44u M=4
MNB1 I1 B1 N3 VSS nfet L=0.06u W=0.44u M=4
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.44u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2222_1
*      Description : "4 NAND2s into a NAND4"
*      Equation    : X=(A1&A2)|(B1&B2)|(C1&C2)|(D1&D2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2222_1 X  A1 A2 B1 B2 C1 C2 D1 D2
MPC1 I3 C1 VDD VDD pfet L=0.060u W=0.330u M=1
MPB1 I2 B1 VDD VDD pfet L=0.060u W=0.330u M=1
MPB2 I2 B2 VDD VDD pfet L=0.060u W=0.330u M=1
MPC2 I3 C2 VDD VDD pfet L=0.060u W=0.330u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.330u M=1
MPD2 I4 D2 VDD VDD pfet L=0.060u W=0.330u M=1
MPI4 X I4 VDD VDD pfet L=0.060u W=0.485u M=1
MPI3 X I3 VDD VDD pfet L=0.060u W=0.485u M=1
MPI2 X I2 VDD VDD pfet L=0.060u W=0.485u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.485u M=1
MPD1 I4 D1 VDD VDD pfet L=0.060u W=0.330u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.330u M=1
MNB1 I2 B1 NB VSS nfet L=0.060u W=0.395u M=1
MNC1 I3 C1 NC VSS nfet L=0.060u W=0.395u M=1
MNC2 NC C2 VSS VSS nfet L=0.060u W=0.395u M=1
MNB2 NB B2 VSS VSS nfet L=0.060u W=0.395u M=1
MND1 I4 D1 ND VSS nfet L=0.060u W=0.395u M=1
MNI3 N2 I3 N3 VSS nfet L=0.060u W=0.480u M=1
MNI2 N1 I2 N2 VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 N1 VSS nfet L=0.060u W=0.480u M=1
MNI4 N3 I4 VSS VSS nfet L=0.060u W=0.480u M=1
MND2 ND D2 VSS VSS nfet L=0.060u W=0.395u M=1
MNA1 I1 A1 NA VSS nfet L=0.060u W=0.395u M=1
MNA2 NA A2 VSS VSS nfet L=0.060u W=0.395u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2222_2
*      Description : "4 NAND2s into a NAND4"
*      Equation    : X=(A1&A2)|(B1&B2)|(C1&C2)|(D1&D2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2222_2 X  A1 A2 B1 B2 C1 C2 D1 D2
MPC1 I3 C1 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1 I2 B1 VDD VDD pfet L=0.060u W=0.600u M=1
MPB2 I2 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPC2 I3 C2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
MPD2 I4 D2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI4 X I4 VDD VDD pfet L=0.060u W=0.485u M=2
MPI3 X I3 VDD VDD pfet L=0.060u W=0.485u M=2
MPI2 X I2 VDD VDD pfet L=0.060u W=0.485u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.485u M=2
MPD1 I4 D1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MNB1 I2 B1 NB VSS nfet L=0.060u W=0.370u M=2
MNC1 I3 C1 NC VSS nfet L=0.060u W=0.370u M=2
MNC2 NC C2 VSS VSS nfet L=0.060u W=0.370u M=2
MNB2 NB B2 VSS VSS nfet L=0.060u W=0.370u M=2
MND1 I4 D1 ND VSS nfet L=0.060u W=0.370u M=2
MNI3 N2 I3 N3 VSS nfet L=0.060u W=0.480u M=2
MNI2 N1 I2 N2 VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 N1 VSS nfet L=0.060u W=0.480u M=2
MNI4 N3 I4 VSS VSS nfet L=0.060u W=0.480u M=2
MND2 ND D2 VSS VSS nfet L=0.060u W=0.370u M=2
MNA1 I1 A1 NA VSS nfet L=0.060u W=0.370u M=2
MNA2 NA A2 VSS VSS nfet L=0.060u W=0.370u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2222_4
*      Description : "4 NAND2s into a NAND4"
*      Equation    : X=(A1&A2)|(B1&B2)|(C1&C2)|(D1&D2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2222_4 X  A1 A2 B1 B2 C1 C2 D1 D2
MPC1 I3 C1 VDD VDD pfet L=0.060u W=0.600u M=2
MPB1 I2 B1 VDD VDD pfet L=0.060u W=0.600u M=2
MPB2 I2 B2 VDD VDD pfet L=0.060u W=0.600u M=2
MPC2 I3 C2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
MPD2 I4 D2 VDD VDD pfet L=0.060u W=0.600u M=2
MPI4 X I4 VDD VDD pfet L=0.060u W=0.485u M=4
MPI3 X I3 VDD VDD pfet L=0.060u W=0.485u M=4
MPI2 X I2 VDD VDD pfet L=0.060u W=0.485u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.485u M=4
MPD1 I4 D1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MNB1 I2 B1 NB VSS nfet L=0.060u W=0.475u M=3
MNC1 I3 C1 NC VSS nfet L=0.060u W=0.480u M=1
MNC2 NC C2 VSS VSS nfet L=0.060u W=0.475u M=3
MNB2 NB B2 VSS VSS nfet L=0.060u W=0.480u M=1
MND1 I4 D1 ND VSS nfet L=0.060u W=0.480u M=1
MNI3 N2 I3 N3 VSS nfet L=0.060u W=0.480u M=4
MNI2 N1 I2 N2 VSS nfet L=0.060u W=0.480u M=4
MNI1 X I1 N1 VSS nfet L=0.060u W=0.480u M=4
MNI4 N3 I4 VSS VSS nfet L=0.060u W=0.480u M=4
MND2 ND D2 VSS VSS nfet L=0.060u W=0.475u M=3
MNA1 I1 A1 NA VSS nfet L=0.060u W=0.475u M=3
MNA2 NA A2 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO222_1
*      Description : "Three 2-input ANDs into 3-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)|(C1&C2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO222_1 X  A1 A2 B1 B2 C1 C2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.330u M=1
MPB2 I2 B2 VDD VDD pfet L=0.060u W=0.330u M=1
MPB1 I2 B1 VDD VDD pfet L=0.060u W=0.330u M=1
MPC2 I3 C2 VDD VDD pfet L=0.060u W=0.330u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.500u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.330u M=1
MPC1 I3 C1 VDD VDD pfet L=0.060u W=0.330u M=1
MPI2 X I2 VDD VDD pfet L=0.060u W=0.500u M=1
MPI3 X I3 VDD VDD pfet L=0.060u W=0.500u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.380u M=1
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.380u M=1
MNB2 N2 B2 VSS VSS nfet L=0.060u W=0.380u M=1
MNB1 I2 B1 N2 VSS nfet L=0.060u W=0.380u M=1
MNI3 N5 I3 VSS VSS nfet L=0.060u W=0.480u M=1
MNC2 N3 C2 VSS VSS nfet L=0.060u W=0.380u M=1
MNC1 I3 C1 N3 VSS nfet L=0.060u W=0.380u M=1
MNI1 X I1 N4 VSS nfet L=0.060u W=0.480u M=1
MNI2 N4 I2 N5 VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO222_2
*      Description : "Three 2-input ANDs into 3-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)|(C1&C2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO222_2 X  A1 A2 B1 B2 C1 C2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
MPB2 I2 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1 I2 B1 VDD VDD pfet L=0.060u W=0.600u M=1
MPC2 I3 C2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.500u M=2
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPC1 I3 C1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2 X I2 VDD VDD pfet L=0.060u W=0.500u M=2
MPI3 X I3 VDD VDD pfet L=0.060u W=0.500u M=2
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.355u M=2
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.355u M=2
MNB2 N2 B2 VSS VSS nfet L=0.060u W=0.355u M=2
MNB1 I2 B1 N2 VSS nfet L=0.060u W=0.355u M=2
MNI3 N5 I3 VSS VSS nfet L=0.060u W=0.480u M=2
MNC2 N3 C2 VSS VSS nfet L=0.060u W=0.355u M=2
MNC1 I3 C1 N3 VSS nfet L=0.060u W=0.355u M=2
MNI1 X I1 N4 VSS nfet L=0.060u W=0.480u M=2
MNI2 N4 I2 N5 VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO222_4
*      Description : "Three 2-input ANDs into 3-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)|(C1&C2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO222_4 X  A1 A2 B1 B2 C1 C2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
MPB2 I2 B2 VDD VDD pfet L=0.060u W=0.600u M=2
MPB1 I2 B1 VDD VDD pfet L=0.060u W=0.600u M=2
MPC2 I3 C2 VDD VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.500u M=4
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPC1 I3 C1 VDD VDD pfet L=0.060u W=0.600u M=2
MPI2 X I2 VDD VDD pfet L=0.060u W=0.500u M=4
MPI3 X I3 VDD VDD pfet L=0.060u W=0.500u M=4
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.340u M=4
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.460u M=3
MNB2 N2 B2 VSS VSS nfet L=0.060u W=0.460u M=3
MNB1 I2 B1 N2 VSS nfet L=0.060u W=0.340u M=4
MNI3 N5 I3 VSS VSS nfet L=0.060u W=0.480u M=4
MNC2 N3 C2 VSS VSS nfet L=0.060u W=0.460u M=3
MNC1 I3 C1 N3 VSS nfet L=0.060u W=0.340u M=4
MNI1 X I1 N4 VSS nfet L=0.060u W=0.480u M=4
MNI2 N4 I2 N5 VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO222_6
*      Description : "Three 2-input ANDs into 3-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)|(C1&C2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO222_6 X  A1 A2 B1 B2 C1 C2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.580u M=3
MPB2 I2 B2 VDD VDD pfet L=0.060u W=0.580u M=3
MPB1 I2 B1 VDD VDD pfet L=0.060u W=0.580u M=3
MPC2 I3 C2 VDD VDD pfet L=0.060u W=0.580u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=5
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.580u M=3
MPC1 I3 C1 VDD VDD pfet L=0.060u W=0.580u M=3
MPI2 X I2 VDD VDD pfet L=0.060u W=0.600u M=5
MPI3 X I3 VDD VDD pfet L=0.060u W=0.600u M=5
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=4
MNB2 N2 B2 VSS VSS nfet L=0.060u W=0.480u M=4
MNB1 I2 B1 N2 VSS nfet L=0.060u W=0.480u M=4
MNI3 N5 I3 VSS VSS nfet L=0.060u W=0.480u M=6
MNC2 N3 C2 VSS VSS nfet L=0.060u W=0.480u M=4
MNC1 I3 C1 N3 VSS nfet L=0.060u W=0.480u M=4
MNI1 X I1 N4 VSS nfet L=0.060u W=0.480u M=6
MNI2 N4 I2 N5 VSS nfet L=0.060u W=0.480u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO22_1
*      Description : "Two 2-input ANDs into 2-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO22_1 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.58u M=1
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.58u M=1
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.58u M=1
MPA2 I1 A2 N1 VDD pfet L=0.06u W=0.58u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.44u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.44u M=1
MNB1 I1 B1 N3 VSS nfet L=0.06u W=0.44u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.44u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO22_2
*      Description : "Two 2-input ANDs into 2-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO22_2 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.58u M=2
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.58u M=2
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.58u M=2
MPA2 I1 A2 N1 VDD pfet L=0.06u W=0.58u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.44u M=2
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.44u M=2
MNB1 I1 B1 N3 VSS nfet L=0.06u W=0.44u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.44u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO22_4
*      Description : "Two 2-input ANDs into 2-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO22_4 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.58u M=4
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.58u M=4
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.58u M=4
MPA2 I1 A2 N1 VDD pfet L=0.06u W=0.58u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.44u M=4
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.44u M=4
MNB1 I1 B1 N3 VSS nfet L=0.06u W=0.44u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.44u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO22_DG_1
*      Description : "Two 2-input ANDs into 2-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO22_DG_1 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.245u M=1
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.245u M=1
MPA2 I1 A2 N1 VDD pfet L=0.060u W=0.245u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.220u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNB1 I1 B1 N3 VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.220u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO22_DG_10
*      Description : "Two 2-input ANDs into 2-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO22_DG_10 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.500u M=3
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.500u M=3
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.500u M=3
MPA2 I1 A2 N1 VDD pfet L=0.060u W=0.500u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=10
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.400u M=3
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.400u M=3
MNB1 I1 B1 N3 VSS nfet L=0.060u W=0.400u M=3
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=10
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.400u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO22_DG_2
*      Description : "Two 2-input ANDs into 2-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO22_DG_2 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.300u M=1
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 I1 A2 N1 VDD pfet L=0.060u W=0.300u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.240u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNB1 I1 B1 N3 VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO22_DG_3
*      Description : "Two 2-input ANDs into 2-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO22_DG_3 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.445u M=1
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.445u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.445u M=1
MPA2 I1 A2 N1 VDD pfet L=0.060u W=0.445u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=3
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.355u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNB1 I1 B1 N3 VSS nfet L=0.060u W=0.355u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.355u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO22_DG_4
*      Description : "Two 2-input ANDs into 2-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO22_DG_4 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 I1 A2 N1 VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.480u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 I1 B1 N3 VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO22_DG_8
*      Description : "Two 2-input ANDs into 2-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO22_DG_8 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=2
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 I1 A2 N1 VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.480u M=2
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNB1 I1 B1 N3 VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO22_8
*      Description : "Two 2-input ANDs into 2-input OR"
*      Equation    : X=(A1&A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO22_8 X  A1 A2 B1 B2
MPB2 I2 B2 VDD VDD pfet L=0.060u W=0.550u M=5
MPB1 I2 B1 VDD VDD pfet L=0.060u W=0.550u M=5
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.550u M=5
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=8
MPI2 X I2 VDD VDD pfet L=0.060u W=0.550u M=8
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.550u M=5
MNB2 N2 B2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA1 I1 A1 N1 VSS nfet L=0.060u W=0.480u M=6
MNB1 I2 B1 N2 VSS nfet L=0.060u W=0.480u M=6
MNI1 X I1 N3 VSS nfet L=0.060u W=0.480u M=8
MNI2 N3 I2 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2BB2_0P5
*      Description : "One 2-input NOR, and one 2-input AND, into a 2-input OR"
*      Equation    : X=(!A1&!A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2BB2_0P5 X  A1 A2 B1 B2
MNB2 N1 B2 VSS VSS nfet L=0.060u W=0.175u M=1
MNB1 I1 B1 N1 VSS nfet L=0.060u W=0.175u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 N3 VSS nfet L=0.060u W=0.240u M=1
MPB1 I1 B1 VDD VDD pfet L=0.060u W=0.155u M=1
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N2 VDD pfet L=0.060u W=0.300u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPB2 I1 B2 VDD VDD pfet L=0.060u W=0.155u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2BB2_1
*      Description : "One 2-input NOR, and one 2-input AND, into a 2-input OR"
*      Equation    : X=(!A1&!A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2BB2_1 X  A1 A2 B1 B2
MNB2 N1 B2 VSS VSS nfet L=0.06u W=0.35u M=1
MNB1 I1 B1 N1 VSS nfet L=0.06u W=0.35u M=1
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.47u M=1
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.47u M=1
MNI1 X I1 N3 VSS nfet L=0.06u W=0.47u M=1
MPB1 I1 B1 VDD VDD pfet L=0.06u W=0.33u M=1
MPA2 N2 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 N2 VDD pfet L=0.06u W=0.6u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPB2 I1 B2 VDD VDD pfet L=0.06u W=0.33u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2BB2_2
*      Description : "One 2-input NOR, and one 2-input AND, into a 2-input OR"
*      Equation    : X=(!A1&!A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2BB2_2 X  A1 A2 B1 B2
MNB2 N1 B2 VSS VSS nfet L=0.06u W=0.35u M=2
MNB1 I1 B1 N1 VSS nfet L=0.06u W=0.35u M=2
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.47u M=2
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.47u M=2
MNI1 X I1 N3 VSS nfet L=0.06u W=0.47u M=2
MPB1 I1 B1 VDD VDD pfet L=0.06u W=0.33u M=2
MPA2 N2 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 N2 VDD pfet L=0.06u W=0.6u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPB2 I1 B2 VDD VDD pfet L=0.06u W=0.33u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2BB2_4
*      Description : "One 2-input NOR, and one 2-input AND, into a 2-input OR"
*      Equation    : X=(!A1&!A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2BB2_4 X  A1 A2 B1 B2
MNB2 N1 B2 VSS VSS nfet L=0.06u W=0.465u M=3
MNB1 I1 B1 N1 VSS nfet L=0.06u W=0.465u M=3
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.47u M=4
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.47u M=4
MNI1 X I1 N3 VSS nfet L=0.06u W=0.47u M=4
MPB1 I1 B1 VDD VDD pfet L=0.06u W=0.44u M=3
MPA2 N2 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 N2 VDD pfet L=0.06u W=0.6u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPB2 I1 B2 VDD VDD pfet L=0.06u W=0.44u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2BB2_8
*      Description : "One 2-input NOR, and one 2-input AND, into a 2-input OR"
*      Equation    : X=(!A1&!A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2BB2_8 X  A1 A2 B1 B2
MNB2 N1 B2 VSS VSS nfet L=0.060u W=0.480u M=4
MNB1 I1 B1 N1 VSS nfet L=0.060u W=0.480u M=4
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 N3 VSS nfet L=0.060u W=0.480u M=8
MPB1 I1 B1 VDD VDD pfet L=0.060u W=0.600u M=3
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=8
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPB2 I1 B2 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2BB2_DG_1
*      Description : "One 2-input NOR, and one 2-input AND, into a 2-input OR"
*      Equation    : X=(!A1&!A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2BB2_DG_1 X  A1 A2 B1 B2
MNB2 N1 B2 VSS VSS nfet L=0.060u W=0.220u M=1
MNB1 I1 B1 N1 VSS nfet L=0.060u W=0.220u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 N3 VSS nfet L=0.060u W=0.480u M=1
MPB1 I1 B1 VDD VDD pfet L=0.060u W=0.245u M=1
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPB2 I1 B2 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2BB2_DG_2
*      Description : "One 2-input NOR, and one 2-input AND, into a 2-input OR"
*      Equation    : X=(!A1&!A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2BB2_DG_2 X  A1 A2 B1 B2
MNB2 N1 B2 VSS VSS nfet L=0.060u W=0.240u M=1
MNB1 I1 B1 N1 VSS nfet L=0.060u W=0.240u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 N3 VSS nfet L=0.060u W=0.480u M=2
MPB1 I1 B1 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPB2 I1 B2 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2BB2_DG_4
*      Description : "One 2-input NOR, and one 2-input AND, into a 2-input OR"
*      Equation    : X=(!A1&!A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2BB2_DG_4 X  A1 A2 B1 B2
MNB2 N1 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 I1 B1 N1 VSS nfet L=0.060u W=0.480u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=4
MNI1 X I1 N3 VSS nfet L=0.060u W=0.480u M=4
MPB1 I1 B1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPB2 I1 B2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO2BB2_DG_8
*      Description : "One 2-input NOR, and one 2-input AND, into a 2-input OR"
*      Equation    : X=(!A1&!A2)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO2BB2_DG_8 X  A1 A2 B1 B2
MNB2 N1 B2 VSS VSS nfet L=0.060u W=0.480u M=2
MNB1 I1 B1 N1 VSS nfet L=0.060u W=0.480u M=2
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 N3 VSS nfet L=0.060u W=0.480u M=8
MPB1 I1 B1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=8
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPB2 I1 B2 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO31_0P5
*      Description : "One 3-input AND into 2-input OR"
*      Equation    : X=(A1&A2&A3)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO31_0P5 X  A1 A2 A3 B
MPB I1 B N1 VDD pfet L=0.060u W=0.250u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.250u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.250u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.250u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MNB I1 B VSS VSS nfet L=0.060u W=0.175u M=1
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.190u M=1
MNA2 N2 A2 N3 VSS nfet L=0.060u W=0.190u M=1
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.190u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO31_1
*      Description : "One 3-input AND into 2-input OR"
*      Equation    : X=(A1&A2&A3)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO31_1 X  A1 A2 A3 B
MPB I1 B N1 VDD pfet L=0.06u W=0.59u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.59u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=1
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.59u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MNB I1 B VSS VSS nfet L=0.06u W=0.36u M=1
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.47u M=1
MNA2 N2 A2 N3 VSS nfet L=0.06u W=0.47u M=1
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.47u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO31_2
*      Description : "One 3-input AND into 2-input OR"
*      Equation    : X=(A1&A2&A3)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO31_2 X  A1 A2 A3 B
MPB I1 B N1 VDD pfet L=0.06u W=0.59u M=2
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.59u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=2
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.59u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MNB I1 B VSS VSS nfet L=0.06u W=0.36u M=2
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.47u M=2
MNA2 N2 A2 N3 VSS nfet L=0.06u W=0.47u M=2
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.47u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO31_4
*      Description : "One 3-input AND into 2-input OR"
*      Equation    : X=(A1&A2&A3)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO31_4 X  A1 A2 A3 B
MPB I1 B N1 VDD pfet L=0.06u W=0.59u M=4
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.59u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=4
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.59u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MNB I1 B VSS VSS nfet L=0.06u W=0.48u M=3
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.47u M=4
MNA2 N2 A2 N3 VSS nfet L=0.06u W=0.47u M=4
MNA1 I1 A1 N2 VSS nfet L=0.06u W=0.47u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO31_8
*      Description : "One 3-input AND into 2-input OR"
*      Equation    : X=(A1&A2&A3)|B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO31_8 X  A1 A2 A3 B
MPB I1 B N1 VDD pfet L=0.060u W=0.575u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.575u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.575u M=8
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.575u M=8
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MNB I1 B VSS VSS nfet L=0.060u W=0.430u M=7
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 N2 A2 N3 VSS nfet L=0.060u W=0.480u M=8
MNA1 I1 A1 N2 VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO32_0P5
*      Description : "One 3-input AND one 2-input AND into 2-input OR"
*      Equation    : X=(A1&A2&A3)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO32_0P5 X  A1 A2 A3 B1 B2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 I1 A1 N3 VSS nfet L=0.060u W=0.195u M=1
MNA3 N4 A3 VSS VSS nfet L=0.060u W=0.195u M=1
MNA2 N3 A2 N4 VSS nfet L=0.060u W=0.195u M=1
MNB2 N2 B2 VSS VSS nfet L=0.060u W=0.190u M=1
MNB1 I1 B1 N2 VSS nfet L=0.060u W=0.190u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPB2 I1 B2 N1 VDD pfet L=0.060u W=0.210u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.210u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.210u M=1
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.210u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.210u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO32_1
*      Description : "One 3-input AND one 2-input AND into 2-input OR"
*      Equation    : X=(A1&A2&A3)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO32_1 X  A1 A2 A3 B1 B2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 I1 A1 N3 VSS nfet L=0.06u W=0.47u M=1
MNA3 N4 A3 VSS VSS nfet L=0.06u W=0.47u M=1
MNA2 N3 A2 N4 VSS nfet L=0.06u W=0.47u M=1
MNB2 N2 B2 VSS VSS nfet L=0.06u W=0.47u M=1
MNB1 I1 B1 N2 VSS nfet L=0.06u W=0.47u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPB2 I1 B2 N1 VDD pfet L=0.06u W=0.54u M=1
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.54u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.54u M=1
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.54u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.54u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO32_2
*      Description : "One 3-input AND one 2-input AND into 2-input OR"
*      Equation    : X=(A1&A2&A3)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO32_2 X  A1 A2 A3 B1 B2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 I1 A1 N3 VSS nfet L=0.06u W=0.47u M=2
MNA3 N4 A3 VSS VSS nfet L=0.06u W=0.47u M=2
MNA2 N3 A2 N4 VSS nfet L=0.06u W=0.47u M=2
MNB2 N2 B2 VSS VSS nfet L=0.06u W=0.47u M=2
MNB1 I1 B1 N2 VSS nfet L=0.06u W=0.47u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPB2 I1 B2 N1 VDD pfet L=0.06u W=0.54u M=2
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.54u M=2
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.54u M=2
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.54u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.54u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO32_4
*      Description : "One 3-input AND one 2-input AND into 2-input OR"
*      Equation    : X=(A1&A2&A3)|(B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO32_4 X  A1 A2 A3 B1 B2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNA1 I1 A1 N3 VSS nfet L=0.06u W=0.47u M=4
MNA3 N4 A3 VSS VSS nfet L=0.06u W=0.47u M=4
MNA2 N3 A2 N4 VSS nfet L=0.06u W=0.47u M=4
MNB2 N2 B2 VSS VSS nfet L=0.06u W=0.47u M=4
MNB1 I1 B1 N2 VSS nfet L=0.06u W=0.47u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPB2 I1 B2 N1 VDD pfet L=0.06u W=0.54u M=4
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.54u M=4
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.54u M=4
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.54u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.54u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO33_1
*      Description : "Two 3-input ANDs into a 2-input OR"
*      Equation    : X=(A1&A2&A3)|(B1&B2&B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO33_1 X  A1 A2 A3 B1 B2 B3
MNB2 net31 B2 net34 VSS nfet L=0.060u W=0.365u M=1
MNB3 net34 B3 VSS VSS nfet L=0.060u W=0.365u M=1
MNB1 I2 B1 net31 VSS nfet L=0.060u W=0.365u M=1
MNA2 net40 A2 net46 VSS nfet L=0.060u W=0.365u M=1
MNI2 net43 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3 net46 A3 VSS VSS nfet L=0.060u W=0.365u M=1
MNI1 X I1 net43 VSS nfet L=0.060u W=0.480u M=1
MNA1 I1 A1 net40 VSS nfet L=0.060u W=0.365u M=1
MPB2 I2 B2 VDD VDD pfet L=0.060u W=0.295u M=1
MPB3 I2 B3 VDD VDD pfet L=0.060u W=0.295u M=1
MPB1 I2 B1 VDD VDD pfet L=0.060u W=0.295u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.295u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.295u M=1
MPI2 X I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.295u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO33_2
*      Description : "Two 3-input ANDs into a 2-input OR"
*      Equation    : X=(A1&A2&A3)|(B1&B2&B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO33_2 X  A1 A2 A3 B1 B2 B3
MNB2 net31 B2 net34 VSS nfet L=0.060u W=0.340u M=2
MNB3 net34 B3 VSS VSS nfet L=0.060u W=0.340u M=2
MNB1 I2 B1 net31 VSS nfet L=0.060u W=0.340u M=2
MNA2 net40 A2 net46 VSS nfet L=0.060u W=0.340u M=2
MNI2 net43 I2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA3 net46 A3 VSS VSS nfet L=0.060u W=0.340u M=2
MNI1 X I1 net43 VSS nfet L=0.060u W=0.480u M=2
MNA1 I1 A1 net40 VSS nfet L=0.060u W=0.340u M=2
MPB2 I2 B2 VDD VDD pfet L=0.060u W=0.560u M=1
MPB3 I2 B3 VDD VDD pfet L=0.060u W=0.560u M=1
MPB1 I2 B1 VDD VDD pfet L=0.060u W=0.560u M=1
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.560u M=1
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.560u M=1
MPI2 X I2 VDD VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.560u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AO33_4
*      Description : "Two 3-input ANDs into a 2-input OR"
*      Equation    : X=(A1&A2&A3)|(B1&B2&B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AO33_4 X  A1 A2 A3 B1 B2 B3
MNB2 net31 B2 net34 VSS nfet L=0.060u W=0.435u M=3
MNB3 net34 B3 VSS VSS nfet L=0.060u W=0.435u M=3
MNB1 I2 B1 net31 VSS nfet L=0.060u W=0.435u M=3
MNA2 net40 A2 net46 VSS nfet L=0.060u W=0.435u M=3
MNI2 net43 I2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA3 net46 A3 VSS VSS nfet L=0.060u W=0.435u M=3
MNI1 X I1 net43 VSS nfet L=0.060u W=0.480u M=4
MNA1 I1 A1 net40 VSS nfet L=0.060u W=0.435u M=3
MPB2 I2 B2 VDD VDD pfet L=0.060u W=0.530u M=2
MPB3 I2 B3 VDD VDD pfet L=0.060u W=0.530u M=2
MPB1 I2 B1 VDD VDD pfet L=0.060u W=0.530u M=2
MPA2 I1 A2 VDD VDD pfet L=0.060u W=0.530u M=2
MPA3 I1 A3 VDD VDD pfet L=0.060u W=0.530u M=2
MPI2 X I2 VDD VDD pfet L=0.060u W=0.600u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 I1 A1 VDD VDD pfet L=0.060u W=0.530u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOA211_DG_1
*      Description : "One 2-input AND into 2-input OR into 2-input AND"
*      Equation    : X=((A1&A2)|B)&C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOA211_DG_1 X  A1 A2 B C
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNC1 I1 C N2 VSS nfet L=0.060u W=0.220u M=1
MNB1 N2 B VSS VSS nfet L=0.060u W=0.220u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.220u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPC1 I1 C VDD VDD pfet L=0.060u W=0.245u M=1
MPB1 I1 B N1 VDD pfet L=0.060u W=0.245u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOA211_DG_2
*      Description : "One 2-input AND into 2-input OR into 2-input AND"
*      Equation    : X=((A1&A2)|B)&C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOA211_DG_2 X  A1 A2 B C
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNC1 I1 C N2 VSS nfet L=0.060u W=0.240u M=1
MNB1 N2 B VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.240u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPC1 I1 C VDD VDD pfet L=0.060u W=0.300u M=1
MPB1 I1 B N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOA211_DG_4
*      Description : "One 2-input AND into 2-input OR into 2-input AND"
*      Equation    : X=((A1&A2)|B)&C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOA211_DG_4 X  A1 A2 B C
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNC1 I1 C N2 VSS nfet L=0.060u W=0.480u M=1
MNB1 N2 B VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPC1 I1 C VDD VDD pfet L=0.060u W=0.600u M=1
MPB1 I1 B N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOA211_DG_8
*      Description : "One 2-input AND into 2-input OR into 2-input AND"
*      Equation    : X=((A1&A2)|B)&C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOA211_DG_8 X  A1 A2 B C
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNC1 I1 C N2 VSS nfet L=0.060u W=0.480u M=2
MNB1 N2 B VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.480u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPC1 I1 C VDD VDD pfet L=0.060u W=0.600u M=2
MPB1 I1 B N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_1
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_1 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.06u W=0.48u M=1
MNB N2 B VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 N2 A1 N3 VSS nfet L=0.06u W=0.48u M=1
MPC X C VDD VDD pfet L=0.06u W=0.58u M=1
MPB X B N1 VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_2
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_2 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.06u W=0.48u M=2
MNB N2 B VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 N2 A1 N3 VSS nfet L=0.06u W=0.48u M=2
MPC X C VDD VDD pfet L=0.06u W=0.58u M=2
MPB X B N1 VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_3
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_3 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.06u W=0.48u M=3
MNB N2 B VSS VSS nfet L=0.06u W=0.48u M=3
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=3
MNA1 N2 A1 N3 VSS nfet L=0.06u W=0.48u M=3
MPC X C VDD VDD pfet L=0.06u W=0.58u M=3
MPB X B N1 VDD pfet L=0.06u W=0.6u M=3
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=3
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_4
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_4 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.06u W=0.48u M=4
MNB N2 B VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNA1 N2 A1 N3 VSS nfet L=0.06u W=0.48u M=4
MPC X C VDD VDD pfet L=0.06u W=0.58u M=4
MPB X B N1 VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_6
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_6 X  A1 A2 B C
MNA2C6 N3C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C5 N2 A1 N3C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N3C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 N2 A1 N3C6 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N3C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C4 N2 A1 N3C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 N2 A1 N3C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N3C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 N2 A1 N3C3 VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N3C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNC X C N2 VSS nfet L=0.060u W=0.480u M=6
MNB N2 B VSS VSS nfet L=0.060u W=0.480u M=6
MNA2C1 N3C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 N2 A1 N3C1 VSS nfet L=0.060u W=0.480u M=1
MPC X C VDD VDD pfet L=0.060u W=0.575u M=6
MPB X B N1 VDD pfet L=0.060u W=0.600u M=6
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_8
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_8 X  A1 A2 B C
MNA2C8 N3C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C7 N2 A1 N3C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N3C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C8 N2 A1 N3C8 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N3C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C5 N2 A1 N3C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N3C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 N2 A1 N3C6 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N3C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C4 N2 A1 N3C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 N2 A1 N3C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N3C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 N2 A1 N3C3 VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N3C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNC X C N2 VSS nfet L=0.060u W=0.480u M=8
MNB N2 B VSS VSS nfet L=0.060u W=0.480u M=8
MNA2C1 N3C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 N2 A1 N3C1 VSS nfet L=0.060u W=0.480u M=1
MPC X C VDD VDD pfet L=0.060u W=0.575u M=8
MPB X B N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_0P5
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_0P5 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.060u W=0.240u M=1
MNB N2 B VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.240u M=1
MPC X C VDD VDD pfet L=0.060u W=0.285u M=1
MPB X B N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_0P75
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_0P75 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.060u W=0.355u M=1
MNB N2 B VSS VSS nfet L=0.060u W=0.355u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.355u M=1
MPC X C VDD VDD pfet L=0.060u W=0.430u M=1
MPB X B N1 VDD pfet L=0.060u W=0.445u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_G_0P5
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_G_0P5 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.060u W=0.240u M=1
MNB N2 B VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.240u M=1
MPC X C VDD VDD pfet L=0.060u W=0.300u M=1
MPB X B N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_G_0P75
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_G_0P75 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.060u W=0.355u M=1
MNB N2 B VSS VSS nfet L=0.060u W=0.355u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.355u M=1
MPC X C VDD VDD pfet L=0.060u W=0.445u M=1
MPB X B N1 VDD pfet L=0.060u W=0.445u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_G_1
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_G_1 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.060u W=0.480u M=1
MNB N2 B VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.480u M=1
MPC X C VDD VDD pfet L=0.060u W=0.600u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_G_2
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_G_2 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.060u W=0.480u M=2
MNB N2 B VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.480u M=2
MPC X C VDD VDD pfet L=0.060u W=0.600u M=2
MPB X B N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_G_3
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_G_3 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.060u W=0.480u M=3
MNB N2 B VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.480u M=3
MPC X C VDD VDD pfet L=0.060u W=0.600u M=3
MPB X B N1 VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOAI211_G_4
*      Description : "One 2-input AND into 2-input OR into 2-input NAND"
*      Equation    : X=!(((A1&A2)|B)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOAI211_G_4 X  A1 A2 B C
MNC X C N2 VSS nfet L=0.060u W=0.480u M=4
MNB N2 B VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 N2 A1 N3 VSS nfet L=0.060u W=0.480u M=4
MPC X C VDD VDD pfet L=0.060u W=0.600u M=4
MPB X B N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_0P5
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_0P5 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.06u W=0.225u M=1
MNB1 X B1 VSS VSS nfet L=0.06u W=0.225u M=1
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.24u M=1
MNA1 X A1 N3 VSS nfet L=0.06u W=0.24u M=1
MPB2 N2 B2 N1 VDD pfet L=0.06u W=0.3u M=1
MPB1 X B1 N2 VDD pfet L=0.06u W=0.3u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.3u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.3u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_1
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_1 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.06u W=0.45u M=1
MNB1 X B1 VSS VSS nfet L=0.06u W=0.45u M=1
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=1
MPB2 N2 B2 N1 VDD pfet L=0.06u W=0.6u M=1
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_2
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_2 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.06u W=0.45u M=2
MNB1 X B1 VSS VSS nfet L=0.06u W=0.45u M=2
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=2
MPB2 N2 B2 N1 VDD pfet L=0.06u W=0.6u M=2
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_3
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_3 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.06u W=0.45u M=3
MNB1 X B1 VSS VSS nfet L=0.06u W=0.45u M=3
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=3
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=3
MPB2 N2 B2 N1 VDD pfet L=0.06u W=0.6u M=3
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=3
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=3
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_4
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_4 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.06u W=0.45u M=4
MNB1 X B1 VSS VSS nfet L=0.06u W=0.45u M=4
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=4
MPB2 N2 B2 N1 VDD pfet L=0.06u W=0.6u M=4
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_0P75
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_0P75 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.270u M=1
MNB1 X B1 VSS VSS nfet L=0.060u W=0.270u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.305u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.305u M=1
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.445u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.445u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_12
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_12 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.435u M=10
MNB1 X B1 VSS VSS nfet L=0.060u W=0.435u M=10
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.445u M=11
MNA1 X A1 N3 VSS nfet L=0.060u W=0.445u M=11
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=12
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=12
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=12
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_6
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_6 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.36u M=6
MNB1 X B1 VSS VSS nfet L=0.060u W=0.435u M=5
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.405u M=6
MNA1 X A1 N3 VSS nfet L=0.060u W=0.405u M=6
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=6
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=6
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_8
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_8 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.415u M=7
MNB1 X B1 VSS VSS nfet L=0.060u W=0.415u M=7
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.465u M=7
MNA1 X A1 N3 VSS nfet L=0.060u W=0.465u M=7
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=8
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_G_0P5
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_G_0P5 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.240u M=1
MNB1 X B1 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.240u M=1
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.300u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_G_0P75
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_G_0P75 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.355u M=1
MNB1 X B1 VSS VSS nfet L=0.060u W=0.355u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.355u M=1
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.445u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.445u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_G_1
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_G_1 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 X B1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=1
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_G_2
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_G_2 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.480u M=2
MNB1 X B1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=2
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=2
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_G_3
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_G_3 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.480u M=3
MNB1 X B1 VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=3
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=3
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_G_4
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_G_4 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.480u M=4
MNB1 X B1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=4
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=4
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_G_5
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_G_5 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.480u M=5
MNB1 X B1 VSS VSS nfet L=0.060u W=0.480u M=5
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=5
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=5
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=5
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=5
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=5
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI211_G_8
*      Description : "One 2-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI211_G_8 X  A1 A2 B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.480u M=8
MNB1 X B1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=8
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=8
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_0P5
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_0P5 X  A1 A2 B
MNB X B VSS VSS nfet L=0.06u W=0.24u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.24u M=1
MNA1 X A1 N2 VSS nfet L=0.06u W=0.24u M=1
MPB X B N1 VDD pfet L=0.06u W=0.3u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.3u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.3u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_1
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_1 X  A1 A2 B
MNB X B VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=1
MPB X B N1 VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_2
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_2 X  A1 A2 B
MNB X B VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=2
MPB X B N1 VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_3
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_3 X  A1 A2 B
MNB X B VSS VSS nfet L=0.06u W=0.48u M=3
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=3
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=3
MPB X B N1 VDD pfet L=0.06u W=0.6u M=3
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=3
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_4
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_4 X  A1 A2 B
MNB X B VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=4
MPB X B N1 VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_16
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_16 X  A1 A2 B
MNA1C13 X A1 N2C13 VSS nfet L=0.060u W=0.480u M=1
MNA2C13 N2C13 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C14 X A1 N2C14 VSS nfet L=0.060u W=0.480u M=1
MNA2C14 N2C14 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C15 X A1 N2C15 VSS nfet L=0.060u W=0.480u M=1
MNA2C15 N2C15 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C12 X A1 N2C12 VSS nfet L=0.060u W=0.480u M=1
MNA2C12 N2C12 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C11 X A1 N2C11 VSS nfet L=0.060u W=0.480u M=1
MNA2C11 N2C11 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C10 X A1 N2C10 VSS nfet L=0.060u W=0.480u M=1
MNA2C10 N2C10 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C9 X A1 N2C9 VSS nfet L=0.060u W=0.480u M=1
MNA2C9 N2C9 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N2C8 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N2C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C16 X A1 N2C16 VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N2C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N2C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C16 N2C16 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N2C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNB X B VSS VSS nfet L=0.060u W=0.480u M=16
MNA2C1 N2C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=16
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=16
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_6
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_6 X  A1 A2 B
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N2C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNB X B VSS VSS nfet L=0.060u W=0.480u M=6
MNA2C1 N2C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=6
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_8
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_8 X  A1 A2 B
MNA1C8 X A1 N2C8 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N2C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N2C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N2C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N2C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNB X B VSS VSS nfet L=0.060u W=0.480u M=8
MNA2C1 N2C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_G_6
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_G_6 X  A1 A2 B
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N2C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNB X B VSS VSS nfet L=0.060u W=0.480u M=6
MNA2C1 N2C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=6
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_G_8
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_G_8 X  A1 A2 B
MNA1C8 X A1 N2C8 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N2C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N2C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N2C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N2C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNB X B VSS VSS nfet L=0.060u W=0.480u M=8
MNA2C1 N2C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_S_0P5
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_S_0P5 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.175u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.175u M=1
MPB X B N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_S_1
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_S_1 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.190u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.290u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.290u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_S_2
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_S_2 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.380u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.290u M=2
MNA1 X A1 N2 VSS nfet L=0.060u W=0.290u M=2
MPB X B N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_S_4
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_S_4 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.380u M=2
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.385u M=3
MNA1 X A1 N2 VSS nfet L=0.060u W=0.385u M=3
MPB X B N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_S_8
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_S_8 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.380u M=4
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.465u M=5
MNA1 X A1 N2 VSS nfet L=0.060u W=0.465u M=5
MPB X B N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_0P75
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_0P75 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.335u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.355u M=1
MPB X B N1 VDD pfet L=0.060u W=0.445u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_T_0P5
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_T_0P5 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.225u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.240u M=1
MPB X B N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_T_1
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_T_1 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.450u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_T_12
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_T_12 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.450u M=12
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=12
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=12
MPB X B N1 VDD pfet L=0.060u W=0.600u M=12
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=24
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=24
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_T_1P5
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_T_1P5 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.335u M=2
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.355u M=2
MNA1 X A1 N2 VSS nfet L=0.060u W=0.355u M=2
MPB X B N1 VDD pfet L=0.060u W=0.445u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_T_2
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_T_2 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060U W=0.450U M=2
MNA2 N2 A2 VSS VSS nfet L=0.060U W=0.480U M=2
MNA1 X A1 N2 VSS nfet L=0.060U W=0.480U M=2
MPB X B N1 VDD pfet L=0.060U W=0.600U M=2
MPA2 N1 A2 VDD VDD pfet L=0.060U W=0.600U M=4
MPA1 N1 A1 VDD VDD pfet L=0.060U W=0.600U M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_T_3
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_T_3 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.450u M=3
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=3
MPB X B N1 VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_T_4
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_T_4 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.450u M=4
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=4
MPB X B N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_T_6
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_T_6 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.450u M=6
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=6
MPB X B N1 VDD pfet L=0.060u W=0.600u M=6
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=12
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_T_8
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_T_8 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.450u M=8
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=8
MPB X B N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=16
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_G_0P5
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_G_0P5 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.240u M=1
MPB X B N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_G_0P75
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_G_0P75 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.355u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.355u M=1
MPB X B N1 VDD pfet L=0.060u W=0.445u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_G_1
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_G_1 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_G_2
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_G_2 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=2
MPB X B N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_G_3
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_G_3 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=3
MPB X B N1 VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21_G_4
*      Description : "One 2-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21_G_4 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=4
MPB X B N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21B_0P5
*      Description : "One 2-input AND into 2-input NOR (other input inverted)"
*      Equation    : X=!((A1&A2)|!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21B_0P5 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MNB I1 B VSS VSS nfet L=0.060u W=0.175u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.240u M=1
MPI1 X I1 N1 VDD pfet L=0.060u W=0.300u M=1
MPB I1 B VDD VDD pfet L=0.060u W=0.155u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21B_1
*      Description : "One 2-input AND into 2-input NOR (other input inverted)"
*      Equation    : X=!((A1&A2)|!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21B_1 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNB I1 B VSS VSS nfet L=0.06u W=0.25u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=1
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=1
MPB I1 B VDD VDD pfet L=0.06u W=0.27u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21B_2
*      Description : "One 2-input AND into 2-input NOR (other input inverted)"
*      Equation    : X=!((A1&A2)|!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21B_2 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNB I1 B VSS VSS nfet L=0.06u W=0.25u M=2
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=2
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=2
MPB I1 B VDD VDD pfet L=0.06u W=0.54u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21B_3
*      Description : "One 2-input AND into 2-input NOR (other input inverted)"
*      Equation    : X=!((A1&A2)|!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21B_3 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=3
MNB I1 B VSS VSS nfet L=0.06u W=0.375u M=2
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=3
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=3
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=3
MPB I1 B VDD VDD pfet L=0.06u W=0.405u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=3
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21B_4
*      Description : "One 2-input AND into 2-input NOR (other input inverted)"
*      Equation    : X=!((A1&A2)|!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21B_4 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNB I1 B VSS VSS nfet L=0.06u W=0.335u M=3
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=4
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=4
MPB I1 B VDD VDD pfet L=0.06u W=0.54u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI21B_8
*      Description : "One 2-input AND into 2-input NOR (other input inverted)"
*      Equation    : X=!((A1&A2)|!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI21B_8 X  A1 A2 B
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNB I1 B VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=8
MPI1 X I1 N1 VDD pfet L=0.060u W=0.600u M=8
MPB I1 B VDD VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI221_0P5
*      Description : "Two 2-input ANDs into 3-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI221_0P5 X  A1 A2 B1 B2 C
MPC X C N4 VDD pfet L=0.060u W=0.300u M=1
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.300u M=1
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2 N4 A2 N1 VDD pfet L=0.060u W=0.300u M=1
MPA1 N4 A1 N1 VDD pfet L=0.060u W=0.300u M=1
MNC X C VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.195u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.195u M=1
MNB1 X B1 N3 VSS nfet L=0.060u W=0.195u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.195u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI221_1
*      Description : "Two 2-input ANDs into 3-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI221_1 X  A1 A2 B1 B2 C
MPC X C N4 VDD pfet L=0.06u W=0.6u M=1
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.6u M=1
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA2 N4 A2 N1 VDD pfet L=0.06u W=0.6u M=1
MPA1 N4 A1 N1 VDD pfet L=0.06u W=0.6u M=1
MNC X C VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNB1 X B1 N3 VSS nfet L=0.06u W=0.48u M=1
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI221_2
*      Description : "Two 2-input ANDs into 3-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI221_2 X  A1 A2 B1 B2 C
MPC X C N4 VDD pfet L=0.06u W=0.6u M=2
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.6u M=2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA2 N4 A2 N1 VDD pfet L=0.06u W=0.6u M=2
MPA1 N4 A1 N1 VDD pfet L=0.06u W=0.6u M=2
MNC X C VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=2
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNB1 X B1 N3 VSS nfet L=0.06u W=0.48u M=2
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI221_4
*      Description : "Two 2-input ANDs into 3-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI221_4 X  A1 A2 B1 B2 C
MPC X C N4 VDD pfet L=0.06u W=0.6u M=4
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.6u M=4
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA2 N4 A2 N1 VDD pfet L=0.06u W=0.6u M=4
MPA1 N4 A1 N1 VDD pfet L=0.06u W=0.6u M=4
MNC X C VSS VSS nfet L=0.06u W=0.48u M=4
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=4
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNB1 X B1 N3 VSS nfet L=0.06u W=0.48u M=4
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI222_1
*      Description : "Three 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2)|(C1&C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI222_1 X  A1 A2 B1 B2 C1 C2
MPA2 X A2 N2 VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 N2 VDD pfet L=0.06u W=0.6u M=1
MPC1 N1 C1 VDD VDD pfet L=0.06u W=0.6u M=1
MPC2 N1 C2 VDD VDD pfet L=0.06u W=0.6u M=1
MPB2 N2 B2 N1 VDD pfet L=0.06u W=0.6u M=1
MPB1 N2 B1 N1 VDD pfet L=0.06u W=0.6u M=1
MNB2 N4 B2 VSS VSS nfet L=0.06u W=0.43u M=1
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.43u M=1
MNA1 X A1 N3 VSS nfet L=0.06u W=0.43u M=1
MNB1 X B1 N4 VSS nfet L=0.06u W=0.43u M=1
MNC1 X C1 N5 VSS nfet L=0.06u W=0.43u M=1
MNC2 N5 C2 VSS VSS nfet L=0.06u W=0.43u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI222_2
*      Description : "Three 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2)|(C1&C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI222_2 X  A1 A2 B1 B2 C1 C2
MPA2 X A2 N2 VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 N2 VDD pfet L=0.06u W=0.6u M=2
MPC1 N1 C1 VDD VDD pfet L=0.06u W=0.6u M=2
MPC2 N1 C2 VDD VDD pfet L=0.06u W=0.6u M=2
MPB2 N2 B2 N1 VDD pfet L=0.06u W=0.6u M=2
MPB1 N2 B1 N1 VDD pfet L=0.06u W=0.6u M=2
MNB2 N4 B2 VSS VSS nfet L=0.06u W=0.43u M=2
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.43u M=2
MNA1 X A1 N3 VSS nfet L=0.06u W=0.43u M=2
MNB1 X B1 N4 VSS nfet L=0.06u W=0.43u M=2
MNC1 X C1 N5 VSS nfet L=0.06u W=0.43u M=2
MNC2 N5 C2 VSS VSS nfet L=0.06u W=0.43u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI222_4
*      Description : "Three 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2)|(C1&C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI222_4 X  A1 A2 B1 B2 C1 C2
MPA2 X A2 N2 VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 N2 VDD pfet L=0.06u W=0.6u M=4
MPC1 N1 C1 VDD VDD pfet L=0.06u W=0.6u M=4
MPC2 N1 C2 VDD VDD pfet L=0.06u W=0.6u M=4
MPB2 N2 B2 N1 VDD pfet L=0.06u W=0.6u M=4
MPB1 N2 B1 N1 VDD pfet L=0.06u W=0.6u M=4
MNB2 N4 B2 VSS VSS nfet L=0.06u W=0.43u M=4
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.43u M=4
MNA1 X A1 N3 VSS nfet L=0.06u W=0.43u M=4
MNB1 X B1 N4 VSS nfet L=0.06u W=0.43u M=4
MNC1 X C1 N5 VSS nfet L=0.06u W=0.43u M=4
MNC2 N5 C2 VSS VSS nfet L=0.06u W=0.43u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI222_0P5
*      Description : "Three 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2)|(C1&C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI222_0P5 X  A1 A2 B1 B2 C1 C2
MPA2 X A2 N2 VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N2 VDD pfet L=0.060u W=0.300u M=1
MPC1 N1 C1 VDD VDD pfet L=0.060u W=0.300u M=1
MPC2 N1 C2 VDD VDD pfet L=0.060u W=0.300u M=1
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.300u M=1
MPB1 N2 B1 N1 VDD pfet L=0.060u W=0.300u M=1
MNB2 N4 B2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.220u M=1
MNB1 X B1 N4 VSS nfet L=0.060u W=0.220u M=1
MNC1 X C1 N5 VSS nfet L=0.060u W=0.220u M=1
MNC2 N5 C2 VSS VSS nfet L=0.060u W=0.220u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI222_3
*      Description : "Three 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2)|(C1&C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI222_3 X  A1 A2 B1 B2 C1 C2
MPA2 X A2 N2 VDD pfet L=0.060u W=0.600u M=3
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=3
MPC1 N1 C1 VDD VDD pfet L=0.060u W=0.600u M=3
MPC2 N1 C2 VDD VDD pfet L=0.060u W=0.600u M=3
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=3
MPB1 N2 B1 N1 VDD pfet L=0.060u W=0.600u M=3
MNB2 N4 B2 VSS VSS nfet L=0.060u W=0.350u M=3
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.350u M=3
MNA1 X A1 N3 VSS nfet L=0.060u W=0.350u M=3
MNB1 X B1 N4 VSS nfet L=0.060u W=0.350u M=3
MNC1 X C1 N5 VSS nfet L=0.060u W=0.350u M=3
MNC2 N5 C2 VSS VSS nfet L=0.060u W=0.350u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI222_8
*      Description : "Three 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2)|(C1&C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI222_8 X  A1 A2 B1 B2 C1 C2
MPA2 X A2 N2 VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=8
MPC1 N1 C1 VDD VDD pfet L=0.060u W=0.600u M=8
MPC2 N1 C2 VDD VDD pfet L=0.060u W=0.600u M=8
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=8
MPB1 N2 B1 N1 VDD pfet L=0.060u W=0.600u M=8
MNB2 N4 B2 VSS VSS nfet L=0.060u W=0.465u M=6
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.465u M=6
MNA1 X A1 N3 VSS nfet L=0.060u W=0.465u M=6
MNB1 X B1 N4 VSS nfet L=0.060u W=0.465u M=6
MNC1 X C1 N5 VSS nfet L=0.060u W=0.465u M=6
MNC2 N5 C2 VSS VSS nfet L=0.060u W=0.465u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_0P5
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_0P5 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.3u M=1
MPA2 X A2 N1 VDD pfet L=0.06u W=0.3u M=1
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.3u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.3u M=1
MNA1 X A1 N2 VSS nfet L=0.06u W=0.24u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.24u M=1
MNB1 X B1 N3 VSS nfet L=0.06u W=0.24u M=1
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.24u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_1
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_1 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA2 X A2 N1 VDD pfet L=0.06u W=0.6u M=1
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=1
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNB1 X B1 N3 VSS nfet L=0.06u W=0.48u M=1
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_2
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_2 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA2 X A2 N1 VDD pfet L=0.06u W=0.6u M=2
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=2
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=2
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNB1 X B1 N3 VSS nfet L=0.06u W=0.48u M=2
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_3
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_3 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.6u M=3
MPA2 X A2 N1 VDD pfet L=0.06u W=0.6u M=3
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.6u M=3
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=3
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=3
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=3
MNB1 X B1 N3 VSS nfet L=0.06u W=0.48u M=3
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.48u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_4
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_4 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA2 X A2 N1 VDD pfet L=0.06u W=0.6u M=4
MPB1 N1 B1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=4
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=4
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNB1 X B1 N3 VSS nfet L=0.06u W=0.48u M=4
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_12
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_12 X  A1 A2 B1 B2
MNB1C7 X B1 N3C7 VSS nfet L=0.060u W=0.480u M=1
MNB2C6 N3C6 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C6 X B1 N3C6 VSS nfet L=0.060u W=0.480u M=1
MNB2C7 N3C7 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C9 X B1 N3C9 VSS nfet L=0.060u W=0.480u M=1
MNB2C8 N3C8 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C8 X B1 N3C8 VSS nfet L=0.060u W=0.480u M=1
MNB2C9 N3C9 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C12 N2C12 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C11 X A1 N2C11 VSS nfet L=0.060u W=0.480u M=1
MNA1C12 X A1 N2C12 VSS nfet L=0.060u W=0.480u M=1
MNA2C11 N2C11 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C11 X B1 N3C11 VSS nfet L=0.060u W=0.480u M=1
MNA2C10 N2C10 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N2C7 VSS nfet L=0.060u W=0.480u M=1
MNB2C12 N3C12 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2C11 N3C11 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2C10 N3C10 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C10 X B1 N3C10 VSS nfet L=0.060u W=0.480u M=1
MNA1C9 X A1 N2C9 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N2C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N2C8 VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N2C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C10 X A1 N2C10 VSS nfet L=0.060u W=0.480u M=1
MNB1C12 X B1 N3C12 VSS nfet L=0.060u W=0.480u M=1
MNA2C9 N2C9 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2C5 N3C5 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C5 X B1 N3C5 VSS nfet L=0.060u W=0.480u M=1
MNB2C4 N3C4 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C3 X B1 N3C3 VSS nfet L=0.060u W=0.480u M=1
MNB1C2 X B1 N3C2 VSS nfet L=0.060u W=0.480u M=1
MNB2C3 N3C3 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C4 X B1 N3C4 VSS nfet L=0.060u W=0.480u M=1
MNB2C2 N3C2 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N2C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N2C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C1 X B1 N3C1 VSS nfet L=0.060u W=0.480u M=1
MNB2C1 N3C1 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=12
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=12
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=12
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_6
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_6 X  A1 A2 B1 B2
MNB1C6 X B1 N3C6 VSS nfet L=0.060u W=0.480u M=1
MNB2C6 N3C6 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C5 X B1 N3C5 VSS nfet L=0.060u W=0.480u M=1
MNB2C4 N3C4 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C3 X B1 N3C3 VSS nfet L=0.060u W=0.480u M=1
MNB1C2 X B1 N3C2 VSS nfet L=0.060u W=0.480u M=1
MNB2C3 N3C3 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C4 X B1 N3C4 VSS nfet L=0.060u W=0.480u M=1
MNB2C2 N3C2 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N2C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNB2C5 N3C5 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N2C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C1 X B1 N3C1 VSS nfet L=0.060u W=0.480u M=1
MNB2C1 N3C1 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=6
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_8
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_8 X  A1 A2 B1 B2
MNB2C6 N3C6 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2C8 N3C8 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C8 X B1 N3C8 VSS nfet L=0.060u W=0.480u M=1
MNB2C7 N3C7 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N2C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N2C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N2C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N2C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C6 X B1 N3C6 VSS nfet L=0.060u W=0.480u M=1
MNB2C5 N3C5 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C5 X B1 N3C5 VSS nfet L=0.060u W=0.480u M=1
MNB2C4 N3C4 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C3 X B1 N3C3 VSS nfet L=0.060u W=0.480u M=1
MNB1C2 X B1 N3C2 VSS nfet L=0.060u W=0.480u M=1
MNB2C3 N3C3 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C4 X B1 N3C4 VSS nfet L=0.060u W=0.480u M=1
MNB2C2 N3C2 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N2C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C7 X B1 N3C7 VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N2C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C1 X B1 N3C1 VSS nfet L=0.060u W=0.480u M=1
MNB2C1 N3C1 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=8
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_S_1
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_S_1 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=1
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.275u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.275u M=1
MNB1 X B1 N3 VSS nfet L=0.060u W=0.275u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.275u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_S_1P5
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_S_1P5 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.445u M=2
MPA2 X A2 N1 VDD pfet L=0.060u W=0.445u M=2
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.445u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.445u M=2
MNA1 X A1 N2 VSS nfet L=0.060u W=0.415u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.415u M=1
MNB1 X B1 N3 VSS nfet L=0.060u W=0.415u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.415u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_S_2
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_S_2 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=2
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MNA1 X A1 N2 VSS nfet L=0.060u W=0.275u M=2
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.275u M=2
MNB1 X B1 N3 VSS nfet L=0.060u W=0.275u M=2
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.275u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_S_4
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_S_4 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=4
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MNA1 X A1 N2 VSS nfet L=0.060u W=0.370u M=3
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.370u M=3
MNB1 X B1 N3 VSS nfet L=0.060u W=0.370u M=3
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.370u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_S_8
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_S_8 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=8
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=8
MNA1 X A1 N2 VSS nfet L=0.060u W=0.445u M=5
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.445u M=5
MNB1 X B1 N3 VSS nfet L=0.060u W=0.445u M=5
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.445u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_0P75
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_0P75 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA2 X A2 N1 VDD pfet L=0.060u W=0.445u M=1
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.445u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.445u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.355u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNB1 X B1 N3 VSS nfet L=0.060u W=0.355u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.355u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_5
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_5 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=5
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=5
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=5
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=5
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=5
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=5
MNB1 X B1 N3 VSS nfet L=0.060u W=0.480u M=5
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_T_0P5
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_T_0P5 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 X A2 N1 VDD pfet L=0.060u W=0.300u M=1
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.240u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 X B1 N3 VSS nfet L=0.060u W=0.240u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_T_1
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_T_1 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=1
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNB1 X B1 N3 VSS nfet L=0.060u W=0.480u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_T_1P5
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_T_1P5 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA2 X A2 N1 VDD pfet L=0.060u W=0.445u M=2
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 X A1 N1 VDD pfet L=0.060u W=0.445u M=2
MNA1 X A1 N2 VSS nfet L=0.060u W=0.355u M=2
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNB1 X B1 N3 VSS nfet L=0.060u W=0.355u M=2
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.355u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_T_2
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_T_2 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=2
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=2
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNB1 X B1 N3 VSS nfet L=0.060u W=0.480u M=2
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_T_3
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_T_3 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=3
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=3
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=3
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNB1 X B1 N3 VSS nfet L=0.060u W=0.480u M=3
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_T_4
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_T_4 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=4
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=4
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNB1 X B1 N3 VSS nfet L=0.060u W=0.480u M=4
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_T_6
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_T_6 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=12
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=6
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=12
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=6
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=6
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=12
MNB1 X B1 N3 VSS nfet L=0.060u W=0.480u M=6
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI22_T_8
*      Description : "Two 2-input ANDs into 2-input NOR"
*      Equation    : X=!((A1&A2)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI22_T_8 X  A1 A2 B1 B2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=16
MPA2 X A2 N1 VDD pfet L=0.060u W=0.600u M=8
MPB1 N1 B1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=8
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=8
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=16
MNB1 X B1 N3 VSS nfet L=0.060u W=0.480u M=8
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI311_1
*      Description : "One 3-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2&A3)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI311_1 X  A1 A2 A3 B1 B2
MNB1 X B1 VSS VSS nfet L=0.06u W=0.42u M=1
MNB2 X B2 VSS VSS nfet L=0.06u W=0.42u M=1
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 N2 A2 N3 VSS nfet L=0.06u W=0.48u M=1
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=1
MPB1 X B1 N4 VDD pfet L=0.06u W=0.6u M=1
MPB2 N4 B2 N1 VDD pfet L=0.06u W=0.6u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI311_2
*      Description : "One 3-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2&A3)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI311_2 X  A1 A2 A3 B1 B2
MNB1 X B1 VSS VSS nfet L=0.06u W=0.42u M=2
MNB2 X B2 VSS VSS nfet L=0.06u W=0.42u M=2
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 N2 A2 N3 VSS nfet L=0.06u W=0.48u M=2
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=2
MPB1 X B1 N4 VDD pfet L=0.06u W=0.6u M=2
MPB2 N4 B2 N1 VDD pfet L=0.06u W=0.6u M=2
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI311_4
*      Description : "One 3-input AND into 3-input NOR"
*      Equation    : X=!((A1&A2&A3)|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI311_4 X  A1 A2 A3 B1 B2
MNB1 X B1 VSS VSS nfet L=0.06u W=0.42u M=4
MNB2 X B2 VSS VSS nfet L=0.06u W=0.42u M=4
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 N2 A2 N3 VSS nfet L=0.06u W=0.48u M=4
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=4
MPB1 X B1 N4 VDD pfet L=0.06u W=0.6u M=4
MPB2 N4 B2 N1 VDD pfet L=0.06u W=0.6u M=4
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_0P5
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_0P5 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.06u W=0.24u M=1
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.24u M=1
MNA2 N2 A2 N3 VSS nfet L=0.06u W=0.24u M=1
MNA1 X A1 N2 VSS nfet L=0.06u W=0.24u M=1
MPB X B N1 VDD pfet L=0.06u W=0.3u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.3u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.3u M=1
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.3u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_1
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_1 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.06u W=0.48u M=1
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 N2 A2 N3 VSS nfet L=0.06u W=0.48u M=1
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=1
MPB X B N1 VDD pfet L=0.06u W=0.6u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_2
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_2 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.06u W=0.48u M=2
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 N2 A2 N3 VSS nfet L=0.06u W=0.48u M=2
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=2
MPB X B N1 VDD pfet L=0.06u W=0.6u M=2
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_3
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_3 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.06u W=0.48u M=3
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.48u M=3
MNA2 N2 A2 N3 VSS nfet L=0.06u W=0.48u M=3
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=3
MPB X B N1 VDD pfet L=0.06u W=0.6u M=3
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=3
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=3
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_4
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_4 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.06u W=0.48u M=4
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 N2 A2 N3 VSS nfet L=0.06u W=0.48u M=4
MNA1 X A1 N2 VSS nfet L=0.06u W=0.48u M=4
MPB X B N1 VDD pfet L=0.06u W=0.6u M=4
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_12
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_12 X  A1 A2 A3 B
MNA2C11 N2C11 A2 N3C11 VSS nfet L=0.060u W=0.480u M=1
MNA3C11 N3C11 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3C12 N3C12 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C12 N2C12 A2 N3C12 VSS nfet L=0.060u W=0.480u M=1
MNA1C12 X A1 N2C12 VSS nfet L=0.060u W=0.480u M=1
MNA1C11 X A1 N2C11 VSS nfet L=0.060u W=0.480u M=1
MNA2C9 N2C9 A2 N3C9 VSS nfet L=0.060u W=0.480u M=1
MNA3C9 N3C9 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3C10 N3C10 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C10 N2C10 A2 N3C10 VSS nfet L=0.060u W=0.480u M=1
MNA1C10 X A1 N2C10 VSS nfet L=0.060u W=0.480u M=1
MNA1C9 X A1 N2C9 VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N2C7 A2 N3C7 VSS nfet L=0.060u W=0.480u M=1
MNA3C7 N3C7 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3C8 N3C8 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N2C8 A2 N3C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N2C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N2C7 VSS nfet L=0.060u W=0.480u M=1
MNA3C4 N3C4 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 N3C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N2C5 A2 N3C5 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNB X B VSS VSS nfet L=0.060u W=0.450u M=12
MNA3C1 N3C1 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N2C1 A2 N3C1 VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MNA3C5 N3C5 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 N3C2 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 N3C6 VSS nfet L=0.060u W=0.480u M=1
MNA3C2 N3C2 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA3C6 N3C6 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 N3C3 VSS nfet L=0.060u W=0.480u M=1
MNA3C3 N3C3 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=12
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=12
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=12
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_6
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_6 X  A1 A2 A3 B
MNA2C5 N2C5 A2 N3C5 VSS nfet L=0.060u W=0.480u M=1
MNA3C5 N3C5 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 N3C2 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNA3C2 N3C2 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA3C6 N3C6 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 N3C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 N3C3 VSS nfet L=0.060u W=0.480u M=1
MNA3C3 N3C3 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3C4 N3C4 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 N3C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNB X B VSS VSS nfet L=0.060u W=0.450u M=6
MNA3C1 N3C1 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N2C1 A2 N3C1 VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=6
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=6
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_8
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_8 X  A1 A2 A3 B
MNA2C7 N2C7 A2 N3C7 VSS nfet L=0.060u W=0.480u M=1
MNA3C7 N3C7 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3C8 N3C8 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N2C8 A2 N3C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N2C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N2C7 VSS nfet L=0.060u W=0.480u M=1
MNA3C4 N3C4 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 N3C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N2C5 A2 N3C5 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNB X B VSS VSS nfet L=0.060u W=0.450u M=8
MNA3C1 N3C1 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N2C1 A2 N3C1 VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MNA3C5 N3C5 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 N3C2 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 N3C6 VSS nfet L=0.060u W=0.480u M=1
MNA3C2 N3C2 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA3C6 N3C6 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 N3C3 VSS nfet L=0.060u W=0.480u M=1
MNA3C3 N3C3 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_G_8
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_G_8 X  A1 A2 A3 B
MNA2C7 N2C7 A2 N3C7 VSS nfet L=0.060u W=0.480u M=1
MNA3C7 N3C7 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3C8 N3C8 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N2C8 A2 N3C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N2C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N2C7 VSS nfet L=0.060u W=0.480u M=1
MNA3C4 N3C4 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N2C4 A2 N3C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N2C5 A2 N3C5 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNB X B VSS VSS nfet L=0.060u W=0.480u M=8
MNA3C1 N3C1 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N2C1 A2 N3C1 VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N2C1 VSS nfet L=0.060u W=0.480u M=1
MNA3C5 N3C5 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N2C2 A2 N3C2 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N2C6 A2 N3C6 VSS nfet L=0.060u W=0.480u M=1
MNA3C2 N3C2 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNA3C6 N3C6 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N2C3 A2 N3C3 VSS nfet L=0.060u W=0.480u M=1
MNA3C3 N3C3 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_0P75
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_0P75 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.060u W=0.335u M=1
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.355u M=1
MNA2 N2 A2 N3 VSS nfet L=0.060u W=0.355u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.355u M=1
MPB X B N1 VDD pfet L=0.060u W=0.445u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.445u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_T_0P5
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_T_0P5 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.060u W=0.225u M=1
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 N2 A2 N3 VSS nfet L=0.060u W=0.240u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.240u M=1
MPB X B N1 VDD pfet L=0.060u W=0.300u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_T_1
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_T_1 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.060u W=0.450u M=1
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N2 A2 N3 VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_T_2
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_T_2 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.060u W=0.450u M=2
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 N2 A2 N3 VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=2
MPB X B N1 VDD pfet L=0.060u W=0.600u M=2
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_T_4
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_T_4 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.060u W=0.450u M=4
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 N2 A2 N3 VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=4
MPB X B N1 VDD pfet L=0.060u W=0.600u M=4
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_T_8
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_T_8 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.060u W=0.450u M=8
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 N2 A2 N3 VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=8
MPB X B N1 VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=16
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_G_1
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_G_1 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=1
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N2 A2 N3 VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=1
MPB X B N1 VDD pfet L=0.060u W=0.600u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_G_2
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_G_2 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=2
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 N2 A2 N3 VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=2
MPB X B N1 VDD pfet L=0.060u W=0.600u M=2
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI31_G_4
*      Description : "One 3-input AND into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI31_G_4 X  A1 A2 A3 B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=4
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 N2 A2 N3 VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 N2 VSS nfet L=0.060u W=0.480u M=4
MPB X B N1 VDD pfet L=0.060u W=0.600u M=4
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI32_1
*      Description : "One 3-input AND one 2-input AND into into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI32_1 X  A1 A2 A3 B1 B2
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=1
MNA3 N4 A3 VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 N3 A2 N4 VSS nfet L=0.06u W=0.48u M=1
MNB2 N2 B2 VSS VSS nfet L=0.06u W=0.48u M=1
MNB1 X B1 N2 VSS nfet L=0.06u W=0.48u M=1
MPB2 X B2 N1 VDD pfet L=0.06u W=0.6u M=1
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=1
MPB1 X B1 N1 VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI32_2
*      Description : "One 3-input AND one 2-input AND into into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI32_2 X  A1 A2 A3 B1 B2
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=2
MNA3 N4 A3 VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 N3 A2 N4 VSS nfet L=0.06u W=0.48u M=2
MNB2 N2 B2 VSS VSS nfet L=0.06u W=0.48u M=2
MNB1 X B1 N2 VSS nfet L=0.06u W=0.48u M=2
MPB2 X B2 N1 VDD pfet L=0.06u W=0.6u M=2
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=2
MPB1 X B1 N1 VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI32_4
*      Description : "One 3-input AND one 2-input AND into into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI32_4 X  A1 A2 A3 B1 B2
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=4
MNA3 N4 A3 VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 N3 A2 N4 VSS nfet L=0.06u W=0.48u M=4
MNB2 N2 B2 VSS VSS nfet L=0.06u W=0.48u M=4
MNB1 X B1 N2 VSS nfet L=0.06u W=0.48u M=4
MPB2 X B2 N1 VDD pfet L=0.06u W=0.6u M=4
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=4
MPB1 X B1 N1 VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI32_8
*      Description : "One 3-input AND one 2-input AND into into 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|(B1&B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI32_8 X  A1 A2 A3 B1 B2
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=8
MNA3 N4 A3 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 N3 A2 N4 VSS nfet L=0.060u W=0.480u M=8
MNB2 N2 B2 VSS VSS nfet L=0.060u W=0.480u M=8
MNB1 X B1 N2 VSS nfet L=0.060u W=0.480u M=8
MPB2 X B2 N1 VDD pfet L=0.060u W=0.600u M=8
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
MPB1 X B1 N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI33_1
*      Description : "Two 3-input ANDs into a 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|(B1&B2&B3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI33_1 X  A1 A2 A3 B1 B2 B3
MNB3 N1N509 B3 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2 N2 B2 N1N509 VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=1
MNA3 N4 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N3 A2 N4 VSS nfet L=0.060u W=0.480u M=1
MNB1 X B1 N2 VSS nfet L=0.060u W=0.480u M=1
MPB3 X B3 N1 VDD pfet L=0.060u W=0.600u M=1
MPB2 X B2 N1 VDD pfet L=0.060u W=0.600u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1 X B1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI33_2
*      Description : "Two 3-input ANDs into a 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|(B1&B2&B3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI33_2 X  A1 A2 A3 B1 B2 B3
MNB3 N1N509 B3 VSS VSS nfet L=0.060u W=0.480u M=2
MNB2 N2 B2 N1N509 VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=2
MNA3 N4 A3 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 N3 A2 N4 VSS nfet L=0.060u W=0.480u M=2
MNB1 X B1 N2 VSS nfet L=0.060u W=0.480u M=2
MPB3 X B3 N1 VDD pfet L=0.060u W=0.600u M=2
MPB2 X B2 N1 VDD pfet L=0.060u W=0.600u M=2
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
MPB1 X B1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI33_4
*      Description : "Two 3-input ANDs into a 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|(B1&B2&B3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI33_4 X  A1 A2 A3 B1 B2 B3
MNB3 N1N509 B3 VSS VSS nfet L=0.060u W=0.480u M=4
MNB2 N2 B2 N1N509 VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=4
MNA3 N4 A3 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 N3 A2 N4 VSS nfet L=0.060u W=0.480u M=4
MNB1 X B1 N2 VSS nfet L=0.060u W=0.480u M=4
MPB3 X B3 N1 VDD pfet L=0.060u W=0.600u M=4
MPB2 X B2 N1 VDD pfet L=0.060u W=0.600u M=4
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=4
MPB1 X B1 N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_AOI33_6
*      Description : "Two 3-input ANDs into a 2-input NOR"
*      Equation    : X=!((A1&A2&A3)|(B1&B2&B3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_AOI33_6 X  A1 A2 A3 B1 B2 B3
MNB3 N1N509 B3 VSS VSS nfet L=0.060u W=0.480u M=6
MNB2 N2 B2 N1N509 VSS nfet L=0.060u W=0.480u M=6
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=6
MNA3 N4 A3 VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 N3 A2 N4 VSS nfet L=0.060u W=0.480u M=6
MNB1 X B1 N2 VSS nfet L=0.060u W=0.480u M=6
MPB3 X B3 N1 VDD pfet L=0.060u W=0.600u M=6
MPB2 X B2 N1 VDD pfet L=0.060u W=0.600u M=6
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=6
MPB1 X B1 N1 VDD pfet L=0.060u W=0.600u M=6
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_1
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_1 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNA I1 A VSS VSS nfet L=0.06u W=0.16u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA I1 A VDD VDD pfet L=0.06u W=0.2u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_12
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_12 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=12
MNA I1 A VSS VSS nfet L=0.06u W=0.48u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=12
MPA I1 A VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_16
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_16 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=16
MNA I1 A VSS VSS nfet L=0.06u W=0.425u M=6
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=16
MPA I1 A VDD VDD pfet L=0.06u W=0.535u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_2
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_2 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNA I1 A VSS VSS nfet L=0.06u W=0.32u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA I1 A VDD VDD pfet L=0.06u W=0.4u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_24
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_24 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=24
MNA I1 A VSS VSS nfet L=0.06u W=0.48u M=8
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=24
MPA I1 A VDD VDD pfet L=0.06u W=0.6u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_3
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_3 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=3
MNA I1 A VSS VSS nfet L=0.06u W=0.48u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=3
MPA I1 A VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_4
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_4 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNA I1 A VSS VSS nfet L=0.06u W=0.32u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA I1 A VDD VDD pfet L=0.06u W=0.4u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_6
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_6 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=6
MNA I1 A VSS VSS nfet L=0.06u W=0.48u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=6
MPA I1 A VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_8
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_8 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=8
MNA I1 A VSS VSS nfet L=0.06u W=0.425u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=8
MPA I1 A VDD VDD pfet L=0.06u W=0.535u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_0P5
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_0P5 X  A
DN1 VSS A tdndsx AREA=0.06p PJ=1.24u
MNI1 X I1 VSS VSS nfet L=0.060u W=0.175u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.175u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.155u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_1
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_1 X  A
DN1 VSS A tdndsx AREA=0.0000000963u PJ=1.62u
MNI1 X I1 VSS VSS nfet L=0.06u W=0.315u M=1
MNA I1 A VSS VSS nfet L=0.06u W=0.205u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA I1 A VDD VDD pfet L=0.06u W=0.34u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_10
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_10 X  A
DN1 VSS A tdndsx AREA=0.06p PJ=1.24u
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=7
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=5
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=10
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_12
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_12 X  A
DN1 VSS A tdndsx AREA=0.000000099u PJ=1.62u
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=8
MNA I1 A VSS VSS nfet L=0.06u W=0.41u M=6
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=12
MPA I1 A VDD VDD pfet L=0.06u W=0.585u M=7
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_16
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_16 X  A
DN1 VSS A tdndsx AREA=0.000000108u PJ=1.62u
MNI1 X I1 VSS VSS nfet L=0.06u W=0.46u M=11
MNA I1 A VSS VSS nfet L=0.06u W=0.47u M=7
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=16
MPA I1 A VDD VDD pfet L=0.06u W=0.545u M=10
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_1P5
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_1P5 X  A
DN1 VSS A tdndsx AREA=0.06p PJ=1.24u
MNI1 X I1 VSS VSS nfet L=0.060u W=0.245u M=2
MNA I1 A VSS VSS nfet L=0.060u W=0.370u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.445u M=2
MPA I1 A VDD VDD pfet L=0.060u W=0.460u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_2
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_2 X  A
DN1 VSS A tdndsx AREA=0.000000108u PJ=1.62u
MNI1 X I1 VSS VSS nfet L=0.06u W=0.315u M=2
MNA I1 A VSS VSS nfet L=0.06u W=0.41u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA I1 A VDD VDD pfet L=0.06u W=0.34u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_3
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_3 X  A
DN1 VSS A tdndsx AREA=0.000000099u PJ=1.62u
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=2
MNA I1 A VSS VSS nfet L=0.06u W=0.305u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=3
MPA I1 A VDD VDD pfet L=0.06u W=0.51u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_4
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_4 X  A
DN1 VSS A tdndsx AREA=0.000000108u PJ=1.62u
MNI1 X I1 VSS VSS nfet L=0.06u W=0.42u M=3
MNA I1 A VSS VSS nfet L=0.06u W=0.41u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA I1 A VDD VDD pfet L=0.06u W=0.455u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_5
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_5 X  A
DN1 VSS A tdndsx AREA=0.06p PJ=1.24u
MNI1 X I1 VSS VSS nfet L=0.060u W=0.415u M=4
MNA I1 A VSS VSS nfet L=0.060u W=0.415u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=5
MPA I1 A VDD VDD pfet L=0.060u W=0.510u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_6
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_6 X  A
DN1 VSS A tdndsx AREA=0.0000000816u PJ=1.3u
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=4
MNA I1 A VSS VSS nfet L=0.06u W=0.41u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=6
MPA I1 A VDD VDD pfet L=0.06u W=0.51u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_AS_8
*      Description : "Symmetric rise/fall time buffer, antenna diode on input"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_AS_8 X  A
DN1 VSS A tdndsx AREA=0.000000156u PJ=1.62u
MNI1 X I1 VSS VSS nfet L=0.06u W=0.42u M=6
MNA I1 A VSS VSS nfet L=0.06u W=0.41u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=8
MPA I1 A VDD VDD pfet L=0.06u W=0.545u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_D_1
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_D_1 X  A
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.220u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_D_12
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_D_12 X  A
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=12
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=12
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_D_16
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_D_16 X  A
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=16
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_D_2
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_D_2 X  A
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA I1 A VSS VSS nfet L=0.060u W=0.240u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA I1 A VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_D_3
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_D_3 X  A
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
MNA I1 A VSS VSS nfet L=0.060u W=0.355u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=3
MPA I1 A VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_D_4
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_D_4 X  A
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_D_6
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_D_6 X  A
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=6
MNA I1 A VSS VSS nfet L=0.060u W=0.355u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=6
MPA I1 A VDD VDD pfet L=0.060u W=0.445u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_D_8
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_D_8 X  A
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_S_1
*      Description : "Symmetric rise/fall time buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_S_1 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.315u M=1
MNA I1 A VSS VSS nfet L=0.06u W=0.205u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA I1 A VDD VDD pfet L=0.06u W=0.34u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_S_12
*      Description : "Symmetric rise/fall time buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_S_12 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=8
MNA I1 A VSS VSS nfet L=0.06u W=0.41u M=6
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=12
MPA I1 A VDD VDD pfet L=0.06u W=0.585u M=7
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_S_16
*      Description : "Symmetric rise/fall time buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_S_16 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.46u M=11
MNA I1 A VSS VSS nfet L=0.06u W=0.47u M=7
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=16
MPA I1 A VDD VDD pfet L=0.06u W=0.545u M=10
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_S_2
*      Description : "Symmetric rise/fall time buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_S_2 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.315u M=2
MNA I1 A VSS VSS nfet L=0.06u W=0.41u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA I1 A VDD VDD pfet L=0.06u W=0.34u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_S_3
*      Description : "Symmetric rise/fall time buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_S_3 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=2
MNA I1 A VSS VSS nfet L=0.06u W=0.305u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=3
MPA I1 A VDD VDD pfet L=0.06u W=0.51u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_S_4
*      Description : "Symmetric rise/fall time buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_S_4 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.42u M=3
MNA I1 A VSS VSS nfet L=0.06u W=0.41u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA I1 A VDD VDD pfet L=0.06u W=0.455u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_S_6
*      Description : "Symmetric rise/fall time buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_S_6 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=4
MNA I1 A VSS VSS nfet L=0.06u W=0.41u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=6
MPA I1 A VDD VDD pfet L=0.06u W=0.51u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_S_8
*      Description : "Symmetric rise/fall time buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_S_8 X  A
MNI1 X I1 VSS VSS nfet L=0.06u W=0.42u M=6
MNA I1 A VSS VSS nfet L=0.06u W=0.41u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=8
MPA I1 A VDD VDD pfet L=0.06u W=0.545u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_10
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_10 X  A
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=10
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=5
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=10
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_1P5
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_1P5 X  A
MNI1 X I1 VSS VSS nfet L=0.060u W=0.355u M=2
MNA I1 A VSS VSS nfet L=0.060u W=0.355u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.445u M=2
MPA I1 A VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_BUF_20
*      Description : "Non-inverting buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_BUF_20 X  A
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=20
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=10
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=20
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=10
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLS_1
*      Description : "Clock Gater, positive clock, synchronous enable, post control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN):Q=CK&(iq|SE)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLS_1 Q  CK EN SE
MPI2 I3 I2 N1 VDD pfet L=0.06u W=0.300u M=1
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=1
MPI99A I1 I99 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.270u M=1
MPEN N2 EN VDD VDD pfet L=0.06u W=0.380u M=1
MPI99 I2 I99 VDD VDD pfet L=0.06u W=0.300u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.300u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.300u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.300u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.380u M=1
MNI2 N6 I2 VSS VSS nfet L=0.06u W=0.240u M=1
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.320u M=1
MNI99A I1 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNSE N6 SE VSS VSS nfet L=0.06u W=0.240u M=1
MNCKA I3 CKA N6 VSS nfet L=0.06u W=0.240u M=1
MNI99 I2 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.240u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.240u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKAA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.290u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.290u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLS_12
*      Description : "Clock Gater, positive clock, synchronous enable, post control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN):Q=CK&(iq|SE)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLS_12 Q  CK EN SE
MPI2 I3 I2 N1 VDD pfet L=0.060u W=0.535u M=3
MPI3 Q I3 VDD VDD pfet L=0.060u W=0.600u M=12
MPI99A I1 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.060u W=0.435u M=3
MPEN N2 EN VDD VDD pfet L=0.060u W=0.525u M=1
MPI99 I2 I99 VDD VDD pfet L=0.060u W=0.550u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.550u M=1
MPSE N1 SE VDD VDD pfet L=0.060u W=0.535u M=3
MPCK CKN CK VDD VDD pfet L=0.060u W=0.345u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.060u W=0.155u M=1
MPI1 N4 I1 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKA I99 CKA N2 VDD pfet L=0.060u W=0.525u M=1
MNI2 N6 I2 VSS VSS nfet L=0.060u W=0.420u M=3
MNI3 Q I3 VSS VSS nfet L=0.060u W=0.445u M=9
MNI99A I1 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNSE N6 SE VSS VSS nfet L=0.060u W=0.420u M=3
MNCKA I3 CKA N6 VSS nfet L=0.060u W=0.420u M=3
MNI99 I2 I99 VSS VSS nfet L=0.060u W=0.435u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.060u W=0.435u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.275u M=1
MNI1 N5 I1 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKAA I99 CKA N5 VSS nfet L=0.060u W=0.175u M=1
MNCKN I99 CKN N3 VSS nfet L=0.060u W=0.395u M=1
MNEN N3 EN VSS VSS nfet L=0.060u W=0.395u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLS_16
*      Description : "Clock Gater, positive clock, synchronous enable, post control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN):Q=CK&(iq|SE)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLS_16 Q  CK EN SE
MPI2 I3 I2 N1 VDD pfet L=0.060u W=0.600u M=3
MPI3 Q I3 VDD VDD pfet L=0.060u W=0.600u M=16
MPI99A I1 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.060u W=0.535u M=3
MPEN N2 EN VDD VDD pfet L=0.060u W=0.525u M=1
MPI99 I2 I99 VDD VDD pfet L=0.060u W=0.575u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.585u M=1
MPSE N1 SE VDD VDD pfet L=0.060u W=0.600u M=3
MPCK CKN CK VDD VDD pfet L=0.060u W=0.355u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.060u W=0.155u M=1
MPI1 N4 I1 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKA I99 CKA N2 VDD pfet L=0.060u W=0.525u M=1
MNI2 N6 I2 VSS VSS nfet L=0.060u W=0.480u M=3
MNI3 Q I3 VSS VSS nfet L=0.060u W=0.445u M=12
MNI99A I1 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNSE N6 SE VSS VSS nfet L=0.060u W=0.480u M=3
MNCKA I3 CKA N6 VSS nfet L=0.060u W=0.480u M=3
MNI99 I2 I99 VSS VSS nfet L=0.060u W=0.450u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.060u W=0.465u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.290u M=1
MNI1 N5 I1 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKAA I99 CKA N5 VSS nfet L=0.060u W=0.175u M=1
MNCKN I99 CKN N3 VSS nfet L=0.060u W=0.405u M=1
MNEN N3 EN VSS VSS nfet L=0.060u W=0.405u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLS_2
*      Description : "Clock Gater, positive clock, synchronous enable, post control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN):Q=CK&(iq|SE)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLS_2 Q  CK EN SE
MPI2 I3 I2 N1 VDD pfet L=0.06u W=0.425u M=1
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=2
MPI99A I1 I99 VDD VDD pfet L=0.06u W=0.260u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.380u M=1
MPEN N2 EN VDD VDD pfet L=0.06u W=0.410u M=1
MPI99 I2 I99 VDD VDD pfet L=0.06u W=0.300u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.325u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.425u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.325u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.410u M=1
MNI2 N6 I2 VSS VSS nfet L=0.06u W=0.320u M=1
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.320u M=2
MNI99A I1 I99 VSS VSS nfet L=0.06u W=0.265u M=1
MNSE N6 SE VSS VSS nfet L=0.06u W=0.320u M=1
MNCKA I3 CKA N6 VSS nfet L=0.06u W=0.320u M=1
MNI99 I2 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.265u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.265u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKAA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.310u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.310u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLS_3
*      Description : "Clock Gater, positive clock, synchronous enable, post control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN):Q=CK&(iq|SE)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLS_3 Q  CK EN SE
MPI2 I3 I2 N1 VDD pfet L=0.06u W=0.520u M=1
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=3
MPI99A I1 I99 VDD VDD pfet L=0.06u W=0.270u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.465u M=1
MPEN N2 EN VDD VDD pfet L=0.06u W=0.435u M=1
MPI99 I2 I99 VDD VDD pfet L=0.06u W=0.300u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.345u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.520u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.345u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.435u M=1
MNI2 N6 I2 VSS VSS nfet L=0.06u W=0.385u M=1
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.480u M=2
MNI99A I1 I99 VSS VSS nfet L=0.06u W=0.270u M=1
MNSE N6 SE VSS VSS nfet L=0.06u W=0.385u M=1
MNCKA I3 CKA N6 VSS nfet L=0.06u W=0.385u M=1
MNI99 I2 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.270u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.270u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKAA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.330u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.330u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLS_4
*      Description : "Clock Gater, positive clock, synchronous enable, post control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN):Q=CK&(iq|SE)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLS_4 Q  CK EN SE
MPI2 I3 I2 N1 VDD pfet L=0.06u W=0.600u M=1
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=4
MPI99A I1 I99 VDD VDD pfet L=0.06u W=0.285u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.535u M=1
MPEN N2 EN VDD VDD pfet L=0.06u W=0.450u M=1
MPI99 I2 I99 VDD VDD pfet L=0.06u W=0.300u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.355u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.600u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.355u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.450u M=1
MNI2 N6 I2 VSS VSS nfet L=0.06u W=0.450u M=1
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.425u M=3
MNI99A I1 I99 VSS VSS nfet L=0.06u W=0.290u M=1
MNSE N6 SE VSS VSS nfet L=0.06u W=0.450u M=1
MNCKA I3 CKA N6 VSS nfet L=0.06u W=0.450u M=1
MNI99 I2 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.290u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.290u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKAA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.345u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.345u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLS_6
*      Description : "Clock Gater, positive clock, synchronous enable, post control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN):Q=CK&(iq|SE)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLS_6 Q  CK EN SE
MPI2 I3 I2 N1 VDD pfet L=0.06u W=0.370u M=2
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=6
MPI99A I1 I99 VDD VDD pfet L=0.06u W=0.290u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.600u M=1
MPEN N2 EN VDD VDD pfet L=0.06u W=0.475u M=1
MPI99 I2 I99 VDD VDD pfet L=0.06u W=0.300u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.370u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.370u M=2
MPCK CKN CK VDD VDD pfet L=0.06u W=0.370u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.475u M=1
MNI2 N6 I2 VSS VSS nfet L=0.06u W=0.270u M=2
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.480u M=4
MNI99A I1 I99 VSS VSS nfet L=0.06u W=0.295u M=1
MNSE N6 SE VSS VSS nfet L=0.06u W=0.270u M=2
MNCKA I3 CKA N6 VSS nfet L=0.06u W=0.270u M=2
MNI99 I2 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.295u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.295u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKAA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.360u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.360u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLS_8
*      Description : "Clock Gater, positive clock, synchronous enable, post control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN):Q=CK&(iq|SE)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLS_8 Q  CK EN SE
MPI2 I3 I2 N1 VDD pfet L=0.06u W=0.490u M=2
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=8
MPI99A I1 I99 VDD VDD pfet L=0.06u W=0.395u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.440u M=2
MPEN N2 EN VDD VDD pfet L=0.06u W=0.600u M=1
MPI99 I2 I99 VDD VDD pfet L=0.06u W=0.300u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.495u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.490u M=2
MPCK CKN CK VDD VDD pfet L=0.06u W=0.495u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.600u M=1
MNI2 N6 I2 VSS VSS nfet L=0.06u W=0.370u M=2
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.425u M=6
MNI99A I1 I99 VSS VSS nfet L=0.06u W=0.400u M=1
MNSE N6 SE VSS VSS nfet L=0.06u W=0.370u M=2
MNCKA I3 CKA N6 VSS nfet L=0.06u W=0.370u M=2
MNI99 I2 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.400u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.400u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKAA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.480u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLT_1
*      Description : "Clock Gater, positive clock, synchronous enable, pre control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN|SE):Q=CK&iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLT_1 Q  CK EN SE
MNI2 I3 I2 N6 VSS nfet L=0.06u W=0.240u M=1
MNCKAA N6 CKA VSS VSS nfet L=0.06u W=0.240u M=1
MNCKA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.255u M=1
MNI99A I2 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNI99 I1 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.240u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.240u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.240u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.240u M=1
MNSE N3 SE VSS VSS nfet L=0.06u W=0.290u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.300u M=1
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=1
MPI2 I3 I2 VDD VDD pfet L=0.06u W=0.300u M=1
MPI99A I2 I99 VDD VDD pfet L=0.06u W=0.300u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPI99 I1 I99 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.300u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.300u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.300u M=1
MPEN N2 EN N1 VDD pfet L=0.06u W=0.300u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.380u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLT_12
*      Description : "Clock Gater, positive clock, synchronous enable, pre control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN|SE):Q=CK&iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLT_12 Q  CK EN SE
MNI2 I3 I2 N6 VSS nfet L=0.060u W=0.420u M=3
MNCKAA N6 CKA VSS VSS nfet L=0.060u W=0.420u M=3
MNCKA I99 CKA N5 VSS nfet L=0.060u W=0.175u M=1
MNI3 Q I3 VSS VSS nfet L=0.060u W=0.445u M=9
MNI99A I2 I99 VSS VSS nfet L=0.060u W=0.435u M=1
MNI99 I1 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 N5 I1 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.060u W=0.435u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.275u M=1
MNCKN I99 CKN N3 VSS nfet L=0.060u W=0.395u M=1
MNEN N3 EN VSS VSS nfet L=0.060u W=0.395u M=1
MNSE N3 SE VSS VSS nfet L=0.060u W=0.395u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.060u W=0.435u M=3
MPI3 Q I3 VDD VDD pfet L=0.060u W=0.600u M=12
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.435u M=3
MPI99A I2 I99 VDD VDD pfet L=0.060u W=0.550u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.060u W=0.155u M=1
MPI1 N4 I1 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99 I1 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.550u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.345u M=1
MPCKA I99 CKA N2 VDD pfet L=0.060u W=0.510u M=1
MPEN N2 EN N1 VDD pfet L=0.060u W=0.600u M=1
MPSE N1 SE VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLT_16
*      Description : "Clock Gater, positive clock, synchronous enable, pre control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN|SE):Q=CK&iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLT_16 Q  CK EN SE
MNI2 I3 I2 N6 VSS nfet L=0.060u W=0.480u M=3
MNCKAA N6 CKA VSS VSS nfet L=0.060u W=0.480u M=3
MNCKA I99 CKA N5 VSS nfet L=0.060u W=0.175u M=1
MNI3 Q I3 VSS VSS nfet L=0.060u W=0.445u M=12
MNI99A I2 I99 VSS VSS nfet L=0.060u W=0.450u M=1
MNI99 I1 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 N5 I1 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.060u W=0.465u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.290u M=1
MNCKN I99 CKN N3 VSS nfet L=0.060u W=0.405u M=1
MNEN N3 EN VSS VSS nfet L=0.060u W=0.405u M=1
MNSE N3 SE VSS VSS nfet L=0.060u W=0.405u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.060u W=0.550u M=3
MPI3 Q I3 VDD VDD pfet L=0.060u W=0.600u M=16
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.550u M=3
MPI99A I2 I99 VDD VDD pfet L=0.060u W=0.575u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.060u W=0.155u M=1
MPI1 N4 I1 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99 I1 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.585u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.355u M=1
MPCKA I99 CKA N2 VDD pfet L=0.060u W=0.510u M=1
MPEN N2 EN N1 VDD pfet L=0.060u W=0.600u M=1
MPSE N1 SE VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLT_2
*      Description : "Clock Gater, positive clock, synchronous enable, pre control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN|SE):Q=CK&iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLT_2 Q  CK EN SE
MNI2 I3 I2 N6 VSS nfet L=0.06u W=0.335u M=1
MNCKAA N6 CKA VSS VSS nfet L=0.06u W=0.335u M=1
MNCKA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.255u M=2
MNI99A I2 I99 VSS VSS nfet L=0.06u W=0.265u M=1
MNI99 I1 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.265u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.265u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.265u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.265u M=1
MNSE N3 SE VSS VSS nfet L=0.06u W=0.310u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.425u M=1
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=2
MPI2 I3 I2 VDD VDD pfet L=0.06u W=0.425u M=1
MPI99A I2 I99 VDD VDD pfet L=0.06u W=0.325u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPI99 I1 I99 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.325u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.325u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.325u M=1
MPEN N2 EN N1 VDD pfet L=0.06u W=0.325u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.410u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLT_3
*      Description : "Clock Gater, positive clock, synchronous enable, pre control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN|SE):Q=CK&iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLT_3 Q  CK EN SE
MNI2 I3 I2 N6 VSS nfet L=0.06u W=0.415u M=1
MNCKAA N6 CKA VSS VSS nfet L=0.06u W=0.415u M=1
MNCKA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.385u M=2
MNI99A I2 I99 VSS VSS nfet L=0.06u W=0.270u M=1
MNI99 I1 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.270u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.270u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.270u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.270u M=1
MNSE N3 SE VSS VSS nfet L=0.06u W=0.330u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.520u M=1
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=3
MPI2 I3 I2 VDD VDD pfet L=0.06u W=0.520u M=1
MPI99A I2 I99 VDD VDD pfet L=0.06u W=0.345u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPI99 I1 I99 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.345u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.345u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.345u M=1
MPEN N2 EN N1 VDD pfet L=0.06u W=0.345u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.435u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLT_4
*      Description : "Clock Gater, positive clock, synchronous enable, pre control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN|SE):Q=CK&iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLT_4 Q  CK EN SE
MNI2 I3 I2 N6 VSS nfet L=0.06u W=0.480u M=1
MNCKAA N6 CKA VSS VSS nfet L=0.06u W=0.480u M=1
MNCKA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.345u M=3
MNI99A I2 I99 VSS VSS nfet L=0.06u W=0.290u M=1
MNI99 I1 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.290u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.290u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.290u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.290u M=1
MNSE N3 SE VSS VSS nfet L=0.06u W=0.345u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.600u M=1
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=4
MPI2 I3 I2 VDD VDD pfet L=0.06u W=0.600u M=1
MPI99A I2 I99 VDD VDD pfet L=0.06u W=0.355u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPI99 I1 I99 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.355u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.355u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.355u M=1
MPEN N2 EN N1 VDD pfet L=0.06u W=0.355u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.450u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLT_6
*      Description : "Clock Gater, positive clock, synchronous enable, pre control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN|SE):Q=CK&iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLT_6 Q  CK EN SE
MNI2 I3 I2 N6 VSS nfet L=0.06u W=0.295u M=2
MNCKAA N6 CKA VSS VSS nfet L=0.06u W=0.295u M=2
MNCKA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.385u M=4
MNI99A I2 I99 VSS VSS nfet L=0.06u W=0.295u M=1
MNI99 I1 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.295u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.295u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.295u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.295u M=1
MNSE N3 SE VSS VSS nfet L=0.06u W=0.360u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.370u M=2
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=6
MPI2 I3 I2 VDD VDD pfet L=0.06u W=0.370u M=2
MPI99A I2 I99 VDD VDD pfet L=0.06u W=0.370u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPI99 I1 I99 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.370u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.370u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.370u M=1
MPEN N2 EN N1 VDD pfet L=0.06u W=0.370u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.475u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CKGTPLT_8
*      Description : "Clock Gater, positive clock, synchronous enable, pre control"
*      Equation    : iq,iqn=latch(enable=!CK,data_in=EN|SE):Q=CK&iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CKGTPLT_8 Q  CK EN SE
MNI2 I3 I2 N6 VSS nfet L=0.06u W=0.390u M=2
MNCKAA N6 CKA VSS VSS nfet L=0.06u W=0.390u M=2
MNCKA I99 CKA N5 VSS nfet L=0.06u W=0.240u M=1
MNI3 Q I3 VSS VSS nfet L=0.06u W=0.410u M=5
MNI99A I2 I99 VSS VSS nfet L=0.06u W=0.400u M=1
MNI99 I1 I99 VSS VSS nfet L=0.06u W=0.240u M=1
MNI1 N5 I1 VSS VSS nfet L=0.06u W=0.240u M=1
MNCKNA CKA CKN VSS VSS nfet L=0.06u W=0.400u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.400u M=1
MNCKN I99 CKN N3 VSS nfet L=0.06u W=0.400u M=1
MNEN N3 EN VSS VSS nfet L=0.06u W=0.400u M=1
MNSE N3 SE VSS VSS nfet L=0.06u W=0.480u M=1
MPCKAA I3 CKA VDD VDD pfet L=0.06u W=0.490u M=2
MPI3 Q I3 VDD VDD pfet L=0.06u W=0.600u M=8
MPI2 I3 I2 VDD VDD pfet L=0.06u W=0.490u M=2
MPI99A I2 I99 VDD VDD pfet L=0.06u W=0.495u M=1
MPCKNA I99 CKN N4 VDD pfet L=0.06u W=0.235u M=1
MPI1 N4 I1 VDD VDD pfet L=0.06u W=0.235u M=1
MPI99 I1 I99 VDD VDD pfet L=0.06u W=0.235u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.495u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.495u M=1
MPCKA I99 CKA N2 VDD pfet L=0.06u W=0.495u M=1
MPEN N2 EN N1 VDD pfet L=0.06u W=0.495u M=1
MPSE N1 SE VDD VDD pfet L=0.06u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DEL_L4_1
*      Description : "Delay buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DEL_L4_1 X  A
MNI1N3 net11 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2N2 net8 I2 net5 VSS nfet L=0.060u W=0.220u M=1
MNI2N3 net5 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1N2 net14 I1 net11 VSS nfet L=0.060u W=0.220u M=1
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2N1 I99 I2 net8 VSS nfet L=0.060u W=0.220u M=1
MNI1N1 I2 I1 net14 VSS nfet L=0.060u W=0.220u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.220u M=1
MPI2N3 net32 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1N3 net38 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2N2 net44 I2 net32 VDD pfet L=0.060u W=0.245u M=1
MPI1N2 net47 I1 net38 VDD pfet L=0.060u W=0.245u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2N1 I99 I2 net44 VDD pfet L=0.060u W=0.245u M=1
MPI1N1 I2 I1 net47 VDD pfet L=0.060u W=0.245u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DEL_L4_2
*      Description : "Delay buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DEL_L4_2 X  A
MNI1N3 net11 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2N2 net8 I2 net5 VSS nfet L=0.060u W=0.260u M=1
MNI2N3 net5 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1N2 net14 I1 net11 VSS nfet L=0.060u W=0.260u M=1
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNI2N1 I99 I2 net8 VSS nfet L=0.060u W=0.260u M=1
MNI1N1 I2 I1 net14 VSS nfet L=0.060u W=0.260u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.240u M=1
MPI2N3 net32 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1N3 net38 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2N2 net44 I2 net32 VDD pfet L=0.060u W=0.305u M=1
MPI1N2 net47 I1 net38 VDD pfet L=0.060u W=0.305u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPI2N1 I99 I2 net44 VDD pfet L=0.060u W=0.305u M=1
MPI1N1 I2 I1 net47 VDD pfet L=0.060u W=0.305u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DEL_L4_4
*      Description : "Delay buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DEL_L4_4 X  A
MNI1N3 net11 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2N2 net8 I2 net5 VSS nfet L=0.060u W=0.350u M=1
MNI2N3 net5 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1N2 net14 I1 net11 VSS nfet L=0.060u W=0.350u M=1
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNI2N1 I99 I2 net8 VSS nfet L=0.060u W=0.350u M=1
MNI1N1 I2 I1 net14 VSS nfet L=0.060u W=0.350u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=1
MPI2N3 net32 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1N3 net38 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2N2 net44 I2 net32 VDD pfet L=0.060u W=0.435u M=1
MPI1N2 net47 I1 net38 VDD pfet L=0.060u W=0.435u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPI2N1 I99 I2 net44 VDD pfet L=0.060u W=0.435u M=1
MPI1N1 I2 I1 net47 VDD pfet L=0.060u W=0.435u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DEL_L4_8
*      Description : "Delay buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DEL_L4_8 X  A
MNI1N3 net11 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2N2 net8 I2 net5 VSS nfet L=0.060u W=0.450u M=1
MNI2N3 net5 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1N2 net14 I1 net11 VSS nfet L=0.060u W=0.450u M=1
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=8
MNI2N1 I99 I2 net8 VSS nfet L=0.060u W=0.450u M=1
MNI1N1 I2 I1 net14 VSS nfet L=0.060u W=0.450u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=2
MPI2N3 net32 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1N3 net38 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2N2 net44 I2 net32 VDD pfet L=0.060u W=0.575u M=1
MPI1N2 net47 I1 net38 VDD pfet L=0.060u W=0.575u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=8
MPI2N1 I99 I2 net44 VDD pfet L=0.060u W=0.575u M=1
MPI1N1 I2 I1 net47 VDD pfet L=0.060u W=0.575u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DEL_L6_1
*      Description : "Delay buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DEL_L6_1 X  A
MNI4N3 net5 I99A VSS VSS nfet L=0.060u W=0.480u M=1
MNI1N3 net14 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2N3 net17 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI3N3 net20 I3 VSS VSS nfet L=0.060u W=0.480u M=1
MNI3N2 net23 I3 net20 VSS nfet L=0.060u W=0.220u M=1
MNI4N2 net8 I99A net5 VSS nfet L=0.060u W=0.220u M=1
MNI2N2 net26 I2 net17 VSS nfet L=0.060u W=0.220u M=1
MNI1N2 net29 I1 net14 VSS nfet L=0.060u W=0.220u M=1
MNI4N1 I99 I99A net8 VSS nfet L=0.060u W=0.220u M=1
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNI3N1 I99A I3 net23 VSS nfet L=0.060u W=0.220u M=1
MNI2N1 I3 I2 net26 VSS nfet L=0.060u W=0.220u M=1
MNI1N1 I2 I1 net29 VSS nfet L=0.060u W=0.220u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.220u M=1
MPI4N3 net50 I99A VDD VDD pfet L=0.060u W=0.600u M=1
MPI3N3 net65 I3 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2N3 net68 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1N3 net71 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI4N2 net47 I99A net50 VDD pfet L=0.060u W=0.245u M=1
MPI3N2 net77 I3 net65 VDD pfet L=0.060u W=0.245u M=1
MPI2N2 net80 I2 net68 VDD pfet L=0.060u W=0.245u M=1
MPI1N2 net83 I1 net71 VDD pfet L=0.060u W=0.245u M=1
MPI4N1 I99 I99A net47 VDD pfet L=0.060u W=0.245u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPI3N1 I99A I3 net77 VDD pfet L=0.060u W=0.245u M=1
MPI2N1 I3 I2 net80 VDD pfet L=0.060u W=0.245u M=1
MPI1N1 I2 I1 net83 VDD pfet L=0.060u W=0.245u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DEL_L6_2
*      Description : "Delay buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DEL_L6_2 X  A
MNI4N3 net5 I99A VSS VSS nfet L=0.060u W=0.480u M=1
MNI1N3 net14 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2N3 net17 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI3N3 net20 I3 VSS VSS nfet L=0.060u W=0.480u M=1
MNI3N2 net23 I3 net20 VSS nfet L=0.060u W=0.260u M=1
MNI4N2 net8 I99A net5 VSS nfet L=0.060u W=0.260u M=1
MNI2N2 net26 I2 net17 VSS nfet L=0.060u W=0.260u M=1
MNI1N2 net29 I1 net14 VSS nfet L=0.060u W=0.260u M=1
MNI4N1 I99 I99A net8 VSS nfet L=0.060u W=0.260u M=1
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNI3N1 I99A I3 net23 VSS nfet L=0.060u W=0.260u M=1
MNI2N1 I3 I2 net26 VSS nfet L=0.060u W=0.260u M=1
MNI1N1 I2 I1 net29 VSS nfet L=0.060u W=0.260u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.240u M=1
MPI4N3 net50 I99A VDD VDD pfet L=0.060u W=0.600u M=1
MPI3N3 net65 I3 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2N3 net68 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1N3 net71 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI4N2 net47 I99A net50 VDD pfet L=0.060u W=0.305u M=1
MPI3N2 net77 I3 net65 VDD pfet L=0.060u W=0.305u M=1
MPI2N2 net80 I2 net68 VDD pfet L=0.060u W=0.305u M=1
MPI1N2 net83 I1 net71 VDD pfet L=0.060u W=0.305u M=1
MPI4N1 I99 I99A net47 VDD pfet L=0.060u W=0.305u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPI3N1 I99A I3 net77 VDD pfet L=0.060u W=0.305u M=1
MPI2N1 I3 I2 net80 VDD pfet L=0.060u W=0.305u M=1
MPI1N1 I2 I1 net83 VDD pfet L=0.060u W=0.305u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DEL_L6_4
*      Description : "Delay buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DEL_L6_4 X  A
MNI4N3 net5 I99A VSS VSS nfet L=0.060u W=0.480u M=1
MNI1N3 net14 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2N3 net17 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI3N3 net20 I3 VSS VSS nfet L=0.060u W=0.480u M=1
MNI3N2 net23 I3 net20 VSS nfet L=0.060u W=0.350u M=1
MNI4N2 net8 I99A net5 VSS nfet L=0.060u W=0.350u M=1
MNI2N2 net26 I2 net17 VSS nfet L=0.060u W=0.350u M=1
MNI1N2 net29 I1 net14 VSS nfet L=0.060u W=0.350u M=1
MNI4N1 I99 I99A net8 VSS nfet L=0.060u W=0.350u M=1
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNI3N1 I99A I3 net23 VSS nfet L=0.060u W=0.350u M=1
MNI2N1 I3 I2 net26 VSS nfet L=0.060u W=0.350u M=1
MNI1N1 I2 I1 net29 VSS nfet L=0.060u W=0.350u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=1
MPI4N3 net50 I99A VDD VDD pfet L=0.060u W=0.600u M=1
MPI3N3 net65 I3 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2N3 net68 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1N3 net71 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI4N2 net47 I99A net50 VDD pfet L=0.060u W=0.435u M=1
MPI3N2 net77 I3 net65 VDD pfet L=0.060u W=0.435u M=1
MPI2N2 net80 I2 net68 VDD pfet L=0.060u W=0.435u M=1
MPI1N2 net83 I1 net71 VDD pfet L=0.060u W=0.435u M=1
MPI4N1 I99 I99A net47 VDD pfet L=0.060u W=0.435u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPI3N1 I99A I3 net77 VDD pfet L=0.060u W=0.435u M=1
MPI2N1 I3 I2 net80 VDD pfet L=0.060u W=0.435u M=1
MPI1N1 I2 I1 net83 VDD pfet L=0.060u W=0.435u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DEL_L6_8
*      Description : "Delay buffer"
*      Equation    : X=A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DEL_L6_8 X  A
MNI4N3 net5 I99A VSS VSS nfet L=0.060u W=0.480u M=1
MNI1N3 net14 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2N3 net17 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI3N3 net20 I3 VSS VSS nfet L=0.060u W=0.480u M=1
MNI3N2 net23 I3 net20 VSS nfet L=0.060u W=0.450u M=1
MNI4N2 net8 I99A net5 VSS nfet L=0.060u W=0.450u M=1
MNI2N2 net26 I2 net17 VSS nfet L=0.060u W=0.450u M=1
MNI1N2 net29 I1 net14 VSS nfet L=0.060u W=0.450u M=1
MNI4N1 I99 I99A net8 VSS nfet L=0.060u W=0.450u M=1
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=8
MNI3N1 I99A I3 net23 VSS nfet L=0.060u W=0.450u M=1
MNI2N1 I3 I2 net26 VSS nfet L=0.060u W=0.450u M=1
MNI1N1 I2 I1 net29 VSS nfet L=0.060u W=0.450u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=2
MPI4N3 net50 I99A VDD VDD pfet L=0.060u W=0.600u M=1
MPI3N3 net65 I3 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2N3 net68 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1N3 net71 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI4N2 net47 I99A net50 VDD pfet L=0.060u W=0.575u M=1
MPI3N2 net77 I3 net65 VDD pfet L=0.060u W=0.575u M=1
MPI2N2 net80 I2 net68 VDD pfet L=0.060u W=0.575u M=1
MPI1N2 net83 I1 net71 VDD pfet L=0.060u W=0.575u M=1
MPI4N1 I99 I99A net47 VDD pfet L=0.060u W=0.575u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=8
MPI3N1 I99A I3 net77 VDD pfet L=0.060u W=0.575u M=1
MPI2N1 I3 I2 net80 VDD pfet L=0.060u W=0.575u M=1
MPI1N1 I2 I1 net83 VDD pfet L=0.060u W=0.575u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_0P5
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_0P5 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.06u W=0.24u M=1
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.24u M=1
MNA2A I3 A2 X VSS nfet L=0.06u W=0.24u M=1
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.15u M=1
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.24u M=1
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.3u M=1
MPA2N X A2N I3 VDD pfet L=0.06u W=0.27u M=1
MPA2A X A2 A1N VDD pfet L=0.06u W=0.27u M=1
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.15u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.3u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_1
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_1 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.06u W=0.48u M=1
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.48u M=1
MNA2A I3 A2 X VSS nfet L=0.06u W=0.48u M=1
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.26u M=1
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.48u M=1
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.6u M=1
MPA2N X A2N I3 VDD pfet L=0.06u W=0.54u M=1
MPA2A X A2 A1N VDD pfet L=0.06u W=0.54u M=1
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.24u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_2
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_2 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.06u W=0.48u M=2
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.48u M=2
MNA2A I3 A2 X VSS nfet L=0.06u W=0.48u M=2
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.26u M=2
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.48u M=2
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.6u M=2
MPA2N X A2N I3 VDD pfet L=0.06u W=0.54u M=2
MPA2A X A2 A1N VDD pfet L=0.06u W=0.54u M=2
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.48u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_3
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_3 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.06u W=0.48u M=3
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.48u M=3
MNA2A I3 A2 X VSS nfet L=0.06u W=0.48u M=3
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.39u M=2
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.48u M=3
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.6u M=3
MPA2N X A2N I3 VDD pfet L=0.06u W=0.54u M=3
MPA2A X A2 A1N VDD pfet L=0.06u W=0.54u M=3
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.36u M=2
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_4
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_4 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.06u W=0.48u M=4
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.48u M=4
MNA2A I3 A2 X VSS nfet L=0.06u W=0.48u M=4
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.345u M=3
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.48u M=4
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.6u M=4
MPA2N X A2N I3 VDD pfet L=0.06u W=0.54u M=4
MPA2A X A2 A1N VDD pfet L=0.06u W=0.54u M=4
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.48u M=2
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_5
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_5 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.060u W=0.480u M=5
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=5
MNA2A I3 A2 X VSS nfet L=0.060u W=0.480u M=5
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.365u M=3
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=5
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=5
MPA2N X A2N I3 VDD pfet L=0.060u W=0.545u M=4
MPA2A X A2 A1N VDD pfet L=0.060u W=0.545u M=4
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_6
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_6 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.060u W=0.480u M=6
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=6
MNA2A I3 A2 X VSS nfet L=0.060u W=0.480u M=6
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.435u M=3
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=6
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=6
MPA2N X A2N I3 VDD pfet L=0.060u W=0.525u M=5
MPA2A X A2 A1N VDD pfet L=0.060u W=0.525u M=5
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.510u M=3
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_8
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_8 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.060u W=0.480u M=8
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=8
MNA2A I3 A2 X VSS nfet L=0.060u W=0.480u M=8
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.435u M=4
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=8
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=8
MPA2N X A2N I3 VDD pfet L=0.060u W=0.580u M=6
MPA2A X A2 A1N VDD pfet L=0.060u W=0.580u M=6
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.510u M=4
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_DG_1
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_DG_1 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2A A1N A2 I1 VSS nfet L=0.060u W=0.220u M=1
MNA2N I3 A2N I1 VSS nfet L=0.060u W=0.220u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.220u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.220u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2N I1 A2N A1N VDD pfet L=0.060u W=0.245u M=1
MPA2A I1 A2 I3 VDD pfet L=0.060u W=0.245u M=1
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.245u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_DG_16
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_DG_16 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=16
MNA2A A1N A2 I1 VSS nfet L=0.060u W=0.480u M=4
MNA2N I3 A2N I1 VSS nfet L=0.060u W=0.480u M=4
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA2N I1 A2N A1N VDD pfet L=0.060u W=0.600u M=4
MPA2A I1 A2 I3 VDD pfet L=0.060u W=0.600u M=4
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=4
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_DG_2
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_DG_2 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2A A1N A2 I1 VSS nfet L=0.060u W=0.240u M=1
MNA2N I3 A2N I1 VSS nfet L=0.060u W=0.240u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.240u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2N I1 A2N A1N VDD pfet L=0.060u W=0.300u M=1
MPA2A I1 A2 I3 VDD pfet L=0.060u W=0.300u M=1
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.300u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_DG_4
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_DG_4 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2A A1N A2 I1 VSS nfet L=0.060u W=0.480u M=1
MNA2N I3 A2N I1 VSS nfet L=0.060u W=0.480u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA2N I1 A2N A1N VDD pfet L=0.060u W=0.600u M=1
MPA2A I1 A2 I3 VDD pfet L=0.060u W=0.600u M=1
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_DG_8
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_DG_8 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2A A1N A2 I1 VSS nfet L=0.060u W=0.480u M=2
MNA2N I3 A2N I1 VSS nfet L=0.060u W=0.480u M=2
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA2N I1 A2N A1N VDD pfet L=0.060u W=0.600u M=2
MPA2A I1 A2 I3 VDD pfet L=0.060u W=0.600u M=2
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_S_0P5
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_S_0P5 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.060u W=0.240u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.240u M=1
MNA2A I3 A2 X VSS nfet L=0.060u W=0.240u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.240u M=1
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.285u M=1
MPA2N X A2N I3 VDD pfet L=0.060u W=0.250u M=1
MPA2A X A2 A1N VDD pfet L=0.060u W=0.250u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.155u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.285u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_S_1
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_S_1 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.060u W=0.480u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=1
MNA2A I3 A2 X VSS nfet L=0.060u W=0.480u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.320u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.575u M=1
MPA2N X A2N I3 VDD pfet L=0.060u W=0.500u M=1
MPA2A X A2 A1N VDD pfet L=0.060u W=0.500u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.575u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_S_2
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_S_2 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.060u W=0.480u M=2
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=2
MNA2A I3 A2 X VSS nfet L=0.060u W=0.480u M=2
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.320u M=2
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=2
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.575u M=2
MPA2N X A2N I3 VDD pfet L=0.060u W=0.500u M=2
MPA2A X A2 A1N VDD pfet L=0.060u W=0.500u M=2
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.485u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.575u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_S_3
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_S_3 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.060u W=0.480u M=3
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=3
MNA2A I3 A2 X VSS nfet L=0.060u W=0.480u M=3
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=3
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.575u M=3
MPA2N X A2N I3 VDD pfet L=0.060u W=0.500u M=3
MPA2A X A2 A1N VDD pfet L=0.060u W=0.500u M=3
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.365u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.575u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_S_4
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_S_4 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.060u W=0.480u M=4
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=4
MNA2A I3 A2 X VSS nfet L=0.060u W=0.480u M=4
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.430u M=3
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=4
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.575u M=4
MPA2N X A2N I3 VDD pfet L=0.060u W=0.500u M=4
MPA2A X A2 A1N VDD pfet L=0.060u W=0.500u M=4
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.485u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.575u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_S_6
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_S_6 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.060u W=0.480u M=6
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=6
MNA2A I3 A2 X VSS nfet L=0.060u W=0.480u M=6
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=6
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.575u M=6
MPA2N X A2N I3 VDD pfet L=0.060u W=0.600u M=5
MPA2A X A2 A1N VDD pfet L=0.060u W=0.600u M=5
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.485u M=3
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.575u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN2_S_8
*      Description : "2-Input exclusive NOR"
*      Equation    : X=!(A1^A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN2_S_8 X  A1 A2
MNA2N A1N A2N X VSS nfet L=0.060u W=0.480u M=8
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=8
MNA2A I3 A2 X VSS nfet L=0.060u W=0.480u M=8
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.430u M=6
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=8
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.575u M=8
MPA2N X A2N I3 VDD pfet L=0.060u W=0.570u M=7
MPA2A X A2 A1N VDD pfet L=0.060u W=0.570u M=7
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.485u M=4
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.575u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_0P5
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_0P5 X  A1 A2 A3
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.240u M=1
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA2A A3A A2 I1 VSS nfet L=0.060u W=0.240u M=1
MNA2NA A3N A2N I1 VSS nfet L=0.060u W=0.240u M=1
MNA2B A3N A2 I2 VSS nfet L=0.060u W=0.240u M=1
MNA2NB A3A A2N I2 VSS nfet L=0.060u W=0.240u M=1
MNA1A I2 A1 X VSS nfet L=0.060u W=0.240u M=1
MNA1NA I1 A1N X VSS nfet L=0.060u W=0.240u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.175u M=1
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.300u M=1
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2NA I1 A2N A3A VDD pfet L=0.060u W=0.210u M=1
MPA2A I1 A2 A3N VDD pfet L=0.060u W=0.210u M=1
MPA2NB I2 A2N A3N VDD pfet L=0.060u W=0.210u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.165u M=1
MPA2B I2 A2 A3A VDD pfet L=0.060u W=0.210u M=1
MPA1NA X A1N I2 VDD pfet L=0.060u W=0.210u M=1
MPA1A X A1 I1 VDD pfet L=0.060u W=0.210u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.155u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_1P5
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_1P5 X  A1 A2 A3
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.355u M=2
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.355u M=2
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNA2A A3A A2 I1 VSS nfet L=0.060u W=0.350u M=2
MNA2NA A3N A2N I1 VSS nfet L=0.060u W=0.350u M=2
MNA2B A3N A2 I2 VSS nfet L=0.060u W=0.350u M=2
MNA2NB A3A A2N I2 VSS nfet L=0.060u W=0.350u M=2
MNA1A I2 A1 X VSS nfet L=0.060u W=0.350u M=2
MNA1NA I1 A1N X VSS nfet L=0.060u W=0.350u M=2
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.255u M=1
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.445u M=2
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.445u M=2
MPA2NA I1 A2N A3A VDD pfet L=0.060u W=0.600u M=1
MPA2A I1 A2 A3N VDD pfet L=0.060u W=0.600u M=1
MPA2NB I2 A2N A3N VDD pfet L=0.060u W=0.600u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.465u M=1
MPA2B I2 A2 A3A VDD pfet L=0.060u W=0.600u M=1
MPA1NA X A1N I2 VDD pfet L=0.060u W=0.600u M=1
MPA1A X A1 I1 VDD pfet L=0.060u W=0.600u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_3
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_3 X  A1 A2 A3
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.480u M=3
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.340u M=2
MNA2A A3A A2 I1 VSS nfet L=0.060u W=0.445u M=3
MNA2NA A3N A2N I1 VSS nfet L=0.060u W=0.445u M=3
MNA2B A3N A2 I2 VSS nfet L=0.060u W=0.445u M=3
MNA2NB A3A A2N I2 VSS nfet L=0.060u W=0.445u M=3
MNA1A I2 A1 X VSS nfet L=0.060u W=0.445u M=3
MNA1NA I1 A1N X VSS nfet L=0.060u W=0.445u M=3
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.600u M=3
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.600u M=3
MPA2NA I1 A2N A3A VDD pfet L=0.060u W=0.580u M=2
MPA2A I1 A2 A3N VDD pfet L=0.060u W=0.580u M=2
MPA2NB I2 A2N A3N VDD pfet L=0.060u W=0.580u M=2
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.440u M=2
MPA2B I2 A2 A3A VDD pfet L=0.060u W=0.580u M=2
MPA1NA X A1N I2 VDD pfet L=0.060u W=0.580u M=2
MPA1A X A1 I1 VDD pfet L=0.060u W=0.580u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.460u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_6
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_6 X  A1 A2 A3
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.480u M=6
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.435u M=3
MNA2A A3A A2 I1 VSS nfet L=0.060u W=0.480u M=5
MNA2NA A3N A2N I1 VSS nfet L=0.060u W=0.480u M=5
MNA2B A3N A2 I2 VSS nfet L=0.060u W=0.480u M=5
MNA2NB A3A A2N I2 VSS nfet L=0.060u W=0.480u M=5
MNA1A I2 A1 X VSS nfet L=0.060u W=0.480u M=5
MNA1NA I1 A1N X VSS nfet L=0.060u W=0.480u M=5
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.460u M=2
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.600u M=6
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.600u M=6
MPA2NA I1 A2N A3A VDD pfet L=0.060u W=0.550u M=4
MPA2A I1 A2 A3N VDD pfet L=0.060u W=0.550u M=4
MPA2NB I2 A2N A3N VDD pfet L=0.060u W=0.550u M=4
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.560u M=3
MPA2B I2 A2 A3A VDD pfet L=0.060u W=0.550u M=4
MPA1NA X A1N I2 VDD pfet L=0.060u W=0.550u M=4
MPA1A X A1 I1 VDD pfet L=0.060u W=0.550u M=4
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.435u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_1
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_1 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNA3N A3A A3N VSS VSS nfet L=0.06u W=0.24u M=1
MNA3 A3N A3 VSS VSS nfet L=0.06u W=0.24u M=1
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.21u M=1
MNA2A A3N A2 I1 VSS nfet L=0.06u W=0.24u M=1
MNA2NA A3A A2N I1 VSS nfet L=0.06u W=0.24u M=1
MNA2B A3A A2 I2 VSS nfet L=0.06u W=0.24u M=1
MNA2NB A3N A2N I2 VSS nfet L=0.06u W=0.24u M=1
MNA1A I2 A1 I99 VSS nfet L=0.06u W=0.24u M=1
MNA1NA I1 A1N I99 VSS nfet L=0.06u W=0.24u M=1
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.2u M=1
MPI99 X I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPA3N A3A A3N VDD VDD pfet L=0.06u W=0.285u M=1
MPA3 A3N A3 VDD VDD pfet L=0.06u W=0.285u M=1
MPA2NA I1 A2N A3N VDD pfet L=0.06u W=0.285u M=1
MPA2A I1 A2 A3A VDD pfet L=0.06u W=0.285u M=1
MPA2NB I2 A2N A3A VDD pfet L=0.06u W=0.285u M=1
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.285u M=1
MPA2B I2 A2 A3N VDD pfet L=0.06u W=0.285u M=1
MPA1NA I99 A1N I2 VDD pfet L=0.06u W=0.285u M=1
MPA1A I99 A1 I1 VDD pfet L=0.06u W=0.285u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.22u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_2
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_2 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNA3N A3A A3N VSS VSS nfet L=0.06u W=0.48u M=1
MNA3 A3N A3 VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.42u M=1
MNA2A A3N A2 I1 VSS nfet L=0.06u W=0.48u M=1
MNA2NA A3A A2N I1 VSS nfet L=0.06u W=0.48u M=1
MNA2B A3A A2 I2 VSS nfet L=0.06u W=0.48u M=1
MNA2NB A3N A2N I2 VSS nfet L=0.06u W=0.48u M=1
MNA1A I2 A1 I99 VSS nfet L=0.06u W=0.48u M=1
MNA1NA I1 A1N I99 VSS nfet L=0.06u W=0.48u M=1
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.2u M=1
MPI99 X I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPA3N A3A A3N VDD VDD pfet L=0.06u W=0.57u M=1
MPA3 A3N A3 VDD VDD pfet L=0.06u W=0.57u M=1
MPA2NA I1 A2N A3N VDD pfet L=0.06u W=0.57u M=1
MPA2A I1 A2 A3A VDD pfet L=0.06u W=0.57u M=1
MPA2NB I2 A2N A3A VDD pfet L=0.06u W=0.57u M=1
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.57u M=1
MPA2B I2 A2 A3N VDD pfet L=0.06u W=0.57u M=1
MPA1NA I99 A1N I2 VDD pfet L=0.06u W=0.57u M=1
MPA1A I99 A1 I1 VDD pfet L=0.06u W=0.57u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.22u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_4
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_4 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNA3N A3A A3N VSS VSS nfet L=0.06u W=0.48u M=2
MNA3 A3N A3 VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.42u M=2
MNA2A A3N A2 I1 VSS nfet L=0.06u W=0.48u M=2
MNA2NA A3A A2N I1 VSS nfet L=0.06u W=0.48u M=2
MNA2B A3A A2 I2 VSS nfet L=0.06u W=0.48u M=2
MNA2NB A3N A2N I2 VSS nfet L=0.06u W=0.48u M=2
MNA1A I2 A1 I99 VSS nfet L=0.06u W=0.48u M=2
MNA1NA I1 A1N I99 VSS nfet L=0.06u W=0.48u M=2
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.2u M=1
MPI99 X I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPA3N A3A A3N VDD VDD pfet L=0.06u W=0.57u M=2
MPA3 A3N A3 VDD VDD pfet L=0.06u W=0.57u M=2
MPA2NA I1 A2N A3N VDD pfet L=0.06u W=0.57u M=2
MPA2A I1 A2 A3A VDD pfet L=0.06u W=0.57u M=2
MPA2NB I2 A2N A3A VDD pfet L=0.06u W=0.57u M=2
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.57u M=2
MPA2B I2 A2 A3N VDD pfet L=0.06u W=0.57u M=2
MPA1NA I99 A1N I2 VDD pfet L=0.06u W=0.57u M=2
MPA1A I99 A1 I1 VDD pfet L=0.06u W=0.57u M=2
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.22u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_DG_1
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_DG_1 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.240u M=1
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2A A3N A2 I1 VSS nfet L=0.060u W=0.220u M=1
MNA2NA A3A A2N I1 VSS nfet L=0.060u W=0.220u M=1
MNA2B A3A A2 I2 VSS nfet L=0.060u W=0.220u M=1
MNA2NB A3N A2N I2 VSS nfet L=0.060u W=0.220u M=1
MNA1A I2 A1 I99 VSS nfet L=0.060u W=0.220u M=1
MNA1NA I1 A1N I99 VSS nfet L=0.060u W=0.220u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.220u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.300u M=1
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2NA I1 A2N A3N VDD pfet L=0.060u W=0.245u M=1
MPA2A I1 A2 A3A VDD pfet L=0.060u W=0.245u M=1
MPA2NB I2 A2N A3A VDD pfet L=0.060u W=0.245u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA2B I2 A2 A3N VDD pfet L=0.060u W=0.245u M=1
MPA1NA I99 A1N I2 VDD pfet L=0.060u W=0.245u M=1
MPA1A I99 A1 I1 VDD pfet L=0.060u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_DG_2
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_DG_2 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.480u M=1
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2A A3N A2 I1 VSS nfet L=0.060u W=0.240u M=1
MNA2NA A3A A2N I1 VSS nfet L=0.060u W=0.240u M=1
MNA2B A3A A2 I2 VSS nfet L=0.060u W=0.240u M=1
MNA2NB A3N A2N I2 VSS nfet L=0.060u W=0.240u M=1
MNA1A I2 A1 I99 VSS nfet L=0.060u W=0.240u M=1
MNA1NA I1 A1N I99 VSS nfet L=0.060u W=0.240u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.220u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.600u M=1
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2NA I1 A2N A3N VDD pfet L=0.060u W=0.300u M=1
MPA2A I1 A2 A3A VDD pfet L=0.060u W=0.300u M=1
MPA2NB I2 A2N A3A VDD pfet L=0.060u W=0.300u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA2B I2 A2 A3N VDD pfet L=0.060u W=0.300u M=1
MPA1NA I99 A1N I2 VDD pfet L=0.060u W=0.300u M=1
MPA1A I99 A1 I1 VDD pfet L=0.060u W=0.300u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_DG_3
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_DG_3 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=3
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.355u M=2
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.355u M=2
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2A A3N A2 I1 VSS nfet L=0.060u W=0.355u M=1
MNA2NA A3A A2N I1 VSS nfet L=0.060u W=0.355u M=1
MNA2B A3A A2 I2 VSS nfet L=0.060u W=0.355u M=1
MNA2NB A3N A2N I2 VSS nfet L=0.060u W=0.355u M=1
MNA1A I2 A1 I99 VSS nfet L=0.060u W=0.355u M=1
MNA1NA I1 A1N I99 VSS nfet L=0.060u W=0.355u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.220u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=3
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.445u M=2
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.445u M=2
MPA2NA I1 A2N A3N VDD pfet L=0.060u W=0.445u M=1
MPA2A I1 A2 A3A VDD pfet L=0.060u W=0.445u M=1
MPA2NB I2 A2N A3A VDD pfet L=0.060u W=0.445u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA2B I2 A2 A3N VDD pfet L=0.060u W=0.445u M=1
MPA1NA I99 A1N I2 VDD pfet L=0.060u W=0.445u M=1
MPA1A I99 A1 I1 VDD pfet L=0.060u W=0.445u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_DG_4
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_DG_4 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.480u M=2
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2A A3N A2 I1 VSS nfet L=0.060u W=0.480u M=1
MNA2NA A3A A2N I1 VSS nfet L=0.060u W=0.480u M=1
MNA2B A3A A2 I2 VSS nfet L=0.060u W=0.480u M=1
MNA2NB A3N A2N I2 VSS nfet L=0.060u W=0.480u M=1
MNA1A I2 A1 I99 VSS nfet L=0.060u W=0.480u M=1
MNA1NA I1 A1N I99 VSS nfet L=0.060u W=0.480u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.240u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.600u M=2
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2NA I1 A2N A3N VDD pfet L=0.060u W=0.600u M=1
MPA2A I1 A2 A3A VDD pfet L=0.060u W=0.600u M=1
MPA2NB I2 A2N A3A VDD pfet L=0.060u W=0.600u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2B I2 A2 A3N VDD pfet L=0.060u W=0.600u M=1
MPA1NA I99 A1N I2 VDD pfet L=0.060u W=0.600u M=1
MPA1A I99 A1 I1 VDD pfet L=0.060u W=0.600u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EN3_DG_8
*      Description : "3-Input exclusive NOR"
*      Equation    : X=!((A1^A2)^A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EN3_DG_8 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=8
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.480u M=4
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2A A3N A2 I1 VSS nfet L=0.060u W=0.480u M=2
MNA2NA A3A A2N I1 VSS nfet L=0.060u W=0.480u M=2
MNA2B A3A A2 I2 VSS nfet L=0.060u W=0.450u M=2
MNA2NB A3N A2N I2 VSS nfet L=0.060u W=0.450u M=2
MNA1A I2 A1 I99 VSS nfet L=0.060u W=0.480u M=2
MNA1NA I1 A1N I99 VSS nfet L=0.060u W=0.480u M=2
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=8
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.600u M=4
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.600u M=4
MPA2NA I1 A2N A3N VDD pfet L=0.060u W=0.600u M=2
MPA2A I1 A2 A3A VDD pfet L=0.060u W=0.600u M=2
MPA2NB I2 A2N A3A VDD pfet L=0.060u W=0.575u M=2
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2B I2 A2 A3N VDD pfet L=0.060u W=0.575u M=2
MPA1NA I99 A1N I2 VDD pfet L=0.060u W=0.575u M=2
MPA1A I99 A1 I1 VDD pfet L=0.060u W=0.575u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_0P5
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_0P5 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.06u W=0.24u M=1
MNA2N I3 A2N X VSS nfet L=0.06u W=0.24u M=1
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.24u M=1
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.15u M=1
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.24u M=1
MPA2N X A2N A1N VDD pfet L=0.06u W=0.255u M=1
MPA2A X A2 I3 VDD pfet L=0.06u W=0.255u M=1
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.3u M=1
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.15u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.3u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_1
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_1 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.06u W=0.48u M=1
MNA2N I3 A2N X VSS nfet L=0.06u W=0.48u M=1
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.24u M=1
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.48u M=1
MPA2N X A2N A1N VDD pfet L=0.06u W=0.51u M=1
MPA2A X A2 I3 VDD pfet L=0.06u W=0.51u M=1
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.6u M=1
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.27u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_2
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_2 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.06u W=0.48u M=2
MNA2N I3 A2N X VSS nfet L=0.06u W=0.48u M=2
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.48u M=2
MPA2N X A2N A1N VDD pfet L=0.06u W=0.51u M=2
MPA2A X A2 I3 VDD pfet L=0.06u W=0.51u M=2
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.6u M=2
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.54u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_3
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_3 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.06u W=0.48u M=3
MNA2N I3 A2N X VSS nfet L=0.06u W=0.48u M=3
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.48u M=3
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.36u M=2
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.48u M=3
MPA2N X A2N A1N VDD pfet L=0.06u W=0.51u M=3
MPA2A X A2 I3 VDD pfet L=0.06u W=0.51u M=3
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.6u M=3
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.405u M=2
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_4
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_4 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.06u W=0.48u M=4
MNA2N I3 A2N X VSS nfet L=0.06u W=0.48u M=4
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.48u M=4
MPA2N X A2N A1N VDD pfet L=0.06u W=0.51u M=4
MPA2A X A2 I3 VDD pfet L=0.06u W=0.51u M=4
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.6u M=4
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.54u M=2
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_5
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_5 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.060u W=0.480u M=5
MNA2N I3 A2N X VSS nfet L=0.060u W=0.480u M=5
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=5
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.365u M=3
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=5
MPA2N X A2N A1N VDD pfet L=0.060u W=0.545u M=4
MPA2A X A2 I3 VDD pfet L=0.060u W=0.545u M=4
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=5
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_6
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_6 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.060u W=0.480u M=6
MNA2N I3 A2N X VSS nfet L=0.060u W=0.480u M=6
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.435u M=3
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=6
MPA2N X A2N A1N VDD pfet L=0.060u W=0.525u M=5
MPA2A X A2 I3 VDD pfet L=0.060u W=0.525u M=5
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=6
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.510u M=3
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_8
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_8 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.060u W=0.480u M=8
MNA2N I3 A2N X VSS nfet L=0.060u W=0.480u M=8
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.435u M=4
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=8
MPA2N X A2N A1N VDD pfet L=0.060u W=0.580u M=6
MPA2A X A2 I3 VDD pfet L=0.060u W=0.580u M=6
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=8
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.510u M=4
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_S_2
*      Description : "2-Input exclusive OR, symmetric rise/fall"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_S_2 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.3u M=1
MNA2N A1N A2N I1 VSS nfet L=0.06u W=0.385u M=1
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.19u M=1
MNA2A I3 A2 I1 VSS nfet L=0.06u W=0.385u M=1
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.19u M=1
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.19u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.485u M=1
MPA2N I1 A2N I3 VDD pfet L=0.06u W=0.32u M=1
MPA2A I1 A2 A1N VDD pfet L=0.06u W=0.32u M=1
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.19u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.485u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_S_4
*      Description : "2-Input exclusive OR, symmetric rise/fall"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_S_4 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.3u M=2
MNA2N A1N A2N I1 VSS nfet L=0.06u W=0.48u M=1
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.245u M=1
MNA2A I3 A2 I1 VSS nfet L=0.06u W=0.48u M=1
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.245u M=1
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.245u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.6u M=1
MPA2N I1 A2N I3 VDD pfet L=0.06u W=0.41u M=1
MPA2A I1 A2 A1N VDD pfet L=0.06u W=0.41u M=1
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_S_8
*      Description : "2-Input exclusive OR, symmetric rise/fall"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_S_8 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.4u M=3
MNA2N A1N A2N I1 VSS nfet L=0.06u W=0.38u M=2
MNA1N I3 A1N VSS VSS nfet L=0.06u W=0.38u M=1
MNA2A I3 A2 I1 VSS nfet L=0.06u W=0.38u M=2
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.38u M=1
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.38u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=8
MPA1N I3 A1N VDD VDD pfet L=0.06u W=0.48u M=2
MPA2N I1 A2N I3 VDD pfet L=0.06u W=0.6u M=1
MPA2A I1 A2 A1N VDD pfet L=0.06u W=0.6u M=1
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.38u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_DG_1
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_DG_1 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2N A1N A2N I1 VSS nfet L=0.060u W=0.220u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.220u M=1
MNA2A I3 A2 I1 VSS nfet L=0.060u W=0.220u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.220u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.245u M=1
MPA2N I1 A2N I3 VDD pfet L=0.060u W=0.245u M=1
MPA2A I1 A2 A1N VDD pfet L=0.060u W=0.245u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_DG_16
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_DG_16 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=16
MNA2N A1N A2N I1 VSS nfet L=0.060u W=0.480u M=4
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=4
MNA2A I3 A2 I1 VSS nfet L=0.060u W=0.480u M=4
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=4
MPA2N I1 A2N I3 VDD pfet L=0.060u W=0.600u M=4
MPA2A I1 A2 A1N VDD pfet L=0.060u W=0.600u M=4
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_DG_2
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_DG_2 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2N A1N A2N I1 VSS nfet L=0.060u W=0.240u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.240u M=1
MNA2A I3 A2 I1 VSS nfet L=0.060u W=0.240u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.240u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.300u M=1
MPA2N I1 A2N I3 VDD pfet L=0.060u W=0.300u M=1
MPA2A I1 A2 A1N VDD pfet L=0.060u W=0.300u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_DG_4
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_DG_4 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2N A1N A2N I1 VSS nfet L=0.060u W=0.480u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=1
MNA2A I3 A2 I1 VSS nfet L=0.060u W=0.480u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=1
MPA2N I1 A2N I3 VDD pfet L=0.060u W=0.600u M=1
MPA2A I1 A2 A1N VDD pfet L=0.060u W=0.600u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_DG_8
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_DG_8 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2N A1N A2N I1 VSS nfet L=0.060u W=0.480u M=2
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=2
MNA2A I3 A2 I1 VSS nfet L=0.060u W=0.480u M=2
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=2
MPA2N I1 A2N I3 VDD pfet L=0.060u W=0.600u M=2
MPA2A I1 A2 A1N VDD pfet L=0.060u W=0.600u M=2
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_S_0P5
*      Description : "2-Input exclusive OR, symmetric rise/fall"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_S_0P5 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.060u W=0.240u M=1
MNA2N I3 A2N X VSS nfet L=0.060u W=0.240u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.240u M=1
MPA2N X A2N A1N VDD pfet L=0.060u W=0.250u M=1
MPA2A X A2 I3 VDD pfet L=0.060u W=0.250u M=1
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.285u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.155u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.285u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_S_1
*      Description : "2-Input exclusive OR, symmetric rise/fall"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_S_1 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.060u W=0.480u M=1
MNA2N I3 A2N X VSS nfet L=0.060u W=0.480u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.320u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPA2N X A2N A1N VDD pfet L=0.060u W=0.500u M=1
MPA2A X A2 I3 VDD pfet L=0.060u W=0.500u M=1
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.575u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.575u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_S_3
*      Description : "2-Input exclusive OR, symmetric rise/fall"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_S_3 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.060u W=0.480u M=3
MNA2N I3 A2N X VSS nfet L=0.060u W=0.480u M=3
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=3
MPA2N X A2N A1N VDD pfet L=0.060u W=0.500u M=3
MPA2A X A2 I3 VDD pfet L=0.060u W=0.500u M=3
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.575u M=3
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.365u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.575u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_S_5
*      Description : "2-Input exclusive OR, symmetric rise/fall"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_S_5 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.060u W=0.480u M=5
MNA2N I3 A2N X VSS nfet L=0.060u W=0.480u M=5
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=5
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.400u M=4
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=5
MPA2N X A2N A1N VDD pfet L=0.060u W=0.600u M=4
MPA2A X A2 I3 VDD pfet L=0.060u W=0.600u M=4
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.575u M=5
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.575u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_S_6
*      Description : "2-Input exclusive OR, symmetric rise/fall"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_S_6 X  A1 A2
MNA2A A1N A2 X VSS nfet L=0.060u W=0.480u M=6
MNA2N I3 A2N X VSS nfet L=0.060u W=0.480u M=6
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=6
MPA2N X A2N A1N VDD pfet L=0.060u W=0.600u M=5
MPA2A X A2 I3 VDD pfet L=0.060u W=0.600u M=5
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.575u M=6
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.485u M=3
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.575u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_G_1
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_G_1 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2N A1N A2N I1 VSS nfet L=0.060u W=0.240u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.240u M=1
MNA2A I3 A2 I1 VSS nfet L=0.060u W=0.240u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.240u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.300u M=1
MPA2N I1 A2N I3 VDD pfet L=0.060u W=0.300u M=1
MPA2A I1 A2 A1N VDD pfet L=0.060u W=0.300u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_G_2
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_G_2 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2N A1N A2N I1 VSS nfet L=0.060u W=0.480u M=1
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=1
MNA2A I3 A2 I1 VSS nfet L=0.060u W=0.480u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=1
MPA2N I1 A2N I3 VDD pfet L=0.060u W=0.600u M=1
MPA2A I1 A2 A1N VDD pfet L=0.060u W=0.600u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_G_4
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_G_4 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2N A1N A2N I1 VSS nfet L=0.060u W=0.480u M=2
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=2
MNA2A I3 A2 I1 VSS nfet L=0.060u W=0.480u M=2
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=2
MPA2N I1 A2N I3 VDD pfet L=0.060u W=0.600u M=2
MPA2A I1 A2 A1N VDD pfet L=0.060u W=0.600u M=2
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO2_G_8
*      Description : "2-Input exclusive OR"
*      Equation    : X=A1^A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO2_G_8 X  A1 A2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2N A1N A2N I1 VSS nfet L=0.060u W=0.480u M=4
MNA1N I3 A1N VSS VSS nfet L=0.060u W=0.480u M=4
MNA2A I3 A2 I1 VSS nfet L=0.060u W=0.480u M=4
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1N I3 A1N VDD VDD pfet L=0.060u W=0.600u M=4
MPA2N I1 A2N I3 VDD pfet L=0.060u W=0.600u M=4
MPA2A I1 A2 A1N VDD pfet L=0.060u W=0.600u M=4
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO3_3
*      Description : "3-Input exclusive OR"
*      Equation    : X=(A1^A2)^A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO3_3 X  A1 A2 A3
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.480u M=3
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.340u M=2
MNA2A A3N A2 I1 VSS nfet L=0.060u W=0.445u M=3
MNA2NA A3A A2N I1 VSS nfet L=0.060u W=0.445u M=3
MNA2B A3A A2 I2 VSS nfet L=0.060u W=0.445u M=3
MNA2NB A3N A2N I2 VSS nfet L=0.060u W=0.445u M=3
MNA1A I2 A1 X VSS nfet L=0.060u W=0.445u M=3
MNA1NA I1 A1N X VSS nfet L=0.060u W=0.445u M=3
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.600u M=3
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.600u M=3
MPA2NA I1 A2N A3N VDD pfet L=0.060u W=0.580u M=2
MPA2A I1 A2 A3A VDD pfet L=0.060u W=0.580u M=2
MPA2NB I2 A2N A3A VDD pfet L=0.060u W=0.580u M=2
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.440u M=2
MPA2B I2 A2 A3N VDD pfet L=0.060u W=0.580u M=2
MPA1NA X A1N I2 VDD pfet L=0.060u W=0.580u M=2
MPA1A X A1 I1 VDD pfet L=0.060u W=0.580u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.460u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO3_6
*      Description : "3-Input exclusive OR"
*      Equation    : X=(A1^A2)^A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO3_6 X  A1 A2 A3
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.480u M=6
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.435u M=3
MNA2A A3N A2 I1 VSS nfet L=0.060u W=0.480u M=5
MNA2NA A3A A2N I1 VSS nfet L=0.060u W=0.480u M=5
MNA2B A3A A2 I2 VSS nfet L=0.060u W=0.480u M=5
MNA2NB A3N A2N I2 VSS nfet L=0.060u W=0.480u M=5
MNA1A I2 A1 X VSS nfet L=0.060u W=0.480u M=5
MNA1NA I1 A1N X VSS nfet L=0.060u W=0.480u M=5
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.460u M=2
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.600u M=6
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.600u M=6
MPA2NA I1 A2N A3N VDD pfet L=0.060u W=0.550u M=4
MPA2A I1 A2 A3A VDD pfet L=0.060u W=0.550u M=4
MPA2NB I2 A2N A3A VDD pfet L=0.060u W=0.550u M=4
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.560u M=3
MPA2B I2 A2 A3N VDD pfet L=0.060u W=0.550u M=4
MPA1NA X A1N I2 VDD pfet L=0.060u W=0.550u M=4
MPA1A X A1 I1 VDD pfet L=0.060u W=0.550u M=4
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.435u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO3_1
*      Description : "3-Input exclusive OR"
*      Equation    : X=(A1^A2)^A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO3_1 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNA3N A3A A3N VSS VSS nfet L=0.06u W=0.33u M=1
MNA3 A3N A3 VSS VSS nfet L=0.06u W=0.33u M=1
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.23u M=1
MNA2A A3A A2 I1 VSS nfet L=0.06u W=0.295u M=1
MNA2NA A3N A2N I1 VSS nfet L=0.06u W=0.295u M=1
MNA2B A3N A2 I2 VSS nfet L=0.06u W=0.295u M=1
MNA2NB A3A A2N I2 VSS nfet L=0.06u W=0.295u M=1
MNA1A I2 A1 I99 VSS nfet L=0.06u W=0.295u M=1
MNA1NA I1 A1N I99 VSS nfet L=0.06u W=0.295u M=1
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.23u M=1
MPI99 X I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPA3N A3A A3N VDD VDD pfet L=0.06u W=0.42u M=1
MPA3 A3N A3 VDD VDD pfet L=0.06u W=0.42u M=1
MPA2NA I1 A2N A3A VDD pfet L=0.06u W=0.35u M=1
MPA2A I1 A2 A3N VDD pfet L=0.06u W=0.35u M=1
MPA2NB I2 A2N A3N VDD pfet L=0.06u W=0.35u M=1
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.345u M=1
MPA2B I2 A2 A3A VDD pfet L=0.06u W=0.35u M=1
MPA1NA I99 A1N I2 VDD pfet L=0.06u W=0.35u M=1
MPA1A I99 A1 I1 VDD pfet L=0.06u W=0.35u M=1
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.345u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO3_2
*      Description : "3-Input exclusive OR"
*      Equation    : X=(A1^A2)^A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO3_2 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNA3N A3A A3N VSS VSS nfet L=0.06u W=0.33u M=2
MNA3 A3N A3 VSS VSS nfet L=0.06u W=0.33u M=2
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.46u M=1
MNA2A A3A A2 I1 VSS nfet L=0.06u W=0.295u M=2
MNA2NA A3N A2N I1 VSS nfet L=0.06u W=0.295u M=2
MNA2B A3N A2 I2 VSS nfet L=0.06u W=0.295u M=2
MNA2NB A3A A2N I2 VSS nfet L=0.06u W=0.295u M=2
MNA1A I2 A1 I99 VSS nfet L=0.06u W=0.295u M=2
MNA1NA I1 A1N I99 VSS nfet L=0.06u W=0.295u M=2
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.46u M=1
MPI99 X I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPA3N A3A A3N VDD VDD pfet L=0.06u W=0.42u M=2
MPA3 A3N A3 VDD VDD pfet L=0.06u W=0.42u M=2
MPA2NA I1 A2N A3A VDD pfet L=0.06u W=0.35u M=2
MPA2A I1 A2 A3N VDD pfet L=0.06u W=0.35u M=2
MPA2NB I2 A2N A3N VDD pfet L=0.06u W=0.35u M=2
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.345u M=2
MPA2B I2 A2 A3A VDD pfet L=0.06u W=0.35u M=2
MPA1NA I99 A1N I2 VDD pfet L=0.06u W=0.35u M=2
MPA1A I99 A1 I1 VDD pfet L=0.06u W=0.35u M=2
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.345u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO3_4
*      Description : "3-Input exclusive OR"
*      Equation    : X=(A1^A2)^A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO3_4 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNA3N A3A A3N VSS VSS nfet L=0.06u W=0.44u M=3
MNA3 A3N A3 VSS VSS nfet L=0.06u W=0.44u M=3
MNA2 A2N A2 VSS VSS nfet L=0.06u W=0.46u M=2
MNA2A A3A A2 I1 VSS nfet L=0.06u W=0.395u M=3
MNA2NA A3N A2N I1 VSS nfet L=0.06u W=0.395u M=3
MNA2B A3N A2 I2 VSS nfet L=0.06u W=0.395u M=3
MNA2NB A3A A2N I2 VSS nfet L=0.06u W=0.395u M=3
MNA1A I2 A1 I99 VSS nfet L=0.06u W=0.395u M=3
MNA1NA I1 A1N I99 VSS nfet L=0.06u W=0.395u M=3
MNA1 A1N A1 VSS VSS nfet L=0.06u W=0.46u M=2
MPI99 X I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPA3N A3A A3N VDD VDD pfet L=0.06u W=0.56u M=3
MPA3 A3N A3 VDD VDD pfet L=0.06u W=0.56u M=3
MPA2NA I1 A2N A3A VDD pfet L=0.06u W=0.465u M=3
MPA2A I1 A2 A3N VDD pfet L=0.06u W=0.465u M=3
MPA2NB I2 A2N A3N VDD pfet L=0.06u W=0.465u M=3
MPA2 A2N A2 VDD VDD pfet L=0.06u W=0.46u M=3
MPA2B I2 A2 A3A VDD pfet L=0.06u W=0.465u M=3
MPA1NA I99 A1N I2 VDD pfet L=0.06u W=0.465u M=3
MPA1A I99 A1 I1 VDD pfet L=0.06u W=0.465u M=3
MPA1 A1N A1 VDD VDD pfet L=0.06u W=0.46u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO3_DG_1
*      Description : "3-Input exclusive OR"
*      Equation    : X=(A1^A2)^A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO3_DG_1 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.240u M=1
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2A A3A A2 I1 VSS nfet L=0.060u W=0.220u M=1
MNA2NA A3N A2N I1 VSS nfet L=0.060u W=0.220u M=1
MNA2B A3N A2 I2 VSS nfet L=0.060u W=0.220u M=1
MNA2NB A3A A2N I2 VSS nfet L=0.060u W=0.220u M=1
MNA1A I2 A1 I99 VSS nfet L=0.060u W=0.220u M=1
MNA1NA I1 A1N I99 VSS nfet L=0.060u W=0.220u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.220u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.300u M=1
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2NA I1 A2N A3A VDD pfet L=0.060u W=0.190u M=1
MPA2A I1 A2 A3N VDD pfet L=0.060u W=0.190u M=1
MPA2NB I2 A2N A3N VDD pfet L=0.060u W=0.190u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.190u M=1
MPA2B I2 A2 A3A VDD pfet L=0.060u W=0.190u M=1
MPA1NA I99 A1N I2 VDD pfet L=0.060u W=0.190u M=1
MPA1A I99 A1 I1 VDD pfet L=0.060u W=0.190u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO3_DG_2
*      Description : "3-Input exclusive OR"
*      Equation    : X=(A1^A2)^A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO3_DG_2 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.480u M=1
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2A A3A A2 I1 VSS nfet L=0.060u W=0.240u M=1
MNA2NA A3N A2N I1 VSS nfet L=0.060u W=0.240u M=1
MNA2B A3N A2 I2 VSS nfet L=0.060u W=0.240u M=1
MNA2NB A3A A2N I2 VSS nfet L=0.060u W=0.240u M=1
MNA1A I2 A1 I99 VSS nfet L=0.060u W=0.240u M=1
MNA1NA I1 A1N I99 VSS nfet L=0.060u W=0.240u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.220u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.600u M=1
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2NA I1 A2N A3A VDD pfet L=0.060u W=0.300u M=1
MPA2A I1 A2 A3N VDD pfet L=0.060u W=0.300u M=1
MPA2NB I2 A2N A3N VDD pfet L=0.060u W=0.300u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.190u M=1
MPA2B I2 A2 A3A VDD pfet L=0.060u W=0.300u M=1
MPA1NA I99 A1N I2 VDD pfet L=0.060u W=0.300u M=1
MPA1A I99 A1 I1 VDD pfet L=0.060u W=0.300u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO3_DG_4
*      Description : "3-Input exclusive OR"
*      Equation    : X=(A1^A2)^A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO3_DG_4 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.480u M=2
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2A A3A A2 I1 VSS nfet L=0.060u W=0.480u M=1
MNA2NA A3N A2N I1 VSS nfet L=0.060u W=0.480u M=1
MNA2B A3N A2 I2 VSS nfet L=0.060u W=0.480u M=1
MNA2NB A3A A2N I2 VSS nfet L=0.060u W=0.480u M=1
MNA1A I2 A1 I99 VSS nfet L=0.060u W=0.480u M=1
MNA1NA I1 A1N I99 VSS nfet L=0.060u W=0.480u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.240u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.600u M=2
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2NA I1 A2N A3A VDD pfet L=0.060u W=0.600u M=1
MPA2A I1 A2 A3N VDD pfet L=0.060u W=0.600u M=1
MPA2NB I2 A2N A3N VDD pfet L=0.060u W=0.600u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2B I2 A2 A3A VDD pfet L=0.060u W=0.600u M=1
MPA1NA I99 A1N I2 VDD pfet L=0.060u W=0.600u M=1
MPA1A I99 A1 I1 VDD pfet L=0.060u W=0.600u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO3_DG_8
*      Description : "3-Input exclusive OR"
*      Equation    : X=(A1^A2)^A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO3_DG_8 X  A1 A2 A3
MNI99 X I99 VSS VSS nfet L=0.060u W=0.480u M=8
MNA3N A3A A3N VSS VSS nfet L=0.060u W=0.480u M=4
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2A A3A A2 I1 VSS nfet L=0.060u W=0.480u M=2
MNA2NA A3N A2N I1 VSS nfet L=0.060u W=0.480u M=2
MNA2B A3N A2 I2 VSS nfet L=0.060u W=0.450u M=2
MNA2NB A3A A2N I2 VSS nfet L=0.060u W=0.450u M=2
MNA1A I2 A1 I99 VSS nfet L=0.060u W=0.480u M=2
MNA1NA I1 A1N I99 VSS nfet L=0.060u W=0.480u M=2
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPI99 X I99 VDD VDD pfet L=0.060u W=0.600u M=8
MPA3N A3A A3N VDD VDD pfet L=0.060u W=0.600u M=4
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.600u M=4
MPA2NA I1 A2N A3A VDD pfet L=0.060u W=0.600u M=2
MPA2A I1 A2 A3N VDD pfet L=0.060u W=0.600u M=2
MPA2NB I2 A2N A3N VDD pfet L=0.060u W=0.575u M=2
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2B I2 A2 A3A VDD pfet L=0.060u W=0.575u M=2
MPA1NA I99 A1N I2 VDD pfet L=0.060u W=0.575u M=2
MPA1A I99 A1 I1 VDD pfet L=0.060u W=0.575u M=2
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO4_DG_1
*      Description : "4-Input exclusive OR"
*      Equation    : X=((A1^A2)^A3)^A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO4_DG_1 X  A1 A2 A3 A4
MNI1 I3 I1 VSS VSS nfet L=0.060u W=0.220u M=1
MNA3A I1 A3 A1N VSS nfet L=0.060u W=0.220u M=1
MNA3N I1 A3N A1A VSS nfet L=0.060u W=0.220u M=1
MNI2A I5 I2 I1 VSS nfet L=0.060u W=0.220u M=1
MNI4 I5 I4 I3 VSS nfet L=0.060u W=0.220u M=1
MNI5 X I5 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I4 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA4N I2 A4N A2A VSS nfet L=0.060u W=0.220u M=1
MNA4 A4N A4 VSS VSS nfet L=0.060u W=0.220u M=1
MNA4A I2 A4 A2N VSS nfet L=0.060u W=0.220u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1N A1A A1N VSS VSS nfet L=0.060u W=0.240u M=1
MNA2N A2A A2N VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.240u M=1
MPI1 I3 I1 VDD VDD pfet L=0.060u W=0.245u M=1
MPA3A I1 A3 A1A VDD pfet L=0.060u W=0.245u M=1
MPA3N I1 A3N A1N VDD pfet L=0.060u W=0.245u M=1
MPI4 I5 I4 I1 VDD pfet L=0.060u W=0.245u M=1
MPI2A I5 I2 I3 VDD pfet L=0.060u W=0.245u M=1
MPI5 X I5 VDD VDD pfet L=0.060u W=0.600u M=1
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.245u M=1
MPI2 I4 I2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.300u M=1
MPA4 A4N A4 VDD VDD pfet L=0.060u W=0.245u M=1
MPA4N I2 A4N A2N VDD pfet L=0.060u W=0.245u M=1
MPA4A I2 A4 A2A VDD pfet L=0.060u W=0.245u M=1
MPA2N A2A A2N VDD VDD pfet L=0.060u W=0.245u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1N A1A A1N VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO4_DG_2
*      Description : "4-Input exclusive OR"
*      Equation    : X=((A1^A2)^A3)^A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO4_DG_2 X  A1 A2 A3 A4
MNI1 I3 I1 VSS VSS nfet L=0.060u W=0.220u M=1
MNA3A I1 A3 A1N VSS nfet L=0.060u W=0.240u M=1
MNA3N I1 A3N A1A VSS nfet L=0.060u W=0.240u M=1
MNI2A I5 I2 I1 VSS nfet L=0.060u W=0.220u M=1
MNI4 I5 I4 I3 VSS nfet L=0.060u W=0.220u M=1
MNI5 X I5 VSS VSS nfet L=0.060u W=0.480u M=2
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I4 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA4N I2 A4N A2A VSS nfet L=0.060u W=0.240u M=1
MNA4 A4N A4 VSS VSS nfet L=0.060u W=0.220u M=1
MNA4A I2 A4 A2N VSS nfet L=0.060u W=0.240u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1N A1A A1N VSS VSS nfet L=0.060u W=0.480u M=1
MNA2N A2A A2N VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPI1 I3 I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPA3A I1 A3 A1A VDD pfet L=0.060u W=0.300u M=1
MPA3N I1 A3N A1N VDD pfet L=0.060u W=0.300u M=1
MPI4 I5 I4 I1 VDD pfet L=0.060u W=0.300u M=1
MPI2A I5 I2 I3 VDD pfet L=0.060u W=0.300u M=1
MPI5 X I5 VDD VDD pfet L=0.060u W=0.600u M=2
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.245u M=1
MPI2 I4 I2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA4 A4N A4 VDD VDD pfet L=0.060u W=0.245u M=1
MPA4N I2 A4N A2N VDD pfet L=0.060u W=0.300u M=1
MPA4A I2 A4 A2A VDD pfet L=0.060u W=0.300u M=1
MPA2N A2A A2N VDD VDD pfet L=0.060u W=0.300u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1N A1A A1N VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO4_DG_3
*      Description : "4-Input exclusive OR"
*      Equation    : X=((A1^A2)^A3)^A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO4_DG_3 X  A1 A2 A3 A4
MNI1 I3 I1 VSS VSS nfet L=0.060u W=0.355u M=1
MNA3A I1 A3 A1N VSS nfet L=0.060u W=0.355u M=1
MNA3N I1 A3N A1A VSS nfet L=0.060u W=0.355u M=1
MNI2A I5 I2 I1 VSS nfet L=0.060u W=0.355u M=1
MNI4 I5 I4 I3 VSS nfet L=0.060u W=0.355u M=1
MNI5 X I5 VSS VSS nfet L=0.060u W=0.480u M=3
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I4 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA4N I2 A4N A2A VSS nfet L=0.060u W=0.355u M=1
MNA4 A4N A4 VSS VSS nfet L=0.060u W=0.220u M=1
MNA4A I2 A4 A2N VSS nfet L=0.060u W=0.355u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNA1N A1A A1N VSS VSS nfet L=0.060u W=0.355u M=2
MNA2N A2A A2N VSS VSS nfet L=0.060u W=0.355u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.355u M=2
MPI1 I3 I1 VDD VDD pfet L=0.060u W=0.445u M=1
MPA3A I1 A3 A1A VDD pfet L=0.060u W=0.445u M=1
MPA3N I1 A3N A1N VDD pfet L=0.060u W=0.445u M=1
MPI4 I5 I4 I1 VDD pfet L=0.060u W=0.445u M=1
MPI2A I5 I2 I3 VDD pfet L=0.060u W=0.445u M=1
MPI5 X I5 VDD VDD pfet L=0.060u W=0.600u M=3
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.245u M=1
MPI2 I4 I2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.445u M=2
MPA4 A4N A4 VDD VDD pfet L=0.060u W=0.245u M=1
MPA4N I2 A4N A2N VDD pfet L=0.060u W=0.445u M=1
MPA4A I2 A4 A2A VDD pfet L=0.060u W=0.445u M=1
MPA2N A2A A2N VDD VDD pfet L=0.060u W=0.445u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA1N A1A A1N VDD VDD pfet L=0.060u W=0.445u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_EO4_DG_4
*      Description : "4-Input exclusive OR"
*      Equation    : X=((A1^A2)^A3)^A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_EO4_DG_4 X  A1 A2 A3 A4
MNI1 I3 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3A I1 A3 A1N VSS nfet L=0.060u W=0.480u M=1
MNA3N I1 A3N A1A VSS nfet L=0.060u W=0.480u M=1
MNI2A I5 I2 I1 VSS nfet L=0.060u W=0.480u M=1
MNI4 I5 I4 I3 VSS nfet L=0.060u W=0.480u M=1
MNI5 X I5 VSS VSS nfet L=0.060u W=0.480u M=4
MNA3 A3N A3 VSS VSS nfet L=0.060u W=0.240u M=1
MNI2 I4 I2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA4N I2 A4N A2A VSS nfet L=0.060u W=0.480u M=1
MNA4 A4N A4 VSS VSS nfet L=0.060u W=0.240u M=1
MNA4A I2 A4 A2N VSS nfet L=0.060u W=0.480u M=1
MNA2 A2N A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1N A1A A1N VSS VSS nfet L=0.060u W=0.480u M=2
MNA2N A2A A2N VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 A1N A1 VSS VSS nfet L=0.060u W=0.480u M=2
MPI1 I3 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA3A I1 A3 A1A VDD pfet L=0.060u W=0.600u M=1
MPA3N I1 A3N A1N VDD pfet L=0.060u W=0.600u M=1
MPI4 I5 I4 I1 VDD pfet L=0.060u W=0.600u M=1
MPI2A I5 I2 I3 VDD pfet L=0.060u W=0.600u M=1
MPI5 X I5 VDD VDD pfet L=0.060u W=0.600u M=4
MPA3 A3N A3 VDD VDD pfet L=0.060u W=0.300u M=1
MPI2 I4 I2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 A1N A1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA4 A4N A4 VDD VDD pfet L=0.060u W=0.300u M=1
MPA4N I2 A4N A2N VDD pfet L=0.060u W=0.600u M=1
MPA4A I2 A4 A2A VDD pfet L=0.060u W=0.600u M=1
MPA2N A2A A2N VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 A2N A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1N A1A A1N VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDAO22PQ_1
*      Description : "D-Flip Flop, pos-edge triggered, lo-sync-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((A1&A2)|(B1&B2))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDAO22PQ_1 Q  CK A1 A2 B1 B2
MNCKA2 I99 CK I3 VSS nfet L=0.060u W=0.305u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 DB A1 net19 VSS nfet L=0.060u W=0.365u M=1
MNA2 net19 A2 VSS VSS nfet L=0.060u W=0.365u M=1
MNB2 net22 B2 VSS VSS nfet L=0.060u W=0.365u M=1
MNB1 DB B1 net22 VSS nfet L=0.060u W=0.365u M=1
MNI2 I3 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN1 I1 CKN DB VSS nfet L=0.060u W=0.260u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.435u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.365u M=1
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.535u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.190u M=1
MPB1 net115 B1 VDD VDD pfet L=0.060u W=0.485u M=1
MPA1 DB A1 net115 VDD pfet L=0.060u W=0.485u M=1
MPA2 DB A2 net115 VDD pfet L=0.060u W=0.485u M=1
MPB2 net115 B2 VDD VDD pfet L=0.060u W=0.485u M=1
MPCKA1 I1 CKA DB VDD pfet L=0.060u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.420u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.575u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNQ_1
*      Description : "D-Flip Flop, neg-edge triggered"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNQ_1 Q  CK D
MNCKN1 I1 CKN I4 VSS nfet L=0.060u W=0.320u M=1
MND I4 D VSS VSS nfet L=0.060u W=0.365u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI98 I5N I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CK I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.335u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.305u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKA CK VSS VSS nfet L=0.060u W=0.220u M=1
MPCKA1 I1 CKA I4 VDD pfet L=0.060u W=0.385u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.575u M=1
MPI98 I5P I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKA CK VDD VDD pfet L=0.060u W=0.485u M=1
MPD I4 D VDD VDD pfet L=0.060u W=0.345u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CKA I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CK I3 VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.470u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNQ_2
*      Description : "D-Flip Flop, neg-edge triggered"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNQ_2 Q  CK D
MNCKN1 I1 CKN I4 VSS nfet L=0.060u W=0.415u M=1
MND I4 D VSS VSS nfet L=0.060u W=0.475u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.405u M=2
MNI98 I5N I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CK I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.475u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.430u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.260u M=1
MNCK CKA CK VSS VSS nfet L=0.060u W=0.285u M=1
MPCKA1 I1 CKA I4 VDD pfet L=0.060u W=0.500u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.490u M=2
MPI98 I5P I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKA CK VDD VDD pfet L=0.060u W=0.600u M=1
MPD I4 D VDD VDD pfet L=0.060u W=0.445u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CKA I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CK I3 VDD pfet L=0.060u W=0.420u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.250u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNQ_4
*      Description : "D-Flip Flop, neg-edge triggered"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNQ_4 Q  CK D
MNCKN1 I1 CKN I4 VSS nfet L=0.060u W=0.480u M=1
MND I4 D VSS VSS nfet L=0.060u W=0.305u M=2
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.465u M=3
MNI98 I5N I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CK I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.335u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.305u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.305u M=1
MNCK CKA CK VSS VSS nfet L=0.060u W=0.370u M=1
MPCKA1 I1 CKA I4 VDD pfet L=0.060u W=0.600u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.555u M=3
MPI98 I5P I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKA CK VDD VDD pfet L=0.060u W=0.410u M=2
MPD I4 D VDD VDD pfet L=0.060u W=0.580u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CKA I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CK I3 VDD pfet L=0.060u W=0.600u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.470u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.325u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNQ_D_1
*      Description : "D-Flip Flop, neg-edge triggered"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNQ_D_1 Q  CK D
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.29u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.345u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNQ_D_2
*      Description : "D-Flip Flop, neg-edge triggered"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNQ_D_2 Q  CK D
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.375u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.445u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNQ_D_4
*      Description : "D-Flip Flop, neg-edge triggered"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNQ_D_4 Q  CK D
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.57u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNRBQ_1
*      Description : "D-Flip Flop, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNRBQ_1 Q  CK D RD
MNRD2 DNN2 RD VSS VSS nfet L=0.060u W=0.480u M=1
MND DN D DNN2 VSS nfet L=0.060u W=0.480u M=1
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.475u M=1
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKN I3N1 VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I99 CKA I5N1 VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N1 I98 I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I3 CKN I99 VSS nfet L=0.060u W=0.335u M=1
MNCKN1 I1 CKA DN VSS nfet L=0.060u W=0.290u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.210u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.335u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.175u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD I5P RD VDD VDD pfet L=0.060u W=0.155u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.575u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.420u M=1
MPD DN D VDD VDD pfet L=0.060u W=0.500u M=1
MPCKA1 I1 CKN DN VDD pfet L=0.060u W=0.355u M=1
MPCKA2 I99 CKN I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKA I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I99 CKA I3 VDD pfet L=0.060u W=0.420u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.420u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.155u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNRBQ_2
*      Description : "D-Flip Flop, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNRBQ_2 Q  CK D RD
MNRD2 DNN2 RD VSS VSS nfet L=0.060u W=0.340u M=2
MND DN D DNN2 VSS nfet L=0.060u W=0.340u M=2
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=2
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKN I3N1 VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I99 CKA I5N1 VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N1 I98 I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I3 CKN I99 VSS nfet L=0.060u W=0.475u M=1
MNCKN1 I1 CKA DN VSS nfet L=0.060u W=0.415u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.300u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.475u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.245u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD I5P RD VDD VDD pfet L=0.060u W=0.155u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.575u M=2
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.215u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.575u M=1
MPD DN D VDD VDD pfet L=0.060u W=0.350u M=2
MPCKA1 I1 CKN DN VDD pfet L=0.060u W=0.505u M=1
MPCKA2 I99 CKN I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKA I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I99 CKA I3 VDD pfet L=0.060u W=0.595u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.595u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.215u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNRBQ_4
*      Description : "D-Flip Flop, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNRBQ_4 Q  CK D RD
MNRD2 DNN2 RD VSS VSS nfet L=0.060u W=0.480u M=2
MND DN D DNN2 VSS nfet L=0.060u W=0.480u M=2
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=4
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKN I3N1 VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I99 CKA I5N1 VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N1 I98 I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I3 CKN I99 VSS nfet L=0.060u W=0.335u M=2
MNCKN1 I1 CKA DN VSS nfet L=0.060u W=0.290u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.420u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.335u M=2
MNCK CKN CK VSS VSS nfet L=0.060u W=0.350u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD I5P RD VDD VDD pfet L=0.060u W=0.155u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.575u M=4
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.295u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.420u M=2
MPD DN D VDD VDD pfet L=0.060u W=0.500u M=2
MPCKA1 I1 CKN DN VDD pfet L=0.060u W=0.355u M=2
MPCKA2 I99 CKN I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKA I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I99 CKA I3 VDD pfet L=0.060u W=0.420u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.420u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.305u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNRBQ_D_1
*      Description : "D-Flip Flop, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNRBQ_D_1 Q  CK D RD
MNRD N1 RD VSS VSS nfet L=0.06u W=0.25u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.25u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.335u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNRBQ_D_2
*      Description : "D-Flip Flop, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNRBQ_D_2 Q  CK D RD
MNRD N1 RD VSS VSS nfet L=0.06u W=0.3u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.32u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.43u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNRBQ_D_4
*      Description : "D-Flip Flop, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNRBQ_D_4 Q  CK D RD
MNRD N1 RD VSS VSS nfet L=0.06u W=0.36u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.415u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.555u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNRBSBQ_1
*      Description : "D-Flip Flop neg-edge triggered, lo-async-clear/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D,clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNRBSBQ_1 Q  CK D RD SD
MPRD net53 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CKA net53 VDD pfet L=0.060u W=0.190u M=1
MPI99A net53 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.420u M=1
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.305u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.510u M=1
MPCK CKA CK VDD VDD pfet L=0.060u W=0.485u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CK I3 VDD pfet L=0.060u W=0.550u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.190u M=1
MPD DB D VDD VDD pfet L=0.060u W=0.355u M=1
MNRD net103 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD1 net106 RD VSS VSS nfet L=0.060u W=0.450u M=1
MNI99A net109 I98 net103 VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.335u M=1
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.335u M=1
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 net106 VSS nfet L=0.060u W=0.450u M=1
MNCKN2 I99 CK net109 VSS nfet L=0.060u W=0.220u M=1
MNI98 I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.335u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKA CK VSS VSS nfet L=0.060u W=0.220u M=1
MND DB D VSS VSS nfet L=0.060u W=0.290u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.260u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNRBSBQ_2
*      Description : "D-Flip Flop neg-edge triggered, lo-async-clear/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D,clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNRBSBQ_2 Q  CK D RD SD
MPRD net53 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CKA net53 VDD pfet L=0.060u W=0.190u M=1
MPI99A net53 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.595u M=1
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.395u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.435u M=2
MPCK CKA CK VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CK I3 VDD pfet L=0.060u W=0.390u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.250u M=1
MPD DB D VDD VDD pfet L=0.060u W=0.465u M=1
MNRD net103 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD1 net106 RD VSS VSS nfet L=0.060u W=0.385u M=2
MNI99A net109 I98 net103 VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.475u M=1
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.475u M=1
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 net106 VSS nfet L=0.060u W=0.385u M=2
MNCKN2 I99 CK net109 VSS nfet L=0.060u W=0.220u M=1
MNI98 I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.475u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.260u M=1
MNCK CKA CK VSS VSS nfet L=0.060u W=0.285u M=1
MND DB D VSS VSS nfet L=0.060u W=0.380u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.340u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDNRBSBQ_4
*      Description : "D-Flip Flop neg-edge triggered, lo-async-clear/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=D,clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDNRBSBQ_4 Q  CK D RD SD
MPRD net53 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CKA net53 VDD pfet L=0.060u W=0.190u M=1
MPI99A net53 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.420u M=2
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.515u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.500u M=3
MPCK CKA CK VDD VDD pfet L=0.060u W=0.410u M=2
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CK I3 VDD pfet L=0.060u W=0.550u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.325u M=1
MPD DB D VDD VDD pfet L=0.060u W=0.600u M=1
MNRD net103 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD1 net106 RD VSS VSS nfet L=0.060u W=0.435u M=3
MNI99A net109 I98 net103 VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.335u M=2
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.335u M=2
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 net106 VSS nfet L=0.060u W=0.435u M=3
MNCKN2 I99 CK net109 VSS nfet L=0.060u W=0.220u M=1
MNI98 I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.335u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.305u M=1
MNCK CKA CK VSS VSS nfet L=0.060u W=0.370u M=1
MND DB D VSS VSS nfet L=0.060u W=0.480u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPCBQ_1
*      Description : "D-Flip Flop, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D&RS)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPCBQ_1 Q  CK D RS
MNRS net7 RS VSS VSS nfet L=0.060u W=0.395u M=1
MNCKN1 I1 CKN I4 VSS nfet L=0.060u W=0.240u M=1
MND I4 D net7 VSS nfet L=0.060u W=0.395u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.435u M=1
MNI98 I5N I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I99 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.420u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.435u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.175u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.335u M=1
MPRS I4 RS VDD VDD pfet L=0.060u W=0.385u M=1
MPCKA1 I1 CKA I4 VDD pfet L=0.060u W=0.320u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.585u M=1
MPI98 I5P I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.155u M=1
MPD I4 D VDD VDD pfet L=0.060u W=0.385u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKA2 I99 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.415u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.420u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.420u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPCBQ_1P5
*      Description : "D-Flip Flop, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D&RS)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPCBQ_1P5 Q  CK D RS
MNRS net7 RS VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN1 I1 CKN I4 VSS nfet L=0.060u W=0.290u M=1
MND I4 D net7 VSS nfet L=0.060u W=0.480u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.325u M=2
MNI98 I5N I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I99 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.270u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.355u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.210u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.405u M=1
MPRS I4 RS VDD VDD pfet L=0.060u W=0.465u M=1
MPCKA1 I1 CKA I4 VDD pfet L=0.060u W=0.390u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.440u M=2
MPI98 I5P I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.185u M=1
MPD I4 D VDD VDD pfet L=0.060u W=0.465u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKA2 I99 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.510u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.515u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.445u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.515u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPCBQ_2
*      Description : "D-Flip Flop, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D&RS)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPCBQ_2 Q  CK D RS
MNRS net7 RS VSS VSS nfet L=0.060u W=0.275u M=2
MNCKN1 I1 CKN I4 VSS nfet L=0.060u W=0.340u M=1
MND I4 D net7 VSS nfet L=0.060u W=0.275u M=2
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.435u M=2
MNI98 I5N I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I99 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.300u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.305u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.245u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.475u M=1
MPRS I4 RS VDD VDD pfet L=0.060u W=0.545u M=1
MPCKA1 I1 CKA I4 VDD pfet L=0.060u W=0.455u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.585u M=2
MPI98 I5P I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.215u M=1
MPD I4 D VDD VDD pfet L=0.060u W=0.545u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKA2 I99 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.585u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.595u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.595u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPCBQ_3
*      Description : "D-Flip Flop, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D&RS)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPCBQ_3 Q  CK D RS
MNRS net7 RS VSS VSS nfet L=0.060u W=0.340u M=2
MNCKN1 I1 CKN I4 VSS nfet L=0.060u W=0.415u M=1
MND I4 D net7 VSS nfet L=0.060u W=0.340u M=2
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.435u M=3
MNI98 I5N I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I99 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.365u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.380u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=3
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.305u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.290u M=2
MPRS I4 RS VDD VDD pfet L=0.060u W=0.330u M=2
MPCKA1 I1 CKA I4 VDD pfet L=0.060u W=0.555u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.585u M=3
MPI98 I5P I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPD I4 D VDD VDD pfet L=0.060u W=0.330u M=2
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKA2 I99 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.355u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.365u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=3
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.365u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPCBQ_4
*      Description : "D-Flip Flop, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D&RS)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPCBQ_4 Q  CK D RS
MNRS net7 RS VSS VSS nfet L=0.060u W=0.395u M=2
MNCKN1 I1 CKN I4 VSS nfet L=0.060u W=0.480u M=1
MND I4 D net7 VSS nfet L=0.060u W=0.395u M=2
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.435u M=4
MNI98 I5N I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I99 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.420u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.435u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.350u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.335u M=2
MPRS I4 RS VDD VDD pfet L=0.060u W=0.385u M=2
MPCKA1 I1 CKA I4 VDD pfet L=0.060u W=0.600u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.585u M=4
MPI98 I5P I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.305u M=1
MPD I4 D VDD VDD pfet L=0.060u W=0.385u M=2
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKA2 I99 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.415u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.420u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.420u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPCBQ_D_1
*      Description : "D-Flip Flop, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D&RS)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPCBQ_D_1 Q  CK D RS
MNRS DNRS RS VSS VSS nfet L=0.06u W=0.345u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.29u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MND DNN D DNRS VSS nfet L=0.06u W=0.345u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPRS DNP RS VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.345u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPCBQ_D_2
*      Description : "D-Flip Flop, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D&RS)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPCBQ_D_2 Q  CK D RS
MNRS DNRS RS VSS VSS nfet L=0.06u W=0.345u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.375u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MND DNN D DNRS VSS nfet L=0.06u W=0.345u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPRS DNP RS VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.445u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPCBQ_D_4
*      Description : "D-Flip Flop, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D&RS)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPCBQ_D_4 Q  CK D RS
MNRS DNRS RS VSS VSS nfet L=0.06u W=0.345u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.48u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MND DNN D DNRS VSS nfet L=0.06u W=0.345u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPRS DNP RS VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.57u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPHQ_D_2
*      Description : "D-Flip Flop, pos-edge triggered, sync hold, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D&!EN)|(iq&EN)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPHQ_D_2 Q  CK D EN
MNEN1 DB EN NN2 VSS nfet L=0.06u W=0.345u M=1
MNENN1 NN1 ENN VSS VSS nfet L=0.06u W=0.345u M=1
MNI3 NN2 L2INH VSS VSS nfet L=0.06u W=0.345u M=1
MNEN ENN EN VSS VSS nfet L=0.06u W=0.15u M=1
MND DB D NN1 VSS nfet L=0.06u W=0.345u M=1
MNI2 I3N1 I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN L2INH VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.375u M=1
MNCKN1 I1 CKN DB VSS nfet L=0.06u W=0.225u M=1
MNI99A L2INH I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.43u M=1
MPENN1 DB ENN NP2 VDD pfet L=0.06u W=0.6u M=1
MPEN1 NP1 EN VDD VDD pfet L=0.06u W=0.6u M=1
MPI3 NP2 L2INH VDD VDD pfet L=0.06u W=0.6u M=1
MPEN ENN EN VDD VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPD DB D NP1 VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DB VDD pfet L=0.06u W=0.225u M=1
MPCKA2 I98 CKA L2INH VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.445u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPI99A L2INH I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPHRBSBQ_2
*      Description : "D-Flip Flop, pos-edge triggered, lo-async-clear/set, sync hold, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(iq&EN)|(!EN&D),clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPHRBSBQ_2 Q  CK D EN RD SD
MNCKA2 I99 CK I3 VSS nfet L=0.060u W=0.325u M=2
MNRD1 net0251 RD VSS VSS nfet L=0.060u W=0.355u M=2
MNI99A I98 I99 net0162 VSS nfet L=0.060u W=0.220u M=1
MNRD net0142 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD1 net0168 SD VSS VSS nfet L=0.060u W=0.480u M=1
MNI98 I97 I98 net0142 VSS nfet L=0.060u W=0.220u M=1
MNSD net0162 SD VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNEN ENN EN VSS VSS nfet L=0.060u W=0.285u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.260u M=1
MNENN net28 ENN VSS VSS nfet L=0.060u W=0.480u M=1
MND DB D net28 VSS nfet L=0.060u W=0.480u M=1
MNEN1 DB EN net37 VSS nfet L=0.060u W=0.480u M=1
MNI3 net37 I98 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2 I3 I2 net0251 VSS nfet L=0.060u W=0.355u M=2
MNCKN1 I1 CKN DB VSS nfet L=0.060u W=0.480u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 I2 I1 net0168 VSS nfet L=0.060u W=0.480u M=1
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.395u M=2
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD I97 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPSD I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.250u M=1
MPD DB D net124 VDD pfet L=0.060u W=0.600u M=1
MPEN1 net124 EN VDD VDD pfet L=0.060u W=0.600u M=1
MPI3 net133 I98 VDD VDD pfet L=0.060u W=0.600u M=1
MPENN DB ENN net133 VDD pfet L=0.060u W=0.600u M=1
MPSD1 I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA1 I1 CKA DB VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.415u M=2
MPCK CKN CK VDD VDD pfet L=0.060u W=0.365u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPEN ENN EN VDD VDD pfet L=0.060u W=0.350u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPMQ_D_1
*      Description : "D-Flip Flop, pos-edge triggered, 2-to-1 muxed data inputs, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D0&!S)|(D1&S)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPMQ_D_1 Q  CK D0 D1 S
MND1 DB D1 NN2 VSS nfet L=0.06u W=0.345u M=1
MNS0 NN1 SN VSS VSS nfet L=0.06u W=0.345u M=1
MNS1 NN2 S VSS VSS nfet L=0.06u W=0.345u M=1
MNS SN S VSS VSS nfet L=0.06u W=0.15u M=1
MND0 DB D0 NN1 VSS nfet L=0.06u W=0.345u M=1
MNI2 I3N1 I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN L2INH VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.29u M=1
MNCKN1 I1 CKN DB VSS nfet L=0.06u W=0.225u M=1
MNI99A L2INH I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPD1 DB D1 NP2 VDD pfet L=0.06u W=0.6u M=1
MPS0 NP1 S VDD VDD pfet L=0.06u W=0.6u M=1
MPS1 NP2 SN VDD VDD pfet L=0.06u W=0.6u M=1
MPS SN S VDD VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPD0 DB D0 NP1 VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DB VDD pfet L=0.06u W=0.225u M=1
MPCKA2 I98 CKA L2INH VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.345u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPI99A L2INH I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQ_1
*      Description : "D-Flip Flop, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQ_1 Q  CK D
MNCKN1 I1 CKN I4 VSS nfet L=0.060u W=0.320u M=1
MND I4 D VSS VSS nfet L=0.060u W=0.365u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI98 I5N I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.335u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.305u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPCKA1 I1 CKA I4 VDD pfet L=0.060u W=0.385u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.575u M=1
MPI98 I5P I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.255u M=1
MPD I4 D VDD VDD pfet L=0.060u W=0.345u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.470u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQ_2
*      Description : "D-Flip Flop, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQ_2 Q  CK D
MNCKN1 I1 CKN I4 VSS nfet L=0.060u W=0.415u M=1
MND I4 D VSS VSS nfet L=0.060u W=0.475u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.405u M=2
MNI98 I5N I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.475u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.430u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.260u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPCKA1 I1 CKA I4 VDD pfet L=0.060u W=0.500u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.490u M=2
MPI98 I5P I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.330u M=1
MPD I4 D VDD VDD pfet L=0.060u W=0.445u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.420u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.250u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQ_4
*      Description : "D-Flip Flop, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQ_4 Q  CK D
MNCKN1 I1 CKN I4 VSS nfet L=0.060u W=0.480u M=1
MND I4 D VSS VSS nfet L=0.060u W=0.305u M=2
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.465u M=3
MNI98 I5N I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.335u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.305u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.305u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.405u M=2
MPCKA1 I1 CKA I4 VDD pfet L=0.060u W=0.600u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.555u M=3
MPI98 I5P I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.435u M=1
MPD I4 D VDD VDD pfet L=0.060u W=0.580u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.470u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.325u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQ_D_1
*      Description : "D-Flip Flop, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQ_D_1 Q  CK D
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.29u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.345u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQ_D_1P5
*      Description : "D-Flip Flop, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQ_D_1P5 Q  CK D
MNCKN1 I1 CKN DNN VSS nfet L=0.060u W=0.435u M=1
MND DNN D VSS VSS nfet L=0.060u W=0.435u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.335u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.290u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.320u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.355u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.235u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.255u M=1
MPD DNP D VDD VDD pfet L=0.060u W=0.470u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.060u W=0.470u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.430u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.510u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.445u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQ_D_2
*      Description : "D-Flip Flop, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQ_D_2 Q  CK D
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.375u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.445u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQ_D_3
*      Description : "D-Flip Flop, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQ_D_3 Q  CK D
MNCKN1 I1 CKN DNN VSS nfet L=0.060u W=0.435u M=1
MND DNN D VSS VSS nfet L=0.060u W=0.435u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.420u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.290u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.320u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=3
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.235u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.255u M=1
MPD DNP D VDD VDD pfet L=0.060u W=0.470u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.060u W=0.470u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.535u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.510u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=3
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQ_D_4
*      Description : "D-Flip Flop, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQ_D_4 Q  CK D
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.57u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQB_1
*      Description : "D-Flip Flop, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQB_1 QN  CK D
MNCKN1 DN CKN I1 VSS nfet L=0.060u W=0.335u M=1
MNI99 QN I98 VSS VSS nfet L=0.060u W=0.480u M=1
MND DN D VSS VSS nfet L=0.060u W=0.335u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.335u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.175u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.335u M=1
MPCKA1 I1 CKA DN VDD pfet L=0.060u W=0.300u M=1
MPI99 QN I98 VDD VDD pfet L=0.060u W=0.600u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.155u M=1
MPD DN D VDD VDD pfet L=0.060u W=0.420u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.420u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.575u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.420u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQB_2
*      Description : "D-Flip Flop, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQB_2 QN  CK D
MNCKN1 DN CKN I1 VSS nfet L=0.060u W=0.475u M=1
MNI99 QN I98 VSS VSS nfet L=0.060u W=0.480u M=2
MND DN D VSS VSS nfet L=0.060u W=0.475u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.475u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.245u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.475u M=1
MPCKA1 I1 CKA DN VDD pfet L=0.060u W=0.420u M=1
MPI99 QN I98 VDD VDD pfet L=0.060u W=0.600u M=2
MPCK CKN CK VDD VDD pfet L=0.060u W=0.215u M=1
MPD DN D VDD VDD pfet L=0.060u W=0.595u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.595u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.575u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.595u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQB_3
*      Description : "D-Flip Flop, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQB_3 QN  CK D
MNCKN1 DN CKN I1 VSS nfet L=0.060u W=0.290u M=2
MNI99 QN I98 VSS VSS nfet L=0.060u W=0.480u M=3
MND DN D VSS VSS nfet L=0.060u W=0.290u M=2
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.290u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=3
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.305u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.290u M=2
MPCKA1 I1 CKA DN VDD pfet L=0.060u W=0.515u M=1
MPI99 QN I98 VDD VDD pfet L=0.060u W=0.600u M=3
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPD DN D VDD VDD pfet L=0.060u W=0.365u M=2
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.365u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.575u M=3
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.365u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQB_4
*      Description : "D-Flip Flop, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQB_4 QN  CK D
MNCKN1 DN CKN I1 VSS nfet L=0.060u W=0.335u M=2
MNI99 QN I98 VSS VSS nfet L=0.060u W=0.480u M=4
MND DN D VSS VSS nfet L=0.060u W=0.335u M=2
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.335u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.350u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.335u M=2
MPCKA1 I1 CKA DN VDD pfet L=0.060u W=0.600u M=1
MPI99 QN I98 VDD VDD pfet L=0.060u W=0.600u M=4
MPCK CKN CK VDD VDD pfet L=0.060u W=0.305u M=1
MPD DN D VDD VDD pfet L=0.060u W=0.420u M=2
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.420u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.575u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.420u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQB_D_1
*      Description : "D-Flip Flop, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQB_D_1 QN  CK D
MNI100 QN I98 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.060u W=0.435u M=1
MND DNN D VSS VSS nfet L=0.060u W=0.435u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.350u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.405u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.175u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.420u M=1
MPI100 QN I98 VDD VDD pfet L=0.060u W=0.600u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.205u M=1
MPD DNP D VDD VDD pfet L=0.060u W=0.470u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.060u W=0.470u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.585u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.510u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQB_D_2
*      Description : "D-Flip Flop, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQB_D_2 QN  CK D
MNI100 QN I98 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN1 I1 CKN DNN VSS nfet L=0.060u W=0.435u M=1
MND DNN D VSS VSS nfet L=0.060u W=0.435u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.350u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.415u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.175u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.420u M=1
MPI100 QN I98 VDD VDD pfet L=0.060u W=0.600u M=2
MPCK CKN CK VDD VDD pfet L=0.060u W=0.205u M=1
MPD DNP D VDD VDD pfet L=0.060u W=0.470u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.060u W=0.470u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.510u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQB_D_3
*      Description : "D-Flip Flop, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQB_D_3 QN  CK D
MNI100 QN I98 VSS VSS nfet L=0.060u W=0.480u M=3
MNCKN1 I1 CKN DNN VSS nfet L=0.060u W=0.435u M=1
MND DNN D VSS VSS nfet L=0.060u W=0.435u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.350u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.420u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.175u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.420u M=1
MPI100 QN I98 VDD VDD pfet L=0.060u W=0.600u M=3
MPCK CKN CK VDD VDD pfet L=0.060u W=0.205u M=1
MPD DNP D VDD VDD pfet L=0.060u W=0.470u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.060u W=0.470u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.510u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPQB_D_4
*      Description : "D-Flip Flop, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPQB_D_4 QN  CK D
MNI100 QN I98 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN1 I1 CKN DNN VSS nfet L=0.060u W=0.435u M=1
MND DNN D VSS VSS nfet L=0.060u W=0.435u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.350u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.420u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.175u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.420u M=1
MPI100 QN I98 VDD VDD pfet L=0.060u W=0.600u M=4
MPCK CKN CK VDD VDD pfet L=0.060u W=0.205u M=1
MPD DNP D VDD VDD pfet L=0.060u W=0.470u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.060u W=0.470u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.510u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPRBQ_1
*      Description : "D-Flip Flop, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPRBQ_1 Q  CK D RD
MNRD2 DNN2 RD VSS VSS nfet L=0.060u W=0.435u M=1
MND DN D DNN2 VSS nfet L=0.060u W=0.435u M=1
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I5N1 VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N1 I98 I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.305u M=1
MNCKN1 I1 CKN DN VSS nfet L=0.060u W=0.380u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.275u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.435u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD I5P RD VDD VDD pfet L=0.060u W=0.190u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPD DN D VDD VDD pfet L=0.060u W=0.345u M=1
MPCKA1 I1 CKA DN VDD pfet L=0.060u W=0.270u M=1
MPCKA2 I99 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A I5P I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.535u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPRBQ_2
*      Description : "D-Flip Flop, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPRBQ_2 Q  CK D RD
MNRD2 DNN2 RD VSS VSS nfet L=0.060u W=0.480u M=1
MND DN D DNN2 VSS nfet L=0.060u W=0.480u M=1
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.405u M=2
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I5N1 VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N1 I98 I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.430u M=1
MNCKN1 I1 CKN DN VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.395u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.260u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD I5P RD VDD VDD pfet L=0.060u W=0.190u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.510u M=2
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.350u M=1
MPD DN D VDD VDD pfet L=0.060u W=0.445u M=1
MPCKA1 I1 CKA DN VDD pfet L=0.060u W=0.350u M=1
MPCKA2 I99 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A I5P I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.420u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.250u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPRBQ_4
*      Description : "D-Flip Flop, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPRBQ_4 Q  CK D RD
MNRD2 DNN2 RD VSS VSS nfet L=0.060u W=0.370u M=2
MND DN D DNN2 VSS nfet L=0.060u W=0.370u M=2
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.465u M=3
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I5N1 VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N1 I98 I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.305u M=2
MNCKN1 I1 CKN DN VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.275u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.305u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.370u M=2
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD I5P RD VDD VDD pfet L=0.060u W=0.190u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.580u M=3
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.455u M=1
MPD DN D VDD VDD pfet L=0.060u W=0.580u M=1
MPCKA1 I1 CKA DN VDD pfet L=0.060u W=0.455u M=1
MPCKA2 I99 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A I5P I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.535u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.325u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPRBQ_D_1
*      Description : "D-Flip Flop, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPRBQ_D_1 Q  CK D RD
MNRD N1 RD VSS VSS nfet L=0.06u W=0.25u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.25u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.335u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPRBQ_D_1P5
*      Description : "D-Flip Flop, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPRBQ_D_1P5 Q  CK D RD
MNRD N1 RD VSS VSS nfet L=0.060u W=0.365u M=1
MNI98 I99 I98 N1 VSS nfet L=0.060u W=0.365u M=1
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.175u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.060u W=0.435u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.290u M=1
MND DNN D VSS VSS nfet L=0.060u W=0.435u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.320u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.355u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.235u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPRD I99 RD VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.460u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD1 I3P RD VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.255u M=1
MPD DNP D VDD VDD pfet L=0.060u W=0.470u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.060u W=0.470u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.410u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.510u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.445u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPRBQ_D_2
*      Description : "D-Flip Flop, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPRBQ_D_2 Q  CK D RD
MNRD N1 RD VSS VSS nfet L=0.06u W=0.3u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.32u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.43u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPRBQ_D_3
*      Description : "D-Flip Flop, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPRBQ_D_3 Q  CK D RD
MNRD N1 RD VSS VSS nfet L=0.060u W=0.445u M=1
MNI98 I99 I98 N1 VSS nfet L=0.060u W=0.445u M=1
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.175u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.060u W=0.435u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.290u M=1
MND DNN D VSS VSS nfet L=0.060u W=0.435u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.320u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=3
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.235u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPRD I99 RD VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.555u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD1 I3P RD VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.255u M=1
MPD DNP D VDD VDD pfet L=0.060u W=0.470u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.060u W=0.470u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.410u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.510u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=3
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPRBQ_D_4
*      Description : "D-Flip Flop, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPRBQ_D_4 Q  CK D RD
MNRD N1 RD VSS VSS nfet L=0.06u W=0.36u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.415u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN1 I1 CKN DNN VSS nfet L=0.06u W=0.345u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.345u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.555u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA1 I1 CKA DNP VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPRBSBQ_1
*      Description : "D-Flip Flop pos-edge triggered, lo-async-clear/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPRBSBQ_1 Q  CK D RD SD
MPRD net159 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK net159 VDD pfet L=0.060u W=0.190u M=1
MPI99A net159 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.420u M=1
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.305u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.510u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.550u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.190u M=1
MPD DB D VDD VDD pfet L=0.060u W=0.355u M=1
MNRD net209 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD1 net212 RD VSS VSS nfet L=0.060u W=0.450u M=1
MNI99A net215 I98 net209 VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.335u M=1
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.335u M=1
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 net212 VSS nfet L=0.060u W=0.450u M=1
MNCKN2 I99 CKN net215 VSS nfet L=0.060u W=0.220u M=1
MNI98 I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.335u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.420u M=1
MND DB D VSS VSS nfet L=0.060u W=0.290u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.260u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPRBSBQ_2
*      Description : "D-Flip Flop pos-edge triggered, lo-async-clear/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPRBSBQ_2 Q  CK D RD SD
MPRD net159 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK net159 VDD pfet L=0.060u W=0.190u M=1
MPI99A net159 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.595u M=1
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.395u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.435u M=2
MPCK CKN CK VDD VDD pfet L=0.060u W=0.350u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.390u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.250u M=1
MPD DB D VDD VDD pfet L=0.060u W=0.465u M=1
MNRD net209 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD1 net212 RD VSS VSS nfet L=0.060u W=0.385u M=2
MNI99A net215 I98 net209 VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.475u M=1
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.475u M=1
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 net212 VSS nfet L=0.060u W=0.385u M=2
MNCKN2 I99 CKN net215 VSS nfet L=0.060u W=0.220u M=1
MNI98 I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.475u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.260u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.275u M=2
MND DB D VSS VSS nfet L=0.060u W=0.380u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.340u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPRBSBQ_4
*      Description : "D-Flip Flop pos-edge triggered, lo-async-clear/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPRBSBQ_4 Q  CK D RD SD
MPRD net159 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK net159 VDD pfet L=0.060u W=0.190u M=1
MPI99A net159 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.420u M=2
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.515u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.500u M=3
MPCK CKN CK VDD VDD pfet L=0.060u W=0.455u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.550u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.325u M=1
MPD DB D VDD VDD pfet L=0.060u W=0.600u M=1
MNRD net209 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD1 net212 RD VSS VSS nfet L=0.060u W=0.435u M=3
MNI99A net215 I98 net209 VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.335u M=2
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.335u M=2
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 net212 VSS nfet L=0.060u W=0.435u M=3
MNCKN2 I99 CKN net215 VSS nfet L=0.060u W=0.220u M=1
MNI98 I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.335u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.305u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.355u M=2
MND DB D VSS VSS nfet L=0.060u W=0.480u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPSBQ_D_1
*      Description : "D-Flip Flop pos-edge triggered, lo-async-set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,preset=!SD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPSBQ_D_1 Q  CK D SD
MNI99A I5N1 I99 I5N VSS nfet L=0.06u W=0.15u M=1
MNSD1 I5N SD VSS VSS nfet L=0.06u W=0.15u M=1
MNSD N1 SD VSS VSS nfet L=0.06u W=0.395u M=1
MNI1 I2 I1 N1 VSS nfet L=0.06u W=0.395u M=1
MNDA I1 CKN N1N696 VSS nfet L=0.06u W=0.345u M=1
MND N1N696 D VSS VSS nfet L=0.06u W=0.345u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N1 VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.29u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPDA I1 CKA N1N698 VDD pfet L=0.06u W=0.6u M=1
MPD N1N698 D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.355u M=1
MPSD I2 SD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.345u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPSD1 I5P SD VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPSBQ_D_2
*      Description : "D-Flip Flop pos-edge triggered, lo-async-set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,preset=!SD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPSBQ_D_2 Q  CK D SD
MNI99A I5N1 I99 I5N VSS nfet L=0.06u W=0.15u M=1
MNSD1 I5N SD VSS VSS nfet L=0.06u W=0.15u M=1
MNSD N1 SD VSS VSS nfet L=0.06u W=0.395u M=1
MNI1 I2 I1 N1 VSS nfet L=0.06u W=0.395u M=1
MNDA I1 CKN N1N696 VSS nfet L=0.06u W=0.345u M=1
MND N1N696 D VSS VSS nfet L=0.06u W=0.345u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N1 VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.375u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPDA I1 CKA N1N698 VDD pfet L=0.06u W=0.6u M=1
MPD N1N698 D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.355u M=1
MPSD I2 SD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.445u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPSD1 I5P SD VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FDPSBQ_D_4
*      Description : "D-Flip Flop pos-edge triggered, lo-async-set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=D,preset=!SD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FDPSBQ_D_4 Q  CK D SD
MNI99A I5N1 I99 I5N VSS nfet L=0.06u W=0.15u M=1
MNSD1 I5N SD VSS VSS nfet L=0.06u W=0.15u M=1
MNSD N1 SD VSS VSS nfet L=0.06u W=0.395u M=1
MNI1 I2 I1 N1 VSS nfet L=0.06u W=0.395u M=1
MNDA I1 CKN N1N696 VSS nfet L=0.06u W=0.345u M=1
MND N1N696 D VSS VSS nfet L=0.06u W=0.345u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N1 VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPDA I1 CKA N1N698 VDD pfet L=0.06u W=0.6u M=1
MPD N1N698 D VDD VDD pfet L=0.06u W=0.6u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.355u M=1
MPSD I2 SD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.57u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPSD1 I5P SD VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FILL1
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FILL1   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FILL16
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FILL16   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FILL2
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FILL2   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FILL32
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FILL32   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FILL4
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FILL4   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FILL64
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FILL64   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FILL8
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FILL8   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CAPNW1
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CAPNW1   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CAPNW16
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CAPNW16   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CAPNW2
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CAPNW2   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CAPNW32
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CAPNW32   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CAPNW4
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CAPNW4   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CAPNW64
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CAPNW64   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CAPNW8
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CAPNW8   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CAPCRNI10
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CAPCRNI10   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_CAPLR10
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_CAPLR10   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FILL_ECO1
*      Description : "Filler cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FILL_ECO1   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_TAP_DS
*      Description : "Tap cell"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_TAP_DS   
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DCAP16
*      Description : "Filler cell with De-coupling"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DCAP16   
MNI1 VDD I1 VDD VSS nfet L=0.060u W=0.405u M=10
MPI2 VSS I2 VSS VDD pfet L=0.060u W=0.535u M=10
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DCAP32
*      Description : "Filler cell with De-coupling"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DCAP32   
MNI1 VDD I1 VDD VSS nfet L=0.060u W=0.405u M=22
MPI2 VSS I2 VSS VDD pfet L=0.060u W=0.535u M=22
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DCAP4
*      Description : "Filler cell with De-coupling"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DCAP4   
MPI2 VSS I2 VSS VDD pfet L=0.06u W=0.6u M=1
MNI1 VDD I1 VDD VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DCAP64
*      Description : "Filler cell with De-coupling"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DCAP64   
MNI1 VDD I1 VDD VSS nfet L=0.060u W=0.405u M=47
MPI2 VSS I2 VSS VDD pfet L=0.060u W=0.535u M=47
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_DCAP8
*      Description : "Filler cell with De-coupling"
*      Equation    : None
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_DCAP8   
MNI1 VDD I1 VDD VSS nfet L=0.060u W=0.405u M=4
MPI2 VSS I2 VSS VDD pfet L=0.060u W=0.535u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDAO22PQ_D_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&((A1&A2)|(B1&B2)))|(SE&SI))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDAO22PQ_D_1 Q  CK A1 A2 B1 B2 SI SE
MNCKA2 I99 CK I2 VSS nfet L=0.060u W=0.350u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNA1 DB A1 net19 VSS nfet L=0.060u W=0.480u M=1
MNA2 net19 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2 net22 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 DB B1 net22 VSS nfet L=0.060u W=0.480u M=1
MNSEN net28 SEN VSS VSS nfet L=0.060u W=0.320u M=1
MNDB DN DB net28 VSS nfet L=0.060u W=0.320u M=1
MNSE1 DN SE net37 VSS nfet L=0.060u W=0.220u M=1
MNSIN net37 SIN VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 net0183 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN1 I1 CKN DN VSS nfet L=0.060u W=0.320u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.435u M=1
MNSI SIN SI VSS VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.405u M=1
MNCKA1 I1 CK net0183 VSS nfet L=0.060u W=0.220u M=1
MPCKN2 I99 CKN I2 VDD pfet L=0.060u W=0.600u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPSI SIN SI VDD VDD pfet L=0.060u W=0.190u M=1
MPB1 net115 B1 VDD VDD pfet L=0.060u W=0.420u M=1
MPA1 DB A1 net115 VDD pfet L=0.060u W=0.420u M=1
MPA2 DB A2 net115 VDD pfet L=0.060u W=0.420u M=1
MPB2 net115 B2 VDD VDD pfet L=0.060u W=0.420u M=1
MPDB DP DB net124 VDD pfet L=0.060u W=0.600u M=1
MPSE1 net124 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSIN net133 SIN VDD VDD pfet L=0.060u W=0.190u M=1
MPSEN DP SEN net133 VDD pfet L=0.060u W=0.190u M=1
MPCKA1 I1 CK DP VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.560u M=1
MPI2 net0241 I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN1 I1 CKN net0241 VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDAO22PQ_D_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&((A1&A2)|(B1&B2)))|(SE&SI))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDAO22PQ_D_2 Q  CK A1 A2 B1 B2 SI SE
MNCKA2 I99 CK I2 VSS nfet L=0.060u W=0.350u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNA1 DB A1 net19 VSS nfet L=0.060u W=0.480u M=1
MNA2 net19 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2 net22 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 DB B1 net22 VSS nfet L=0.060u W=0.480u M=1
MNSEN net28 SEN VSS VSS nfet L=0.060u W=0.320u M=1
MNDB DN DB net28 VSS nfet L=0.060u W=0.320u M=1
MNSE1 DN SE net37 VSS nfet L=0.060u W=0.220u M=1
MNSIN net37 SIN VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 net0183 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN1 I1 CKN DN VSS nfet L=0.060u W=0.320u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.435u M=1
MNSI SIN SI VSS VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.445u M=1
MNCKA1 I1 CK net0183 VSS nfet L=0.060u W=0.220u M=1
MPCKN2 I99 CKN I2 VDD pfet L=0.060u W=0.600u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPSI SIN SI VDD VDD pfet L=0.060u W=0.190u M=1
MPB1 net115 B1 VDD VDD pfet L=0.060u W=0.420u M=1
MPA1 DB A1 net115 VDD pfet L=0.060u W=0.420u M=1
MPA2 DB A2 net115 VDD pfet L=0.060u W=0.420u M=1
MPB2 net115 B2 VDD VDD pfet L=0.060u W=0.420u M=1
MPDB DP DB net124 VDD pfet L=0.060u W=0.600u M=1
MPSE1 net124 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSIN net133 SIN VDD VDD pfet L=0.060u W=0.190u M=1
MPSEN DP SEN net133 VDD pfet L=0.060u W=0.190u M=1
MPCKA1 I1 CK DP VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2 net0241 I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN1 I1 CKN net0241 VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDAO22PQ_D_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&((A1&A2)|(B1&B2)))|(SE&SI))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDAO22PQ_D_4 Q  CK A1 A2 B1 B2 SI SE
MNCKA2 I99 CK I2 VSS nfet L=0.060u W=0.350u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNA1 DB A1 net19 VSS nfet L=0.060u W=0.480u M=1
MNA2 net19 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2 net22 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 DB B1 net22 VSS nfet L=0.060u W=0.480u M=1
MNSEN net28 SEN VSS VSS nfet L=0.060u W=0.320u M=1
MNDB DN DB net28 VSS nfet L=0.060u W=0.320u M=1
MNSE1 DN SE net37 VSS nfet L=0.060u W=0.220u M=1
MNSIN net37 SIN VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 net0183 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN1 I1 CKN DN VSS nfet L=0.060u W=0.320u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.435u M=1
MNSI SIN SI VSS VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKA1 I1 CK net0183 VSS nfet L=0.060u W=0.220u M=1
MPCKN2 I99 CKN I2 VDD pfet L=0.060u W=0.600u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPSI SIN SI VDD VDD pfet L=0.060u W=0.190u M=1
MPB1 net115 B1 VDD VDD pfet L=0.060u W=0.420u M=1
MPA1 DB A1 net115 VDD pfet L=0.060u W=0.420u M=1
MPA2 DB A2 net115 VDD pfet L=0.060u W=0.420u M=1
MPB2 net115 B2 VDD VDD pfet L=0.060u W=0.420u M=1
MPDB DP DB net124 VDD pfet L=0.060u W=0.600u M=1
MPSE1 net124 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSIN net133 SIN VDD VDD pfet L=0.060u W=0.190u M=1
MPSEN DP SEN net133 VDD pfet L=0.060u W=0.190u M=1
MPCKA1 I1 CK DP VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2 net0241 I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN1 I1 CKN net0241 VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDAO22PQO_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&((A1&A2)|(B1&B2)))|(SE&SI))):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDAO22PQO_1 Q SO  CK A1 A2 B1 B2 SI SE
MNCKA2 I99 CK I2 VSS nfet L=0.060u W=0.335u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 DB A1 net19 VSS nfet L=0.060u W=0.365u M=1
MNA2 net19 A2 VSS VSS nfet L=0.060u W=0.365u M=1
MNB2 net22 B2 VSS VSS nfet L=0.060u W=0.365u M=1
MNB1 DB B1 net22 VSS nfet L=0.060u W=0.365u M=1
MNSEN net28 SEN VSS VSS nfet L=0.060u W=0.465u M=1
MNDB D DB net28 VSS nfet L=0.060u W=0.465u M=1
MNSE1 D SE net37 VSS nfet L=0.060u W=0.220u M=1
MNSIN net37 SIN VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 net0148 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN1 I1 CKN D VSS nfet L=0.060u W=0.290u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.465u M=1
MNSI SIN SI VSS VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.465u M=1
MNCKA1 I1 CKA net0148 VSS nfet L=0.060u W=0.220u M=1
MPCKN2 I99 CKN I2 VDD pfet L=0.060u W=0.575u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.190u M=1
MPSI SIN SI VDD VDD pfet L=0.060u W=0.190u M=1
MPB1 net115 B1 VDD VDD pfet L=0.060u W=0.420u M=1
MPA1 DB A1 net115 VDD pfet L=0.060u W=0.420u M=1
MPA2 DB A2 net115 VDD pfet L=0.060u W=0.420u M=1
MPB2 net115 B2 VDD VDD pfet L=0.060u W=0.420u M=1
MPDB D DB net124 VDD pfet L=0.060u W=0.600u M=1
MPSE1 net124 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSIN net133 SIN VDD VDD pfet L=0.060u W=0.190u M=1
MPSEN D SEN net133 VDD pfet L=0.060u W=0.190u M=1
MPCKA1 I1 CKA D VDD pfet L=0.060u W=0.460u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.575u M=1
MPI2 net0212 I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN1 I1 CKN net0212 VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDAO22PQO_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&((A1&A2)|(B1&B2)))|(SE&SI))):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDAO22PQO_2 Q SO  CK A1 A2 B1 B2 SI SE
MNCKA2 I99 CK I2 VSS nfet L=0.060u W=0.475u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.260u M=1
MNA1 DB A1 net19 VSS nfet L=0.060u W=0.445u M=1
MNA2 net19 A2 VSS VSS nfet L=0.060u W=0.445u M=1
MNB2 net22 B2 VSS VSS nfet L=0.060u W=0.445u M=1
MNB1 DB B1 net22 VSS nfet L=0.060u W=0.445u M=1
MNSEN net28 SEN VSS VSS nfet L=0.060u W=0.325u M=2
MNDB D DB net28 VSS nfet L=0.060u W=0.325u M=2
MNSE1 D SE net37 VSS nfet L=0.060u W=0.260u M=1
MNSIN net37 SIN VSS VSS nfet L=0.060u W=0.260u M=1
MNI2 net0148 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN1 I1 CKN D VSS nfet L=0.060u W=0.415u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.305u M=2
MNSI SIN SI VSS VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.400u M=2
MNCKA1 I1 CKA net0148 VSS nfet L=0.060u W=0.220u M=1
MPCKN2 I99 CKN I2 VDD pfet L=0.060u W=0.410u M=2
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.250u M=1
MPSI SIN SI VDD VDD pfet L=0.060u W=0.190u M=1
MPB1 net115 B1 VDD VDD pfet L=0.060u W=0.515u M=1
MPA1 DB A1 net115 VDD pfet L=0.060u W=0.515u M=1
MPA2 DB A2 net115 VDD pfet L=0.060u W=0.515u M=1
MPB2 net115 B2 VDD VDD pfet L=0.060u W=0.515u M=1
MPDB D DB net124 VDD pfet L=0.060u W=0.420u M=2
MPSE1 net124 SE VDD VDD pfet L=0.060u W=0.420u M=2
MPSIN net133 SIN VDD VDD pfet L=0.060u W=0.250u M=1
MPSEN D SEN net133 VDD pfet L=0.060u W=0.250u M=1
MPCKA1 I1 CKA D VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.490u M=2
MPI2 net0212 I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.350u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN1 I1 CKN net0212 VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDAO22PQO_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&((A1&A2)|(B1&B2)))|(SE&SI))):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDAO22PQO_4 Q SO  CK A1 A2 B1 B2 SI SE
MNCKA2 I99 CK I2 VSS nfet L=0.060u W=0.335u M=2
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.305u M=1
MNA1 DB A1 net19 VSS nfet L=0.060u W=0.480u M=1
MNA2 net19 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2 net22 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 DB B1 net22 VSS nfet L=0.060u W=0.480u M=1
MNSEN net28 SEN VSS VSS nfet L=0.060u W=0.465u M=2
MNDB D DB net28 VSS nfet L=0.060u W=0.465u M=2
MNSE1 D SE net37 VSS nfet L=0.060u W=0.305u M=1
MNSIN net37 SIN VSS VSS nfet L=0.060u W=0.305u M=1
MNI2 net0148 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN1 I1 CKN D VSS nfet L=0.060u W=0.290u M=2
MNCK CKN CK VSS VSS nfet L=0.060u W=0.395u M=2
MNSI SIN SI VSS VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.450u M=3
MNCKA1 I1 CKA net0148 VSS nfet L=0.060u W=0.220u M=1
MPCKN2 I99 CKN I2 VDD pfet L=0.060u W=0.575u M=2
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.325u M=1
MPSI SIN SI VDD VDD pfet L=0.060u W=0.190u M=1
MPB1 net115 B1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 DB A1 net115 VDD pfet L=0.060u W=0.600u M=1
MPA2 DB A2 net115 VDD pfet L=0.060u W=0.600u M=1
MPB2 net115 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPDB D DB net124 VDD pfet L=0.060u W=0.600u M=2
MPSE1 net124 SE VDD VDD pfet L=0.060u W=0.600u M=2
MPSIN net133 SIN VDD VDD pfet L=0.060u W=0.325u M=1
MPSEN D SEN net133 VDD pfet L=0.060u W=0.325u M=1
MPCKA1 I1 CKA D VDD pfet L=0.060u W=0.460u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.555u M=3
MPI2 net0212 I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.455u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN1 I1 CKN net0212 VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNQ_D_1
*      Description : "D-Flip Flop w/scan, neg-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNQ_D_1 Q  CK D SI SE
MND N1N586 D N1N585 VSS nfet L=0.06u W=0.345u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNSI N1N584 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNSIA N1N586 SE N1N584 VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N586 VSS nfet L=0.06u W=0.375u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.29u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MPDB I1 CKA N1N587 VDD pfet L=0.06u W=0.48u M=1
MPSIA N1N587 SEN N1N588 VDD pfet L=0.06u W=0.15u M=1
MPSI N1N588 SI VDD VDD pfet L=0.06u W=0.15u M=1
MPD N1N587 D N1N589 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N589 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.345u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNQ_D_2
*      Description : "D-Flip Flop w/scan, neg-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNQ_D_2 Q  CK D SI SE
MND N1N586 D N1N585 VSS nfet L=0.06u W=0.345u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNSI N1N584 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNSIA N1N586 SE N1N584 VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N586 VSS nfet L=0.06u W=0.375u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.375u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MPDB I1 CKA N1N587 VDD pfet L=0.06u W=0.48u M=1
MPSIA N1N587 SEN N1N588 VDD pfet L=0.06u W=0.15u M=1
MPSI N1N588 SI VDD VDD pfet L=0.06u W=0.15u M=1
MPD N1N587 D N1N589 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N589 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.445u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNQ_D_4
*      Description : "D-Flip Flop w/scan, neg-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNQ_D_4 Q  CK D SI SE
MND N1N586 D N1N585 VSS nfet L=0.06u W=0.345u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNSI N1N584 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNSIA N1N586 SE N1N584 VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N586 VSS nfet L=0.06u W=0.375u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MPDB I1 CKA N1N587 VDD pfet L=0.06u W=0.48u M=1
MPSIA N1N587 SEN N1N588 VDD pfet L=0.06u W=0.15u M=1
MPSI N1N588 SI VDD VDD pfet L=0.06u W=0.15u M=1
MPD N1N587 D N1N589 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N589 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.57u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNQO_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNQO_1 Q SO  CK D SI SE
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MND DB D N1N585 VSS nfet L=0.060u W=0.480u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.220u M=1
MNSIA DB SE N1N584 VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.290u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CK I97 VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.335u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.350u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKA CK VSS VSS nfet L=0.060u W=0.220u M=1
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.420u M=1
MPSIA DB SEN N1N588 VDD pfet L=0.060u W=0.190u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.190u M=1
MPD DB D N1N589 VDD pfet L=0.060u W=0.560u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.560u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKA CK VDD VDD pfet L=0.060u W=0.485u M=1
MPCKA2 I99 CKA I97 VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CK I3 VDD pfet L=0.060u W=0.550u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.435u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNQO_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNQO_2 Q SO  CK D SI SE
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.405u M=2
MND DB D N1N585 VSS nfet L=0.060u W=0.315u M=2
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.315u M=2
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.260u M=1
MNSIA DB SE N1N584 VSS nfet L=0.060u W=0.260u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.380u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CK I97 VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.475u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.260u M=1
MNCK CKA CK VSS VSS nfet L=0.060u W=0.285u M=1
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.510u M=2
MPDB I1 CKA DB VDD pfet L=0.060u W=0.550u M=1
MPSIA DB SEN N1N588 VDD pfet L=0.060u W=0.250u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.250u M=1
MPD DB D N1N589 VDD pfet L=0.060u W=0.365u M=2
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.365u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKA CK VDD VDD pfet L=0.060u W=0.600u M=1
MPCKA2 I99 CKA I97 VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CK I3 VDD pfet L=0.060u W=0.390u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.250u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNQO_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNQO_4 Q SO  CK D SI SE
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.465u M=3
MND DB D N1N585 VSS nfet L=0.060u W=0.405u M=2
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.405u M=2
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.305u M=1
MNSIA DB SE N1N584 VSS nfet L=0.060u W=0.305u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.480u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CK I97 VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.335u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.350u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.305u M=1
MNCK CKA CK VSS VSS nfet L=0.060u W=0.370u M=1
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.580u M=3
MPDB I1 CKA DB VDD pfet L=0.060u W=0.355u M=2
MPSIA DB SEN N1N588 VDD pfet L=0.060u W=0.325u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.325u M=1
MPD DB D N1N589 VDD pfet L=0.060u W=0.470u M=2
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.470u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKA CK VDD VDD pfet L=0.060u W=0.410u M=2
MPCKA2 I99 CKA I97 VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CK I3 VDD pfet L=0.060u W=0.550u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.435u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.325u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNRBQ_1
*      Description : "D-Flip Flop w/scan, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNRBQ_1 Q  CK D SI SE RD
MPRD I5P RD VDD VDD pfet L=0.060u W=0.155u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.575u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.575u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.305u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKA CK VDD VDD pfet L=0.060u W=0.420u M=1
MPCKA2 I99 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.440u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.155u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.155u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.155u M=1
MNRD2 N1N620 RD VSS VSS nfet L=0.060u W=0.480u M=1
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.320u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.175u M=1
MNDA N1N622 SEN N1N620 VSS nfet L=0.060u W=0.480u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I99 CKN I5N1 VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N1 I98 I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.435u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.335u M=1
MNCK CKA CK VSS VSS nfet L=0.060u W=0.175u M=1
MND DB D N1N622 VSS nfet L=0.060u W=0.480u M=1
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.175u M=1
MNSI N1N621 SI N1N620 VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.290u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNRBQ_2
*      Description : "D-Flip Flop w/scan, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNRBQ_2 Q  CK D SI SE RD
MPRD I5P RD VDD VDD pfet L=0.060u W=0.215u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.575u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.420u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.435u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.215u M=1
MPCK CKA CK VDD VDD pfet L=0.060u W=0.595u M=1
MPCKA2 I99 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.215u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.215u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.420u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.420u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.215u M=1
MNRD2 N1N620 RD VSS VSS nfet L=0.060u W=0.340u M=2
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.450u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.175u M=1
MNDA N1N622 SEN N1N620 VSS nfet L=0.060u W=0.340u M=2
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I99 CKN I5N1 VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N1 I98 I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.325u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.475u M=1
MNCK CKA CK VSS VSS nfet L=0.060u W=0.245u M=1
MND DB D N1N622 VSS nfet L=0.060u W=0.340u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.245u M=1
MNSI N1N621 SI N1N620 VSS nfet L=0.060u W=0.245u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.415u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNRBQ_4
*      Description : "D-Flip Flop w/scan, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNRBQ_4 Q  CK D SI SE RD
MPRD I5P RD VDD VDD pfet L=0.060u W=0.295u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.575u M=4
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.575u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.600u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.295u M=1
MPCK CKA CK VDD VDD pfet L=0.060u W=0.420u M=2
MPCKA2 I99 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.440u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKN CKA VDD VDD pfet L=0.060u W=0.305u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.305u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.600u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.305u M=1
MNRD2 N1N620 RD VSS VSS nfet L=0.060u W=0.480u M=2
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=4
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.320u M=2
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.175u M=1
MNDA N1N622 SEN N1N620 VSS nfet L=0.060u W=0.480u M=2
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I99 CKN I5N1 VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N1 I98 I5N VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I3 CKA I99 VSS nfet L=0.060u W=0.430u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKN CKA VSS VSS nfet L=0.060u W=0.335u M=2
MNCK CKA CK VSS VSS nfet L=0.060u W=0.350u M=1
MND DB D N1N622 VSS nfet L=0.060u W=0.480u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.350u M=1
MNSI N1N621 SI N1N620 VSS nfet L=0.060u W=0.350u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.290u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNRBQ_D_1
*      Description : "D-Flip Flop w/scan, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNRBQ_D_1 Q  CK D SI SE RD
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPDB I1 CKA N1N624 VDD pfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.335u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.06u W=0.15u M=1
MPD N1N624 D N1N626 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N626 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSI N1N625 SI VDD VDD pfet L=0.06u W=0.15u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNRD N1 RD VSS VSS nfet L=0.06u W=0.25u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.25u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MND N1N623 D N1N622 VSS nfet L=0.06u W=0.345u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.06u W=0.15u M=1
MNSI N1N621 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.06u W=0.375u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNRBQ_D_2
*      Description : "D-Flip Flop w/scan, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNRBQ_D_2 Q  CK D SI SE RD
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPDB I1 CKA N1N624 VDD pfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.43u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.06u W=0.15u M=1
MPD N1N624 D N1N626 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N626 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSI N1N625 SI VDD VDD pfet L=0.06u W=0.15u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNRD N1 RD VSS VSS nfet L=0.06u W=0.32u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.32u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MND N1N623 D N1N622 VSS nfet L=0.06u W=0.345u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.06u W=0.15u M=1
MNSI N1N621 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.06u W=0.375u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDNRBQ_D_4
*      Description : "D-Flip Flop w/scan, neg-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=!CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDNRBQ_D_4 Q  CK D SI SE RD
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPDB I1 CKA N1N624 VDD pfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.555u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKA CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKN CKA VDD VDD pfet L=0.06u W=0.6u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.06u W=0.15u M=1
MPD N1N624 D N1N626 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N626 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSI N1N625 SI VDD VDD pfet L=0.06u W=0.15u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNRD N1 RD VSS VSS nfet L=0.06u W=0.415u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.415u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKN CKA VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKA CK VSS VSS nfet L=0.06u W=0.48u M=1
MND N1N623 D N1N622 VSS nfet L=0.06u W=0.345u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.06u W=0.15u M=1
MNSI N1N621 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.06u W=0.375u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPC1BQ_D_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&D&RS)|(SE&SI))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPC1BQ_D_1 Q  CK D SI SE RS
MPRS NPC RS NPD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPDB I1 CKA NPC VDD pfet L=0.060u W=0.330u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.370u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.385u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.280u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.500u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.575u M=1
MPSIA NPC SEN NPS VDD pfet L=0.060u W=0.155u M=1
MPD NPC D NPD VDD pfet L=0.060u W=0.600u M=1
MPDA NPD SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.155u M=1
MNDA net69 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.300u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNRS NND RS net69 VSS nfet L=0.060u W=0.480u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.290u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.305u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.350u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND NNC D NND VSS nfet L=0.060u W=0.480u M=1
MNSIA NNC SE NNS VSS nfet L=0.060u W=0.175u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN NNC VSS nfet L=0.060u W=0.395u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPC1BQ_D_1P5
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&D&RS)|(SE&SI))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPC1BQ_D_1P5 Q  CK D SI SE RS
MPRS NPC RS NPD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPDB I1 CKA NPC VDD pfet L=0.060u W=0.330u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.430u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.385u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.280u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.500u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.445u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.575u M=1
MPSIA NPC SEN NPS VDD pfet L=0.060u W=0.155u M=1
MPD NPC D NPD VDD pfet L=0.060u W=0.600u M=1
MPDA NPD SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.155u M=1
MNDA net69 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.340u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNRS NND RS net69 VSS nfet L=0.060u W=0.480u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.290u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.305u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.355u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.350u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND NNC D NND VSS nfet L=0.060u W=0.480u M=1
MNSIA NNC SE NNS VSS nfet L=0.060u W=0.175u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN NNC VSS nfet L=0.060u W=0.395u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPC1BQ_D_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&D&RS)|(SE&SI))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPC1BQ_D_2 Q  CK D SI SE RS
MPRS NPC RS NPD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPDB I1 CKA NPC VDD pfet L=0.060u W=0.330u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.470u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.385u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.280u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.500u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.575u M=1
MPSIA NPC SEN NPS VDD pfet L=0.060u W=0.155u M=1
MPD NPC D NPD VDD pfet L=0.060u W=0.600u M=1
MPDA NPD SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.155u M=1
MNDA net69 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.380u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNRS NND RS net69 VSS nfet L=0.060u W=0.480u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.290u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.305u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.350u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND NNC D NND VSS nfet L=0.060u W=0.480u M=1
MNSIA NNC SE NNS VSS nfet L=0.060u W=0.175u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN NNC VSS nfet L=0.060u W=0.395u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPC1BQ_D_3
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&D&RS)|(SE&SI))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPC1BQ_D_3 Q  CK D SI SE RS
MPRS NPC RS NPD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPDB I1 CKA NPC VDD pfet L=0.060u W=0.330u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.545u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.385u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.280u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.500u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=3
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.575u M=1
MPSIA NPC SEN NPS VDD pfet L=0.060u W=0.155u M=1
MPD NPC D NPD VDD pfet L=0.060u W=0.600u M=1
MPDA NPD SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.155u M=1
MNDA net69 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.435u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNRS NND RS net69 VSS nfet L=0.060u W=0.480u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.290u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.305u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=3
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.350u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND NNC D NND VSS nfet L=0.060u W=0.480u M=1
MNSIA NNC SE NNS VSS nfet L=0.060u W=0.175u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN NNC VSS nfet L=0.060u W=0.395u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPC1BQ_D_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&D&RS)|(SE&SI))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPC1BQ_D_4 Q  CK D SI SE RS
MPRS NPC RS NPD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPDB I1 CKA NPC VDD pfet L=0.060u W=0.330u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.385u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.280u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.500u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.575u M=1
MPSIA NPC SEN NPS VDD pfet L=0.060u W=0.155u M=1
MPD NPC D NPD VDD pfet L=0.060u W=0.600u M=1
MPDA NPD SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.155u M=1
MNDA net69 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNRS NND RS net69 VSS nfet L=0.060u W=0.480u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.290u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.305u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.350u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND NNC D NND VSS nfet L=0.060u W=0.480u M=1
MNSIA NNC SE NNS VSS nfet L=0.060u W=0.175u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN NNC VSS nfet L=0.060u W=0.395u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPC1BQO_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&D&RS)|(SE&SI))):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPC1BQO_1 Q SO  CK D SI SE RS
MNDA NNR SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MND DB D NND VSS nfet L=0.060u W=0.480u M=1
MNRS NND RS NNR VSS nfet L=0.060u W=0.480u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.220u M=1
MNSIA DB SE NNS VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.380u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.220u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.405u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPRS DB RS NPD VDD pfet L=0.060u W=0.600u M=1
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.510u M=1
MPSIA DB SEN NPS VDD pfet L=0.060u W=0.190u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.190u M=1
MPD DB D NPD VDD pfet L=0.060u W=0.600u M=1
MPDA NPD SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.305u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPC1BQO_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&D&RS)|(SE&SI))):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPC1BQO_2 Q SO  CK D SI SE RS
MNDA NNR SEN VSS VSS nfet L=0.060u W=0.315u M=2
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.405u M=2
MND DB D NND VSS nfet L=0.060u W=0.315u M=2
MNRS NND RS NNR VSS nfet L=0.060u W=0.315u M=2
MNSI NNS SI VSS VSS nfet L=0.060u W=0.260u M=1
MNSIA DB SE NNS VSS nfet L=0.060u W=0.260u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.480u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.305u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.285u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.315u M=2
MPRS DB RS NPD VDD pfet L=0.060u W=0.390u M=2
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.510u M=2
MPDB I1 CKA DB VDD pfet L=0.060u W=0.600u M=1
MPSIA DB SEN NPS VDD pfet L=0.060u W=0.250u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.250u M=1
MPD DB D NPD VDD pfet L=0.060u W=0.390u M=2
MPDA NPD SE VDD VDD pfet L=0.060u W=0.390u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.395u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.420u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.250u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPC1BQO_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-sync-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&D&RS)|(SE&SI))):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPC1BQO_4 Q SO  CK D SI SE RS
MNDA NNR SEN VSS VSS nfet L=0.060u W=0.405u M=2
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.465u M=3
MND DB D NND VSS nfet L=0.060u W=0.405u M=2
MNRS NND RS NNR VSS nfet L=0.060u W=0.405u M=2
MNSI NNS SI VSS VSS nfet L=0.060u W=0.305u M=1
MNSIA DB SE NNS VSS nfet L=0.060u W=0.305u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.320u M=2
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.435u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.405u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.370u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.405u M=2
MPRS DB RS NPD VDD pfet L=0.060u W=0.505u M=2
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.580u M=3
MPDB I1 CKA DB VDD pfet L=0.060u W=0.435u M=2
MPSIA DB SEN NPS VDD pfet L=0.060u W=0.325u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.325u M=1
MPD DB D NPD VDD pfet L=0.060u W=0.505u M=2
MPDA NPD SE VDD VDD pfet L=0.060u W=0.505u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.515u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.325u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPHQ_D_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, sync hold, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(iq&EN&!SE)|(!EN&(!SE&D))|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPHQ_D_2 Q  CK D SI SE EN
MNCKN2 I98 CKN L2INH VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.275u M=1
MNI3 N1N621 L2INH N1N620 VSS nfet L=0.060u W=0.480u M=1
MNEN1 N1N623 EN N1N621 VSS nfet L=0.060u W=0.480u M=1
MNSI N1N675 SI VSS VSS nfet L=0.060u W=0.220u M=1
MNSE1 N1N623 SE N1N675 VSS nfet L=0.060u W=0.220u M=1
MNENN1 N1N622 ENN N1N620 VSS nfet L=0.060u W=0.480u M=1
MNSEN1 N1N620 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNEN ENN EN VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.435u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.465u M=1
MNDB N1N623 CKN I1 VSS nfet L=0.060u W=0.275u M=1
MNI99A L2INH I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.400u M=1
MNI2 I3N1 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CK I3N1 VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MND N1N623 D N1N622 VSS nfet L=0.060u W=0.480u M=1
MPCKA2 I98 CK L2INH VDD pfet L=0.060u W=0.190u M=1
MPSI N1N676 SI VDD VDD pfet L=0.060u W=0.190u M=1
MPSEN1 N1N623 SEN N1N676 VDD pfet L=0.060u W=0.190u M=1
MPI3 N1N625 L2INH N1N627 VDD pfet L=0.060u W=0.600u M=1
MPENN1 N1N623 ENN N1N625 VDD pfet L=0.060u W=0.600u M=1
MPEN1 N1N626 EN N1N627 VDD pfet L=0.060u W=0.600u M=1
MPSE1 N1N627 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPEN ENN EN VDD VDD pfet L=0.060u W=0.245u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.280u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.525u M=1
MPDB N1N623 CK I1 VDD pfet L=0.060u W=0.560u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.505u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A L2INH I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.420u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPD N1N623 D N1N626 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPHQO_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, sync hold, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(iq&EN&!SE)|(!EN&(!SE&D))|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPHQO_2 Q SO  CK D SI SE EN
MNCKA2 I99 CK I3 VSS nfet L=0.060u W=0.480u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNESEN ENSE ENSEN VSS VSS nfet L=0.060u W=0.285u M=1
MNEN ENSEN EN VSS VSS nfet L=0.060u W=0.285u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.285u M=1
MNSE2 D0 SE net19 VSS nfet L=0.060u W=0.260u M=1
MNSIN net19 SIN VSS VSS nfet L=0.060u W=0.260u M=1
MNI97A net22 I97 VSS VSS nfet L=0.060u W=0.260u M=1
MNSEN2 D0 SEN net22 VSS nfet L=0.060u W=0.260u M=1
MNENSEN net28 ENSEN VSS VSS nfet L=0.060u W=0.465u M=1
MND DB D net28 VSS nfet L=0.060u W=0.465u M=1
MNENSE1 DB ENSE net37 VSS nfet L=0.060u W=0.465u M=1
MND0 net37 D0 VSS VSS nfet L=0.060u W=0.465u M=1
MNI2 I3 I2 VSS VSS nfet L=0.060u W=0.315u M=2
MNSE1 ENSEN SE VSS VSS nfet L=0.060u W=0.285u M=1
MNCKN1 I1 CKN DB VSS nfet L=0.060u W=0.435u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.315u M=2
MNSI SIN SI VSS VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.510u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPEN ENSEN EN net0361 VDD pfet L=0.060u W=0.465u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.250u M=1
MPSI SIN SI VDD VDD pfet L=0.060u W=0.190u M=1
MPSIN net115 SIN VDD VDD pfet L=0.060u W=0.250u M=1
MPSEN2 D0 SEN net115 VDD pfet L=0.060u W=0.250u M=1
MPSE2 D0 SE net118 VDD pfet L=0.060u W=0.250u M=1
MPI97A net118 I97 VDD VDD pfet L=0.060u W=0.250u M=1
MPD DB D net124 VDD pfet L=0.060u W=0.585u M=1
MPENSE1 net124 ENSE VDD VDD pfet L=0.060u W=0.585u M=1
MPD0 net133 D0 VDD VDD pfet L=0.060u W=0.585u M=1
MPENSEN DB ENSEN net133 VDD pfet L=0.060u W=0.585u M=1
MPCKA1 I1 CKA DB VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.390u M=2
MPCK CKN CK VDD VDD pfet L=0.060u W=0.465u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPSE1 net0361 SE VDD VDD pfet L=0.060u W=0.465u M=1
MPESEN ENSE ENSEN VDD VDD pfet L=0.060u W=0.365u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPMQ_D_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, 2-to-1 muxed data inputs, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D1&S&!SE)|(!S&(!SE&D0))|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPMQ_D_1 Q  CK D0 D1 S SI SE
MNCKN2 I98 CKN L2INH VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.290u M=1
MNS1 NND1 S NNSD VSS nfet L=0.060u W=0.405u M=1
MND1 DB D1 NND1 VSS nfet L=0.060u W=0.405u M=1
MNSI NNSI SI VSS VSS nfet L=0.060u W=0.220u M=1
MNSE1 DB SE NNSI VSS nfet L=0.060u W=0.220u M=1
MNS0 NND0 SN NNSD VSS nfet L=0.060u W=0.405u M=1
MNSEN1 NNSD SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.420u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNDB DB CKN I1 VSS nfet L=0.060u W=0.320u M=1
MNI99A L2INH I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.380u M=1
MNI2 I3N1 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CK I3N1 VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MND0 DB D0 NND0 VSS nfet L=0.060u W=0.405u M=1
MPCKA2 I98 CK L2INH VDD pfet L=0.060u W=0.190u M=1
MPSI NPSI SI VDD VDD pfet L=0.060u W=0.190u M=1
MPSEN1 DB SEN NPSI VDD pfet L=0.060u W=0.190u M=1
MPS1 NPD1 SN NPSD VDD pfet L=0.060u W=0.600u M=1
MPD1 DB D1 NPD1 VDD pfet L=0.060u W=0.600u M=1
MPS0 NPD0 S NPSD VDD pfet L=0.060u W=0.600u M=1
MPSE1 NPSD SE VDD VDD pfet L=0.060u W=0.600u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.255u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.280u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.510u M=1
MPDB DB CK I1 VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.330u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A L2INH I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.535u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPD0 DB D0 NPD0 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPMQ_D_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, 2-to-1 muxed data inputs, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D1&S&!SE)|(!S&(!SE&D0))|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPMQ_D_2 Q  CK D0 D1 S SI SE
MNCKN2 I98 CKN L2INH VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.290u M=1
MNS1 NND1 S NNSD VSS nfet L=0.060u W=0.405u M=1
MND1 DB D1 NND1 VSS nfet L=0.060u W=0.405u M=1
MNSI NNSI SI VSS VSS nfet L=0.060u W=0.220u M=1
MNSE1 DB SE NNSI VSS nfet L=0.060u W=0.220u M=1
MNS0 NND0 SN NNSD VSS nfet L=0.060u W=0.405u M=1
MNSEN1 NNSD SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.420u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNDB DB CKN I1 VSS nfet L=0.060u W=0.320u M=1
MNI99A L2INH I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.450u M=1
MNI2 I3N1 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CK I3N1 VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MND0 DB D0 NND0 VSS nfet L=0.060u W=0.405u M=1
MPCKA2 I98 CK L2INH VDD pfet L=0.060u W=0.190u M=1
MPSI NPSI SI VDD VDD pfet L=0.060u W=0.190u M=1
MPSEN1 DB SEN NPSI VDD pfet L=0.060u W=0.190u M=1
MPS1 NPD1 SN NPSD VDD pfet L=0.060u W=0.600u M=1
MPD1 DB D1 NPD1 VDD pfet L=0.060u W=0.600u M=1
MPS0 NPD0 S NPSD VDD pfet L=0.060u W=0.600u M=1
MPSE1 NPSD SE VDD VDD pfet L=0.060u W=0.600u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.255u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.280u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.510u M=1
MPDB DB CK I1 VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.395u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A L2INH I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.535u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPD0 DB D0 NPD0 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPMQ_D_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, 2-to-1 muxed data inputs, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D1&S&!SE)|(!S&(!SE&D0))|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPMQ_D_4 Q  CK D0 D1 S SI SE
MNCKN2 I98 CKN L2INH VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.290u M=1
MNS1 NND1 S NNSD VSS nfet L=0.060u W=0.405u M=1
MND1 DB D1 NND1 VSS nfet L=0.060u W=0.405u M=1
MNSI NNSI SI VSS VSS nfet L=0.060u W=0.220u M=1
MNSE1 DB SE NNSI VSS nfet L=0.060u W=0.220u M=1
MNS0 NND0 SN NNSD VSS nfet L=0.060u W=0.405u M=1
MNSEN1 NNSD SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.420u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNDB DB CKN I1 VSS nfet L=0.060u W=0.320u M=1
MNI99A L2INH I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2 I3N1 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CK I3N1 VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MND0 DB D0 NND0 VSS nfet L=0.060u W=0.405u M=1
MPCKA2 I98 CK L2INH VDD pfet L=0.060u W=0.190u M=1
MPSI NPSI SI VDD VDD pfet L=0.060u W=0.190u M=1
MPSEN1 DB SEN NPSI VDD pfet L=0.060u W=0.190u M=1
MPS1 NPD1 SN NPSD VDD pfet L=0.060u W=0.600u M=1
MPD1 DB D1 NPD1 VDD pfet L=0.060u W=0.600u M=1
MPS0 NPD0 S NPSD VDD pfet L=0.060u W=0.600u M=1
MPSE1 NPSD SE VDD VDD pfet L=0.060u W=0.600u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.255u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.280u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.510u M=1
MPDB DB CK I1 VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.480u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A L2INH I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.535u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPD0 DB D0 NPD0 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPMQO_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, 2-to-1 muxed data inputs, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D1&S&!SE)|(!S&(!SE&D0))|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPMQO_1 Q SO  CK D0 D1 S SI SE
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.420u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.335u M=1
MNS1 NND1 S NNSD VSS nfet L=0.060u W=0.450u M=1
MND1 DB D1 NND1 VSS nfet L=0.060u W=0.450u M=1
MNSI NNSI SI VSS VSS nfet L=0.060u W=0.220u M=1
MNSE1 DB SE NNSI VSS nfet L=0.060u W=0.220u M=1
MNS0 NND0 SN NNSD VSS nfet L=0.060u W=0.450u M=1
MNSEN1 NNSD SEN VSS VSS nfet L=0.060u W=0.450u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.450u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.365u M=1
MNDB DB CKN I1 VSS nfet L=0.060u W=0.290u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.220u M=1
MND0 DB D0 NND0 VSS nfet L=0.060u W=0.450u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.575u M=1
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPSI NPSI SI VDD VDD pfet L=0.060u W=0.190u M=1
MPSEN1 DB SEN NPSI VDD pfet L=0.060u W=0.190u M=1
MPS1 NPD1 SN NPSD VDD pfet L=0.060u W=0.600u M=1
MPD1 DB D1 NPD1 VDD pfet L=0.060u W=0.600u M=1
MPS0 NPD0 S NPSD VDD pfet L=0.060u W=0.600u M=1
MPSE1 NPSD SE VDD VDD pfet L=0.060u W=0.600u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.255u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.435u M=1
MPDB DB CKA I1 VDD pfet L=0.060u W=0.435u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.575u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.190u M=1
MPD0 DB D0 NPD0 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPMQO_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, 2-to-1 muxed data inputs, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D1&S&!SE)|(!S&(!SE&D0))|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPMQO_2 Q SO  CK D0 D1 S SI SE
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.355u M=2
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.475u M=1
MNS1 NND1 S NNSD VSS nfet L=0.060u W=0.290u M=2
MND1 DB D1 NND1 VSS nfet L=0.060u W=0.290u M=2
MNSI NNSI SI VSS VSS nfet L=0.060u W=0.260u M=1
MNSE1 DB SE NNSI VSS nfet L=0.060u W=0.260u M=1
MNS0 NND0 SN NNSD VSS nfet L=0.060u W=0.290u M=2
MNSEN1 NNSD SEN VSS VSS nfet L=0.060u W=0.290u M=2
MNS SN S VSS VSS nfet L=0.060u W=0.285u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.290u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNDB DB CKN I1 VSS nfet L=0.060u W=0.380u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.285u M=1
MND0 DB D0 NND0 VSS nfet L=0.060u W=0.290u M=2
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.490u M=2
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPSI NPSI SI VDD VDD pfet L=0.060u W=0.250u M=1
MPSEN1 DB SEN NPSI VDD pfet L=0.060u W=0.250u M=1
MPS1 NPD1 SN NPSD VDD pfet L=0.060u W=0.390u M=2
MPD1 DB D1 NPD1 VDD pfet L=0.060u W=0.390u M=2
MPS0 NPD0 S NPSD VDD pfet L=0.060u W=0.390u M=2
MPSE1 NPSD SE VDD VDD pfet L=0.060u W=0.390u M=2
MPS SN S VDD VDD pfet L=0.060u W=0.330u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.350u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.585u M=1
MPDB DB CKA I1 VDD pfet L=0.060u W=0.560u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.410u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.250u M=1
MPD0 DB D0 NPD0 VDD pfet L=0.060u W=0.390u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPMQO_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, 2-to-1 muxed data inputs, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(D1&S&!SE)|(!S&(!SE&D0))|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPMQO_4 Q SO  CK D0 D1 S SI SE
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.405u M=3
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.335u M=2
MNS1 NND1 S NNSD VSS nfet L=0.060u W=0.380u M=2
MND1 DB D1 NND1 VSS nfet L=0.060u W=0.380u M=2
MNSI NNSI SI VSS VSS nfet L=0.060u W=0.305u M=1
MNSE1 DB SE NNSI VSS nfet L=0.060u W=0.305u M=1
MNS0 NND0 SN NNSD VSS nfet L=0.060u W=0.380u M=2
MNSEN1 NNSD SEN VSS VSS nfet L=0.060u W=0.380u M=2
MNS SN S VSS VSS nfet L=0.060u W=0.370u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.380u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.365u M=2
MNDB DB CKN I1 VSS nfet L=0.060u W=0.480u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.220u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.370u M=1
MND0 DB D0 NND0 VSS nfet L=0.060u W=0.380u M=2
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.555u M=3
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPSI NPSI SI VDD VDD pfet L=0.060u W=0.325u M=1
MPSEN1 DB SEN NPSI VDD pfet L=0.060u W=0.325u M=1
MPS1 NPD1 SN NPSD VDD pfet L=0.060u W=0.505u M=2
MPD1 DB D1 NPD1 VDD pfet L=0.060u W=0.505u M=2
MPS0 NPD0 S NPSD VDD pfet L=0.060u W=0.505u M=2
MPSE1 NPSD SE VDD VDD pfet L=0.060u W=0.505u M=2
MPS SN S VDD VDD pfet L=0.060u W=0.435u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.455u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.435u M=2
MPDB DB CKA I1 VDD pfet L=0.060u W=0.365u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.575u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.325u M=1
MPD0 DB D0 NPD0 VDD pfet L=0.060u W=0.505u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQ_DV1_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQ_DV1_1 Q  CK D SI SE
MND N1N586 D N1N585 VSS nfet L=0.060u W=0.405u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.405u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.220u M=1
MNSIA N1N586 SE N1N584 VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN N1N586 VSS nfet L=0.060u W=0.290u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CK I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.395u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.405u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPDB I1 CK N1N587 VDD pfet L=0.060u W=0.585u M=1
MPSIA N1N587 SEN N1N588 VDD pfet L=0.060u W=0.190u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.190u M=1
MPD N1N587 D N1N589 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPCKA2 I98 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.410u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.535u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.575u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQ_DV1_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQ_DV1_2 Q  CK D SI SE
MND N1N586 D N1N585 VSS nfet L=0.060u W=0.405u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.405u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.220u M=1
MNSIA N1N586 SE N1N584 VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN N1N586 VSS nfet L=0.060u W=0.290u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CK I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.445u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.405u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPDB I1 CK N1N587 VDD pfet L=0.060u W=0.585u M=1
MPSIA N1N587 SEN N1N588 VDD pfet L=0.060u W=0.190u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.190u M=1
MPD N1N587 D N1N589 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPCKA2 I98 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.460u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.535u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.575u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQ_DV1_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQ_DV1_4 Q  CK D SI SE
MND N1N586 D N1N585 VSS nfet L=0.060u W=0.405u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.405u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.220u M=1
MNSIA N1N586 SE N1N584 VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN N1N586 VSS nfet L=0.060u W=0.290u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CK I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.405u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPDB I1 CK N1N587 VDD pfet L=0.060u W=0.585u M=1
MPSIA N1N587 SEN N1N588 VDD pfet L=0.060u W=0.190u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.190u M=1
MPD N1N587 D N1N589 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPCKA2 I98 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.525u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.535u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.575u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQ_D_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQ_D_1 Q  CK D SI SE
MND N1N586 D N1N585 VSS nfet L=0.06u W=0.345u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNSI N1N584 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNSIA N1N586 SE N1N584 VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N586 VSS nfet L=0.06u W=0.375u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.29u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPDB I1 CKA N1N587 VDD pfet L=0.06u W=0.48u M=1
MPSIA N1N587 SEN N1N588 VDD pfet L=0.06u W=0.15u M=1
MPSI N1N588 SI VDD VDD pfet L=0.06u W=0.15u M=1
MPD N1N587 D N1N589 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N589 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.345u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQ_D_1P5
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQ_D_1P5 Q  CK D SI SE
MND N1N586 D N1N585 VSS nfet L=0.060u W=0.450u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.450u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.175u M=1
MNSIA N1N586 SE N1N584 VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN N1N586 VSS nfet L=0.060u W=0.365u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.340u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.245u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.365u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.355u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.350u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPDB I1 CKA N1N587 VDD pfet L=0.060u W=0.410u M=1
MPSIA N1N587 SEN N1N588 VDD pfet L=0.060u W=0.155u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.155u M=1
MPD N1N587 D N1N589 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.385u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.430u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.355u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.500u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.445u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.575u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQ_D_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQ_D_2 Q  CK D SI SE
MND N1N586 D N1N585 VSS nfet L=0.06u W=0.345u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNSI N1N584 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNSIA N1N586 SE N1N584 VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N586 VSS nfet L=0.06u W=0.375u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.375u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPDB I1 CKA N1N587 VDD pfet L=0.06u W=0.48u M=1
MPSIA N1N587 SEN N1N588 VDD pfet L=0.06u W=0.15u M=1
MPSI N1N588 SI VDD VDD pfet L=0.06u W=0.15u M=1
MPD N1N587 D N1N589 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N589 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.445u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQ_D_3
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQ_D_3 Q  CK D SI SE
MND N1N586 D N1N585 VSS nfet L=0.060u W=0.450u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.450u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.175u M=1
MNSIA N1N586 SE N1N584 VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN N1N586 VSS nfet L=0.060u W=0.365u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.435u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.245u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.365u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=3
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.350u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPDB I1 CKA N1N587 VDD pfet L=0.060u W=0.410u M=1
MPSIA N1N587 SEN N1N588 VDD pfet L=0.060u W=0.155u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.155u M=1
MPD N1N587 D N1N589 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.385u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.545u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.355u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.500u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=3
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.575u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQ_D_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQ_D_4 Q  CK D SI SE
MND N1N586 D N1N585 VSS nfet L=0.06u W=0.345u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNSI N1N584 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNSIA N1N586 SE N1N584 VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N586 VSS nfet L=0.06u W=0.375u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPDB I1 CKA N1N587 VDD pfet L=0.06u W=0.48u M=1
MPSIA N1N587 SEN N1N588 VDD pfet L=0.06u W=0.15u M=1
MPSI N1N588 SI VDD VDD pfet L=0.06u W=0.15u M=1
MPD N1N587 D N1N589 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N589 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.57u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQB_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQB_1 QN  CK D SI SE
MND DB D N1N585 VSS nfet L=0.06u W=0.48u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.06u W=0.48u M=1
MNSI N1N584 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNSIA DB SE N1N584 VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN DB VSS nfet L=0.06u W=0.38u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.48u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNI99 QN I98 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.15u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MPDB I1 CKA DB VDD pfet L=0.06u W=0.37u M=1
MPSIA DB SEN N1N588 VDD pfet L=0.06u W=0.15u M=1
MPSI N1N588 SI VDD VDD pfet L=0.06u W=0.15u M=1
MPD DB D N1N589 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N589 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.15u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.44u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPI99 QN I98 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQB_1P5
*      Description : "D-Flip Flop w/scan, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQB_1P5 QN  CK D SI SE
MND DB D N1N585 VSS nfet L=0.060u W=0.290u M=2
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.290u M=2
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.210u M=1
MNSIA DB SE N1N584 VSS nfet L=0.060u W=0.210u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.430u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.465u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.285u M=2
MNI99 QN I98 VSS VSS nfet L=0.060u W=0.355u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.210u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.455u M=1
MPSIA DB SEN N1N588 VDD pfet L=0.060u W=0.185u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.185u M=1
MPD DB D N1N589 VDD pfet L=0.060u W=0.370u M=2
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.370u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.355u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.515u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.420u M=2
MPI99 QN I98 VDD VDD pfet L=0.060u W=0.445u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.510u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQB_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQB_2 QN  CK D SI SE
MND DB D N1N585 VSS nfet L=0.06u W=0.34u M=2
MNDA N1N585 SEN VSS VSS nfet L=0.06u W=0.34u M=2
MNSI N1N584 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNSIA DB SE N1N584 VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN DB VSS nfet L=0.06u W=0.27u M=2
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.34u M=2
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNI99 QN I98 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.21u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.34u M=2
MPDB I1 CKA DB VDD pfet L=0.06u W=0.525u M=1
MPSIA DB SEN N1N588 VDD pfet L=0.06u W=0.21u M=1
MPSI N1N588 SI VDD VDD pfet L=0.06u W=0.21u M=1
MPD DB D N1N589 VDD pfet L=0.06u W=0.425u M=2
MPDA N1N589 SE VDD VDD pfet L=0.06u W=0.425u M=2
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.21u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.6u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPI99 QN I98 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.425u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQB_3
*      Description : "D-Flip Flop w/scan, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQB_3 QN  CK D SI SE
MND DB D N1N585 VSS nfet L=0.060u W=0.415u M=2
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.415u M=2
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.305u M=1
MNSIA DB SE N1N584 VSS nfet L=0.060u W=0.305u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.305u M=2
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.325u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.380u M=3
MNI99 QN I98 VSS VSS nfet L=0.060u W=0.480u M=3
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.305u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.350u M=2
MPDB I1 CKA DB VDD pfet L=0.060u W=0.600u M=1
MPSIA DB SEN N1N588 VDD pfet L=0.060u W=0.270u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.270u M=1
MPD DB D N1N589 VDD pfet L=0.060u W=0.515u M=2
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.515u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.510u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.365u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.560u M=3
MPI99 QN I98 VDD VDD pfet L=0.060u W=0.600u M=3
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.355u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQB_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQB_4 QN  CK D SI SE
MND DB D N1N585 VSS nfet L=0.06u W=0.48u M=2
MNDA N1N585 SEN VSS VSS nfet L=0.06u W=0.48u M=2
MNSI N1N584 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNSIA DB SE N1N584 VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN DB VSS nfet L=0.06u W=0.38u M=2
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.48u M=2
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNI99 QN I98 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.3u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=2
MPDB I1 CKA DB VDD pfet L=0.06u W=0.37u M=2
MPSIA DB SEN N1N588 VDD pfet L=0.06u W=0.3u M=1
MPSI N1N588 SI VDD VDD pfet L=0.06u W=0.3u M=1
MPD DB D N1N589 VDD pfet L=0.06u W=0.6u M=2
MPDA N1N589 SE VDD VDD pfet L=0.06u W=0.6u M=2
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.3u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.44u M=2
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPI99 QN I98 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQB_D_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQB_D_1 QN  CK D SI SE
MND DBN D N1N585 VSS nfet L=0.060u W=0.480u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.175u M=1
MNSIA DBN SE N1N584 VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN DBN VSS nfet L=0.060u W=0.350u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.300u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.300u M=1
MNI99 QN I98 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.175u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.400u M=1
MPDB I1 CKA DBP VDD pfet L=0.060u W=0.370u M=1
MPSIA DBP SEN N1N588 VDD pfet L=0.060u W=0.155u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.155u M=1
MPD DBP D N1N589 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.295u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.330u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.370u M=1
MPI99 QN I98 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.415u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQB_D_1P5
*      Description : "D-Flip Flop w/scan, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQB_D_1P5 QN  CK D SI SE
MND DBN D N1N585 VSS nfet L=0.060u W=0.480u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.175u M=1
MNSIA DBN SE N1N584 VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN DBN VSS nfet L=0.060u W=0.350u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.300u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.340u M=1
MNI99 QN I98 VSS VSS nfet L=0.060u W=0.355u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.175u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.400u M=1
MPDB I1 CKA DBP VDD pfet L=0.060u W=0.370u M=1
MPSIA DBP SEN N1N588 VDD pfet L=0.060u W=0.155u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.155u M=1
MPD DBP D N1N589 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.295u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.330u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.430u M=1
MPI99 QN I98 VDD VDD pfet L=0.060u W=0.445u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.415u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQB_D_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQB_D_2 QN  CK D SI SE
MND DBN D N1N585 VSS nfet L=0.060u W=0.480u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.175u M=1
MNSIA DBN SE N1N584 VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN DBN VSS nfet L=0.060u W=0.350u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.300u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.380u M=1
MNI99 QN I98 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.175u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.400u M=1
MPDB I1 CKA DBP VDD pfet L=0.060u W=0.370u M=1
MPSIA DBP SEN N1N588 VDD pfet L=0.060u W=0.155u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.155u M=1
MPD DBP D N1N589 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.295u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.330u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.470u M=1
MPI99 QN I98 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.415u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQB_D_3
*      Description : "D-Flip Flop w/scan, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQB_D_3 QN  CK D SI SE
MND DBN D N1N585 VSS nfet L=0.060u W=0.480u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.175u M=1
MNSIA DBN SE N1N584 VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN DBN VSS nfet L=0.060u W=0.350u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.300u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.435u M=1
MNI99 QN I98 VSS VSS nfet L=0.060u W=0.480u M=3
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.175u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.400u M=1
MPDB I1 CKA DBP VDD pfet L=0.060u W=0.370u M=1
MPSIA DBP SEN N1N588 VDD pfet L=0.060u W=0.155u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.155u M=1
MPD DBP D N1N589 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.295u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.330u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.545u M=1
MPI99 QN I98 VDD VDD pfet L=0.060u W=0.600u M=3
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.415u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQB_D_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, qn-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):QN=iqn
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQB_D_4 QN  CK D SI SE
MND DBN D N1N585 VSS nfet L=0.060u W=0.480u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.175u M=1
MNSIA DBN SE N1N584 VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN DBN VSS nfet L=0.060u W=0.350u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.175u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.175u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.300u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI99 QN I98 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.175u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.400u M=1
MPDB I1 CKA DBP VDD pfet L=0.060u W=0.370u M=1
MPSIA DBP SEN N1N588 VDD pfet L=0.060u W=0.155u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.155u M=1
MPD DBP D N1N589 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.295u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.330u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI99 QN I98 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.415u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQO_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQO_1 Q SO  CK D SI SE
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MND DB D N1N585 VSS nfet L=0.060u W=0.480u M=1
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.220u M=1
MNSIA DB SE N1N584 VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.290u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.335u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.350u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.420u M=1
MPSIA DB SEN N1N588 VDD pfet L=0.060u W=0.190u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.190u M=1
MPD DB D N1N589 VDD pfet L=0.060u W=0.560u M=1
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.560u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.550u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.435u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQO_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQO_2 Q SO  CK D SI SE
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.405u M=2
MND DB D N1N585 VSS nfet L=0.060u W=0.315u M=2
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.315u M=2
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.260u M=1
MNSIA DB SE N1N584 VSS nfet L=0.060u W=0.260u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.380u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.475u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.260u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.315u M=2
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.510u M=2
MPDB I1 CKA DB VDD pfet L=0.060u W=0.550u M=1
MPSIA DB SEN N1N588 VDD pfet L=0.060u W=0.250u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.250u M=1
MPD DB D N1N589 VDD pfet L=0.060u W=0.365u M=2
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.365u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.350u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.390u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.250u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQO_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQO_4 Q SO  CK D SI SE
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.465u M=3
MND DB D N1N585 VSS nfet L=0.060u W=0.405u M=2
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.405u M=2
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.305u M=1
MNSIA DB SE N1N584 VSS nfet L=0.060u W=0.305u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.480u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.335u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.350u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.305u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.405u M=2
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.580u M=3
MPDB I1 CKA DB VDD pfet L=0.060u W=0.355u M=2
MPSIA DB SEN N1N588 VDD pfet L=0.060u W=0.325u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.325u M=1
MPD DB D N1N589 VDD pfet L=0.060u W=0.470u M=2
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.470u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.455u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.550u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.435u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.325u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQO_6
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQO_6 Q SO  CK D SI SE
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=4
MND DB D N1N585 VSS nfet L=0.060u W=0.475u M=2
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.475u M=2
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.340u M=1
MNSIA DB SE N1N584 VSS nfet L=0.060u W=0.340u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.285u M=2
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.405u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.430u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=6
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.340u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.475u M=2
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.600u M=4
MPDB I1 CKA DB VDD pfet L=0.060u W=0.415u M=2
MPSIA DB SEN N1N588 VDD pfet L=0.060u W=0.375u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.375u M=1
MPD DB D N1N589 VDD pfet L=0.060u W=0.555u M=2
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.555u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.530u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.445u M=3
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.530u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=6
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.375u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPQO_8
*      Description : "D-Flip Flop w/scan, pos-edge triggered, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI)):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPQO_8 Q SO  CK D SI SE
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=5
MND DB D N1N585 VSS nfet L=0.060u W=0.480u M=2
MNDA N1N585 SEN VSS VSS nfet L=0.060u W=0.480u M=2
MNSI N1N584 SI VSS VSS nfet L=0.060u W=0.370u M=1
MNSIA DB SE N1N584 VSS nfet L=0.060u W=0.370u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.320u M=2
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.475u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=8
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.370u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=2
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.600u M=5
MPDB I1 CKA DB VDD pfet L=0.060u W=0.460u M=2
MPSIA DB SEN N1N588 VDD pfet L=0.060u W=0.420u M=1
MPSI N1N588 SI VDD VDD pfet L=0.060u W=0.420u M=1
MPD DB D N1N589 VDD pfet L=0.060u W=0.600u M=2
MPDA N1N589 SE VDD VDD pfet L=0.060u W=0.600u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.585u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.515u M=3
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=8
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.420u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBQ_D_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBQ_D_1 Q  CK D SI SE RD
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPDB I1 CKA N1N624 VDD pfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.335u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.06u W=0.15u M=1
MPD N1N624 D N1N626 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N626 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSI N1N625 SI VDD VDD pfet L=0.06u W=0.15u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNRD N1 RD VSS VSS nfet L=0.06u W=0.25u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.25u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MND N1N623 D N1N622 VSS nfet L=0.06u W=0.345u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.06u W=0.15u M=1
MNSI N1N621 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.06u W=0.375u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBQ_D_1P5
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBQ_D_1P5 Q  CK D SI SE RD
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPDB I1 CKA N1N624 VDD pfet L=0.060u W=0.410u M=1
MPRD I99 RD VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.415u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD1 I3P RD VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.385u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.460u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.500u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.445u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.575u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.060u W=0.155u M=1
MPD N1N624 D N1N626 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.155u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNRD N1 RD VSS VSS nfet L=0.060u W=0.325u M=1
MNI98 I99 I98 N1 VSS nfet L=0.060u W=0.335u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.175u M=1
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.450u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.365u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.365u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.355u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.350u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND N1N623 D N1N622 VSS nfet L=0.060u W=0.450u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.060u W=0.175u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.060u W=0.380u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBQ_D_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBQ_D_2 Q  CK D SI SE RD
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPDB I1 CKA N1N624 VDD pfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.43u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.06u W=0.15u M=1
MPD N1N624 D N1N626 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N626 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSI N1N625 SI VDD VDD pfet L=0.06u W=0.15u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNRD N1 RD VSS VSS nfet L=0.06u W=0.32u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.32u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MND N1N623 D N1N622 VSS nfet L=0.06u W=0.345u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.06u W=0.15u M=1
MNSI N1N621 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.06u W=0.375u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBQ_D_3
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBQ_D_3 Q  CK D SI SE RD
MPSE SEN SE VDD VDD pfet L=0.060u W=0.155u M=1
MPDB I1 CKA N1N624 VDD pfet L=0.060u W=0.410u M=1
MPRD I99 RD VDD VDD pfet L=0.060u W=0.155u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.500u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.155u M=1
MPRD1 I3P RD VDD VDD pfet L=0.060u W=0.155u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.385u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.060u W=0.155u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.155u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.155u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.460u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.500u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=3
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.575u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.060u W=0.155u M=1
MPD N1N624 D N1N626 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.155u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.175u M=1
MNRD N1 RD VSS VSS nfet L=0.060u W=0.395u M=1
MNI98 I99 I98 N1 VSS nfet L=0.060u W=0.400u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.175u M=1
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.175u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.450u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.175u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.175u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.175u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.060u W=0.365u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.365u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=3
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.350u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND N1N623 D N1N622 VSS nfet L=0.060u W=0.450u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.060u W=0.175u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.175u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.060u W=0.380u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBQ_D_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBQ_D_4 Q  CK D SI SE RD
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPDB I1 CKA N1N624 VDD pfet L=0.06u W=0.48u M=1
MPRD I99 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.555u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPRD1 I3P RD VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.505u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.46u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.06u W=0.15u M=1
MPD N1N624 D N1N626 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N626 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSI N1N625 SI VDD VDD pfet L=0.06u W=0.15u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNRD N1 RD VSS VSS nfet L=0.06u W=0.415u M=1
MNI98 I99 I98 N1 VSS nfet L=0.06u W=0.415u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.06u W=0.15u M=1
MNRD1 I3N RD VSS VSS nfet L=0.06u W=0.15u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N I99 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.425u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.34u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MND N1N623 D N1N622 VSS nfet L=0.06u W=0.345u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.06u W=0.15u M=1
MNSI N1N621 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.06u W=0.375u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBQO_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBQO_1 Q SO  CK D SI SE RD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPRD I97 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.500u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.460u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.320u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.190u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.190u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.485u M=1
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.485u M=1
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.190u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNRD2 N1N620 RD VSS VSS nfet L=0.060u W=0.480u M=1
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.420u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.235u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN N1N620 VSS nfet L=0.060u W=0.480u M=1
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI99A I97 I98 I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.320u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND DB D N1N622 VSS nfet L=0.060u W=0.480u M=1
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.220u M=1
MNSI N1N621 SI N1N620 VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.395u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBQO_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBQO_2 Q SO  CK D SI SE RD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPRD I97 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.430u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.415u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.350u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.420u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.250u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.250u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.250u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNRD2 N1N620 RD VSS VSS nfet L=0.060u W=0.315u M=2
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.355u M=2
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.325u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN N1N620 VSS nfet L=0.060u W=0.315u M=2
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI99A I97 I98 I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.450u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.285u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.315u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.315u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.260u M=1
MNSI N1N621 SI N1N620 VSS nfet L=0.060u W=0.260u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBQO_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBQO_4 Q SO  CK D SI SE RD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPRD I97 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.485u M=3
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.460u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.535u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.455u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.325u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.325u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.410u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.410u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.325u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNRD2 N1N620 RD VSS VSS nfet L=0.060u W=0.405u M=2
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.405u M=3
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.465u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN N1N620 VSS nfet L=0.060u W=0.405u M=2
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI99A I97 I98 I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.320u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.370u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.405u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.405u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.305u M=1
MNSI N1N621 SI N1N620 VSS nfet L=0.060u W=0.305u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.335u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBQO_6
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBQO_6 Q SO  CK D SI SE RD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPRD I97 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.500u M=4
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.560u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.600u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.530u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.490u M=3
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=6
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.375u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.375u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.480u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.480u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.375u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNRD2 N1N620 RD VSS VSS nfet L=0.060u W=0.475u M=2
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.420u M=4
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.285u M=2
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN N1N620 VSS nfet L=0.060u W=0.475u M=2
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI99A I97 I98 I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.395u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=6
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.430u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.475u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.475u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.340u M=1
MNSI N1N621 SI N1N620 VSS nfet L=0.060u W=0.340u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.385u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBQO_8
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBQO_8 Q SO  CK D SI SE RD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPRD I97 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.600u M=4
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.350u M=2
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I1 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.585u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.570u M=3
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=8
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.420u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.420u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.530u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.530u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.420u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNRD2 N1N620 RD VSS VSS nfet L=0.060u W=0.480u M=2
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD I5N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.480u M=4
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.325u M=2
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN N1N620 VSS nfet L=0.060u W=0.480u M=2
MNCKA1 I1 CKA I3N1 VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI99A I97 I98 I5N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.450u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=8
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.480u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.480u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.370u M=1
MNSI N1N621 SI N1N620 VSS nfet L=0.060u W=0.370u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.430u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBSBQ_D_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBSBQ_D_1 Q  CK D SI SE RD SD
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I98 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I5P SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CK N1N624 VDD pfet L=0.060u W=0.600u M=1
MPRD I99 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.385u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3P RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.585u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.060u W=0.190u M=1
MPD N1N624 D N1N626 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.190u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N1 I99 I5N VSS nfet L=0.060u W=0.220u M=1
MNSD1 I5N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.220u M=1
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 N2 VSS nfet L=0.060u W=0.480u M=1
MNRD N2 RD VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.480u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN2 I98 CKN I5N1 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.405u M=1
MNCKA1 I1 CK I3N1 VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.260u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND N1N623 D N1N622 VSS nfet L=0.060u W=0.405u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.060u W=0.220u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.060u W=0.260u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBSBQ_D_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBSBQ_D_2 Q  CK D SI SE RD SD
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I98 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I5P SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CK N1N624 VDD pfet L=0.060u W=0.600u M=1
MPRD I99 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.460u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3P RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.585u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPSIA N1N624 SEN N1N625 VDD pfet L=0.060u W=0.190u M=1
MPD N1N624 D N1N626 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.190u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N1 I99 I5N VSS nfet L=0.060u W=0.220u M=1
MNSD1 I5N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.220u M=1
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 N2 VSS nfet L=0.060u W=0.480u M=1
MNRD N2 RD VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.480u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN2 I98 CKN I5N1 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.405u M=1
MNCKA1 I1 CK I3N1 VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.260u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND N1N623 D N1N622 VSS nfet L=0.060u W=0.405u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.060u W=0.220u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.060u W=0.260u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBSBQ_D_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBSBQ_D_4 Q  CK D SI SE RD SD
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I98 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I5P SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CK N1N624 VDD pfet L=0.060u W=0.600u M=1
MPRD I99 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.510u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3P RD VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.270u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.585u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPSIA N1N624 SEN N1N625 VDD pfet L=0.060u W=0.190u M=1
MPD N1N624 D N1N626 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.190u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N1 I99 I5N VSS nfet L=0.060u W=0.220u M=1
MNSD1 I5N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N1 I2 I3N VSS nfet L=0.060u W=0.220u M=1
MNRD1 I3N RD VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 N2 VSS nfet L=0.060u W=0.480u M=1
MNRD N2 RD VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.480u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN2 I98 CKN I5N1 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.405u M=1
MNCKA1 I1 CK I3N1 VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.260u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND N1N623 D N1N622 VSS nfet L=0.060u W=0.405u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.060u W=0.220u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.060u W=0.260u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBSBQO_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear/set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBSBQO_1 Q SO  CK D SI SE RD SD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPRD I97 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI99A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.535u M=1
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.410u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.280u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.190u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.190u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.190u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNRD net118 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD1 net94 RD VSS VSS nfet L=0.060u W=0.480u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I97 I98 net118 VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.350u M=1
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.350u M=1
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 net94 VSS nfet L=0.060u W=0.480u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.480u M=1
MNI98 I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.320u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=1
MND DB D N1N622 VSS nfet L=0.060u W=0.480u M=1
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.220u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.350u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBSBQO_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear/set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBSBQO_2 Q SO  CK D SI SE RD SD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPRD I97 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI99A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.530u M=1
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.510u M=2
MPCK CKN CK VDD VDD pfet L=0.060u W=0.365u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.420u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.250u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.250u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.390u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.390u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.250u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNRD net118 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD1 net94 RD VSS VSS nfet L=0.060u W=0.405u M=2
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I97 I98 net118 VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.480u M=1
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 net94 VSS nfet L=0.060u W=0.405u M=2
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.315u M=2
MNI98 I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.450u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.285u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.315u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.315u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.260u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.260u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.450u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBSBQO_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear/set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBSBQO_4 Q SO  CK D SI SE RD SD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPRD I97 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI99A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.535u M=2
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.345u M=2
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.580u M=3
MPCK CKN CK VDD VDD pfet L=0.060u W=0.470u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.325u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.325u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.505u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.505u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.325u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNRD net118 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD1 net94 RD VSS VSS nfet L=0.060u W=0.465u M=3
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I97 I98 net118 VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.350u M=2
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.350u M=2
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 net94 VSS nfet L=0.060u W=0.465u M=3
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.405u M=2
MNI98 I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.320u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.370u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.405u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.405u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.305u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.305u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBSBQO_6
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear/set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBSBQO_6 Q SO  CK D SI SE RD SD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPRD I97 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI99A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.400u M=2
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.600u M=4
MPCK CKN CK VDD VDD pfet L=0.060u W=0.555u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.490u M=3
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=6
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.375u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.375u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.595u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.595u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.375u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNRD net118 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD1 net94 RD VSS VSS nfet L=0.060u W=0.480u M=4
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I97 I98 net118 VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.430u M=2
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.430u M=2
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 net94 VSS nfet L=0.060u W=0.480u M=4
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.475u M=2
MNI98 I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.395u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=6
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.430u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.475u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.475u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.340u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.340u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.340u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPRBSBQO_8
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-clear/set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),clear=!RD,preset=!SD,clear_preset_var1=0):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPRBSBQO_8 Q SO  CK D SI SE RD SD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPRD I97 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPRD1 I3 RD VDD VDD pfet L=0.060u W=0.190u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI99A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.505u M=3
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.445u M=2
MPI98 I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3 I2 VDD VDD pfet L=0.060u W=0.600u M=4
MPCK CKN CK VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN1 I1 CKN I3 VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.570u M=3
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=8
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.420u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.420u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.600u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.420u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNRD net118 RD VSS VSS nfet L=0.060u W=0.220u M=1
MNRD1 net94 RD VSS VSS nfet L=0.060u W=0.480u M=5
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I97 I98 net118 VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.480u M=2
MNCKA1 I1 CKA I3 VSS nfet L=0.060u W=0.220u M=1
MNI2 I3 I2 net94 VSS nfet L=0.060u W=0.480u M=5
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.480u M=2
MNI98 I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.450u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=8
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.480u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.480u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.370u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.370u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.385u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPSBQ_D_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),preset=!SD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPSBQ_D_1 Q  CK D SI SE SD
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPSD1 I5P SD VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.355u M=1
MPSD I2 SD VDD VDD pfet L=0.06u W=0.15u M=1
MPDB I1 CKA N1N624 VDD pfet L=0.06u W=0.6u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.345u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=1
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.06u W=0.15u M=1
MPD N1N624 D N1N626 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N626 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSI N1N625 SI VDD VDD pfet L=0.06u W=0.15u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N1 I99 I5N VSS nfet L=0.06u W=0.15u M=1
MNSD1 I5N SD VSS VSS nfet L=0.06u W=0.15u M=1
MNSD N1 SD VSS VSS nfet L=0.06u W=0.395u M=1
MNI1 I2 I1 N1 VSS nfet L=0.06u W=0.395u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N1 VSS nfet L=0.06u W=0.15u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.29u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MND N1N623 D N1N622 VSS nfet L=0.06u W=0.345u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.06u W=0.15u M=1
MNSI N1N621 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.06u W=0.345u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPSBQ_D_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),preset=!SD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPSBQ_D_2 Q  CK D SI SE SD
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPSD1 I5P SD VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.355u M=1
MPSD I2 SD VDD VDD pfet L=0.06u W=0.15u M=1
MPDB I1 CKA N1N624 VDD pfet L=0.06u W=0.6u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.445u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=2
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.06u W=0.15u M=1
MPD N1N624 D N1N626 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N626 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSI N1N625 SI VDD VDD pfet L=0.06u W=0.15u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N1 I99 I5N VSS nfet L=0.06u W=0.15u M=1
MNSD1 I5N SD VSS VSS nfet L=0.06u W=0.15u M=1
MNSD N1 SD VSS VSS nfet L=0.06u W=0.395u M=1
MNI1 I2 I1 N1 VSS nfet L=0.06u W=0.395u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N1 VSS nfet L=0.06u W=0.15u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.375u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=2
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MND N1N623 D N1N622 VSS nfet L=0.06u W=0.345u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.06u W=0.15u M=1
MNSI N1N621 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.06u W=0.345u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPSBQ_D_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-/set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),preset=!SD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPSBQ_D_4 Q  CK D SI SE SD
MPSE SEN SE VDD VDD pfet L=0.06u W=0.15u M=1
MPCKA2 I98 CKA I5P VDD pfet L=0.06u W=0.15u M=1
MPI99A I5P I99 VDD VDD pfet L=0.06u W=0.15u M=1
MPSD1 I5P SD VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.355u M=1
MPSD I2 SD VDD VDD pfet L=0.06u W=0.15u M=1
MPDB I1 CKA N1N624 VDD pfet L=0.06u W=0.6u M=1
MPI98 I99 I98 VDD VDD pfet L=0.06u W=0.57u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPCK CKN CK VDD VDD pfet L=0.06u W=0.4u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.06u W=0.15u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.06u W=0.345u M=1
MPI99 Q I99 VDD VDD pfet L=0.06u W=0.6u M=4
MPCKN CKA CKN VDD VDD pfet L=0.06u W=0.6u M=1
MPSIA N1N624 SEN N1N625 VDD pfet L=0.06u W=0.15u M=1
MPD N1N624 D N1N626 VDD pfet L=0.06u W=0.6u M=1
MPDA N1N626 SE VDD VDD pfet L=0.06u W=0.6u M=1
MPSI N1N625 SI VDD VDD pfet L=0.06u W=0.15u M=1
MNSE SEN SE VSS VSS nfet L=0.06u W=0.15u M=1
MNI99A I5N1 I99 I5N VSS nfet L=0.06u W=0.15u M=1
MNSD1 I5N SD VSS VSS nfet L=0.06u W=0.15u M=1
MNSD N1 SD VSS VSS nfet L=0.06u W=0.395u M=1
MNI1 I2 I1 N1 VSS nfet L=0.06u W=0.395u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNCKN2 I98 CKN I5N1 VSS nfet L=0.06u W=0.15u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.06u W=0.345u M=1
MNI98 I99 I98 VSS VSS nfet L=0.06u W=0.48u M=1
MNCKA2 I2 CKA I98 VSS nfet L=0.06u W=0.24u M=1
MNI99 Q I99 VSS VSS nfet L=0.06u W=0.48u M=4
MNCKN CKA CKN VSS VSS nfet L=0.06u W=0.45u M=1
MNCK CKN CK VSS VSS nfet L=0.06u W=0.48u M=1
MND N1N623 D N1N622 VSS nfet L=0.06u W=0.345u M=1
MNSIA N1N623 SE N1N621 VSS nfet L=0.06u W=0.15u M=1
MNSI N1N621 SI VSS VSS nfet L=0.06u W=0.15u M=1
MNDB I1 CKN N1N623 VSS nfet L=0.06u W=0.345u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPSBQO_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),preset=!SD):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPSBQO_1 Q SO  CK D SI SE SD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.355u M=1
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.410u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.280u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.215u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.190u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.600u M=1
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.190u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.435u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.395u M=1
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.395u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.465u M=1
MNI99A I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.320u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.245u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.450u M=1
MND DB D N1N622 VSS nfet L=0.060u W=0.465u M=1
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.220u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.290u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPSBQO_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),preset=!SD):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPSBQO_2 Q SO  CK D SI SE SD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.510u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.505u M=1
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.530u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.365u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.420u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.280u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.250u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.390u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.390u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.250u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.370u M=2
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.275u M=2
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.275u M=2
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.305u M=2
MNI99A I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.450u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.320u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.315u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.305u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.260u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.260u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.380u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPSBQO_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),preset=!SD):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPSBQO_4 Q SO  CK D SI SE SD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.580u M=3
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.355u M=2
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.345u M=2
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.470u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.600u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.365u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.325u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.505u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.505u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.325u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.420u M=3
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.395u M=2
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.395u M=2
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.395u M=2
MNI99A I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.320u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.415u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.405u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.395u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.305u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.305u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPSBQO_6
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),preset=!SD):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPSBQO_6 Q SO  CK D SI SE SD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.600u M=4
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.440u M=2
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.400u M=2
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.555u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.490u M=3
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=6
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.430u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.375u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.595u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.595u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.375u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.435u M=4
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.480u M=2
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.460u M=2
MNI99A I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.395u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=6
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.480u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.475u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.460u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.340u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.340u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.285u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPSBQO_8
*      Description : "D-Flip Flop w/scan, pos-edge triggered, lo-async-set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=(!SE&D)|(SE&SI),preset=!SD):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPSBQO_8 Q SO  CK D SI SE SD
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.600u M=5
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPI98 I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPSD1 I98 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.505u M=2
MPSD I2 SD VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.445u M=2
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.570u M=3
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=8
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.480u M=1
MPSIA DB SEN N1N625 VDD pfet L=0.060u W=0.420u M=1
MPD DB D N1N626 VDD pfet L=0.060u W=0.600u M=2
MPDA N1N626 SE VDD VDD pfet L=0.060u W=0.600u M=2
MPSI N1N625 SI VDD VDD pfet L=0.060u W=0.420u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.435u M=5
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNSD1 I4N SD VSS VSS nfet L=0.060u W=0.220u M=1
MNSD N1 SD VSS VSS nfet L=0.060u W=0.370u M=3
MNI1 I2 I1 N1 VSS nfet L=0.060u W=0.370u M=3
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNDA N1N622 SEN VSS VSS nfet L=0.060u W=0.480u M=2
MNI99A I98 I99 I4N VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.450u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=8
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.480u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.480u M=2
MND DB D N1N622 VSS nfet L=0.060u W=0.480u M=2
MNSIA DB SE N1N621 VSS nfet L=0.060u W=0.370u M=1
MNSI N1N621 SI VSS VSS nfet L=0.060u W=0.370u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.320u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPTQ_D_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, hi-sync-set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&(D|SS))|(SE&SI))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPTQ_D_1 Q  CK D SI SE SS
MPSS net033 SS net024 VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CK NPC VDD pfet L=0.060u W=0.600u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.355u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.295u M=1
MPCKA2 I98 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.470u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPSIA NPC SEN NPS VDD pfet L=0.060u W=0.190u M=1
MPD NPC D net033 VDD pfet L=0.060u W=0.600u M=1
MPDA net024 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.190u M=1
MNDA net69 SEN VSS VSS nfet L=0.060u W=0.420u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.405u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNSS NNC SS net69 VSS nfet L=0.060u W=0.420u M=1
MNCKA1 I1 CK I3N VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.235u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.420u M=1
MND NNC D net69 VSS nfet L=0.060u W=0.420u M=1
MNSIA NNC SE NNS VSS nfet L=0.060u W=0.220u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN NNC VSS nfet L=0.060u W=0.320u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPTQ_D_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, hi-sync-set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&(D|SS))|(SE&SI))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPTQ_D_2 Q  CK D SI SE SS
MPSS net033 SS net024 VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CK NPC VDD pfet L=0.060u W=0.600u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.430u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.295u M=1
MPCKA2 I98 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.470u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPSIA NPC SEN NPS VDD pfet L=0.060u W=0.190u M=1
MPD NPC D net033 VDD pfet L=0.060u W=0.600u M=1
MPDA net024 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.190u M=1
MNDA net69 SEN VSS VSS nfet L=0.060u W=0.420u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNSS NNC SS net69 VSS nfet L=0.060u W=0.420u M=1
MNCKA1 I1 CK I3N VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.235u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCK CKN CK VSS VSS nfet L=0.060u W=0.420u M=1
MND NNC D net69 VSS nfet L=0.060u W=0.420u M=1
MNSIA NNC SE NNS VSS nfet L=0.060u W=0.220u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN NNC VSS nfet L=0.060u W=0.320u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPTQ_D_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, hi-sync-set, q-only"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&(D|SS))|(SE&SI))):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPTQ_D_4 Q  CK D SI SE SS
MPSS net033 SS net024 VDD pfet L=0.060u W=0.600u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CK NPC VDD pfet L=0.060u W=0.600u M=1
MPI98 I99 I98 VDD VDD pfet L=0.060u W=0.515u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.295u M=1
MPCKA2 I98 CK I5P VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI99A I5P I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I98 CKN I2 VDD pfet L=0.060u W=0.600u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.470u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPSIA NPC SEN NPS VDD pfet L=0.060u W=0.190u M=1
MPD NPC D net033 VDD pfet L=0.060u W=0.600u M=1
MPDA net024 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.190u M=1
MNDA net69 SEN VSS VSS nfet L=0.060u W=0.420u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI98 I99 I98 VSS VSS nfet L=0.060u W=0.480u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNSS NNC SS net69 VSS nfet L=0.060u W=0.420u M=1
MNCKA1 I1 CK I3N VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I98 CKN I5N VSS nfet L=0.060u W=0.220u M=1
MNI99A I5N I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I2 CK I98 VSS nfet L=0.060u W=0.235u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCK CKN CK VSS VSS nfet L=0.060u W=0.420u M=1
MND NNC D net69 VSS nfet L=0.060u W=0.420u M=1
MNSIA NNC SE NNS VSS nfet L=0.060u W=0.220u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN NNC VSS nfet L=0.060u W=0.320u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPTQO_1
*      Description : "D-Flip Flop w/scan, pos-edge triggered, hi-sync-set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&(D|SS))|(SE&SI))):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPTQO_1 Q SO  CK D SI SE SS
MPSS net76 SS net49 VDD pfet L=0.060u W=0.600u M=1
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.550u M=1
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.560u M=1
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.280u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI98A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.420u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.525u M=1
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=1
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.190u M=1
MPSIA DB SEN NPS VDD pfet L=0.060u W=0.190u M=1
MPD DB D net76 VDD pfet L=0.060u W=0.600u M=1
MPDA net49 SE VDD VDD pfet L=0.060u W=0.600u M=1
MPSI NPS SI VDD VDD pfet L=0.060u W=0.190u M=1
MNDA net111 SEN VSS VSS nfet L=0.060u W=0.435u M=1
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.420u M=1
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNSS DB SS net111 VSS nfet L=0.060u W=0.435u M=1
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI98A I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.260u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.450u M=1
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=1
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.220u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.435u M=1
MND DB D net111 VSS nfet L=0.060u W=0.435u M=1
MNSIA DB SE NNS VSS nfet L=0.060u W=0.220u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.220u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.290u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPTQO_2
*      Description : "D-Flip Flop w/scan, pos-edge triggered, hi-sync-set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&(D|SS))|(SE&SI))):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPTQO_2 Q SO  CK D SI SE SS
MPSS net76 SS net49 VDD pfet L=0.060u W=0.390u M=2
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.465u M=2
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.365u M=2
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.395u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI98A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.595u M=1
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.370u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=2
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.270u M=1
MPSIA DB SEN NPS VDD pfet L=0.060u W=0.250u M=1
MPD DB D net76 VDD pfet L=0.060u W=0.390u M=2
MPDA net49 SE VDD VDD pfet L=0.060u W=0.390u M=2
MPSI NPS SI VDD VDD pfet L=0.060u W=0.250u M=1
MNDA net111 SEN VSS VSS nfet L=0.060u W=0.285u M=2
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.355u M=2
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNSS DB SS net111 VSS nfet L=0.060u W=0.285u M=2
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI98A I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.370u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.320u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=2
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.285u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.285u M=2
MND DB D net111 VSS nfet L=0.060u W=0.285u M=2
MNSIA DB SE NNS VSS nfet L=0.060u W=0.260u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.260u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.380u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_FSDPTQO_4
*      Description : "D-Flip Flop w/scan, pos-edge triggered, hi-sync-set, q-only, so pin"
*      Equation    : iq,iqn=ff(clocked_on=CK,next_state=((!SE&(D|SS))|(SE&SI))):Q=iq:SO=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_FSDPTQO_4 Q SO  CK D SI SE SS
MPSS net76 SS net49 VDD pfet L=0.060u W=0.505u M=2
MPI97 SO I97 VDD VDD pfet L=0.060u W=0.410u M=1
MPI2A I3 I2 VDD VDD pfet L=0.060u W=0.535u M=3
MPSE SEN SE VDD VDD pfet L=0.060u W=0.190u M=1
MPDB I1 CKA DB VDD pfet L=0.060u W=0.470u M=2
MPI99A I98 I99 VDD VDD pfet L=0.060u W=0.190u M=1
MPI2 I3P I2 VDD VDD pfet L=0.060u W=0.190u M=1
MPCK CKN CK VDD VDD pfet L=0.060u W=0.560u M=1
MPCKA2 I99 CK I97 VDD pfet L=0.060u W=0.190u M=1
MPCKN1 I1 CKN I3P VDD pfet L=0.060u W=0.190u M=1
MPI98A I97 I98 VDD VDD pfet L=0.060u W=0.190u M=1
MPCKN2 I99 CKN I3 VDD pfet L=0.060u W=0.420u M=2
MPI1 I2 I1 VDD VDD pfet L=0.060u W=0.525u M=2
MPI99 Q I99 VDD VDD pfet L=0.060u W=0.600u M=4
MPCKN CKA CKN VDD VDD pfet L=0.060u W=0.385u M=1
MPSIA DB SEN NPS VDD pfet L=0.060u W=0.325u M=1
MPD DB D net76 VDD pfet L=0.060u W=0.505u M=2
MPDA net49 SE VDD VDD pfet L=0.060u W=0.505u M=2
MPSI NPS SI VDD VDD pfet L=0.060u W=0.325u M=1
MNDA net111 SEN VSS VSS nfet L=0.060u W=0.370u M=2
MNI97 SO I97 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2A I3 I2 VSS VSS nfet L=0.060u W=0.405u M=3
MNSE SEN SE VSS VSS nfet L=0.060u W=0.220u M=1
MNI99A I98 I99 VSS VSS nfet L=0.060u W=0.220u M=1
MNI2 I3N I2 VSS VSS nfet L=0.060u W=0.220u M=1
MNSS DB SS net111 VSS nfet L=0.060u W=0.370u M=2
MNCKA1 I1 CKA I3N VSS nfet L=0.060u W=0.220u M=1
MNCKN2 I99 CKN I97 VSS nfet L=0.060u W=0.220u M=1
MNI98A I97 I98 VSS VSS nfet L=0.060u W=0.220u M=1
MNCKA2 I3 CK I99 VSS nfet L=0.060u W=0.480u M=1
MNI1 I2 I1 VSS VSS nfet L=0.060u W=0.450u M=2
MNI99 Q I99 VSS VSS nfet L=0.060u W=0.480u M=4
MNCKN CKA CKN VSS VSS nfet L=0.060u W=0.370u M=1
MNCK CKN CK VSS VSS nfet L=0.060u W=0.370u M=2
MND DB D net111 VSS nfet L=0.060u W=0.370u M=2
MNSIA DB SE NNS VSS nfet L=0.060u W=0.305u M=1
MNSI NNS SI VSS VSS nfet L=0.060u W=0.305u M=1
MNDB I1 CKN DB VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_0P5
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_0P5 X  A
MPA X A VDD VDD pfet L=0.06u W=0.3u M=1
MNA X A VSS VSS nfet L=0.06u W=0.24u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_1
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_1 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=1
MNA X A VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_2
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_2 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=2
MNA X A VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_3
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_3 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=3
MNA X A VSS VSS nfet L=0.06u W=0.48u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_4
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_4 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=4
MNA X A VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_6
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_6 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=6
MNA X A VSS VSS nfet L=0.06u W=0.48u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_8
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_8 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=8
MNA X A VSS VSS nfet L=0.06u W=0.48u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_0P5
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_0P5 X  A
DN1 VSS A tdndsx AREA=0.077p PJ=1.28u
MNA X A VSS VSS nfet L=0.060u W=0.175u M=1
MPA X A VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_1
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_1 X  A
DN1 VSS A tdndsx AREA=0.000000096u PJ=1.62u
MNA X A VSS VSS nfet L=0.06u W=0.315u M=1
MPA X A VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_10
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_10 X  A
DN1 VSS A tdndsx AREA=0.084p PJ=1.31u
MNA X A VSS VSS nfet L=0.060u W=0.480u M=7
MPA X A VDD VDD pfet L=0.060u W=0.600u M=10
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_12
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_12 X  A
DN1 VSS A tdndsx AREA=0.000000095u PJ=1.62u
MNA X A VSS VSS nfet L=0.06u W=0.47u M=8
MPA X A VDD VDD pfet L=0.06u W=0.6u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_16
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_16 X  A
DN1 VSS A tdndsx AREA=0.000000105u PJ=1.62u
MNA X A VSS VSS nfet L=0.06u W=0.46u M=11
MPA X A VDD VDD pfet L=0.06u W=0.6u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_1P5
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_1P5 X  A
DN1 VSS A tdndsx AREA=0.058p PJ=1.2u
MNA X A VSS VSS nfet L=0.060u W=0.245u M=2
MPA X A VDD VDD pfet L=0.060u W=0.445u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_2
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_2 X  A
DN1 VSS A tdndsx AREA=0.0000000626u PJ=1.62u
MNA X A VSS VSS nfet L=0.06u W=0.315u M=2
MPA X A VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_3
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_3 X  A
DN1 VSS A tdndsx AREA=0.000000108u PJ=1.62u
MNA X A VSS VSS nfet L=0.06u W=0.47u M=2
MPA X A VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_4
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_4 X  A
DN1 VSS A tdndsx AREA=0.000000108u PJ=1.62u
MNA X A VSS VSS nfet L=0.06u W=0.42u M=3
MPA X A VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_5
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_5 X  A
DN1 VSS A tdndsx AREA=0.084p PJ=1.31u
MNA X A VSS VSS nfet L=0.060u W=0.415u M=4
MPA X A VDD VDD pfet L=0.060u W=0.600u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_6
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_6 X  A
DN1 VSS A tdndsx AREA=0.000000120u PJ=1.62u
MNA X A VSS VSS nfet L=0.06u W=0.47u M=4
MPA X A VDD VDD pfet L=0.06u W=0.6u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_AS_8
*      Description : "Symmetric rise/fall time inverter, antenna diode on input"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_AS_8 X  A
DN1 VSS A tdndsx AREA=0.000000120u PJ=1.62u
MNA X A VSS VSS nfet L=0.06u W=0.42u M=6
MPA X A VDD VDD pfet L=0.06u W=0.6u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_S_0P5
*      Description : "Symmetric rise/fall time inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_S_0P5 X  A
MPA X A VDD VDD pfet L=0.060u W=0.300u M=1
MNA X A VSS VSS nfet L=0.060u W=0.220u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_S_1P5
*      Description : "Symmetric rise/fall time inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_S_1P5 X  A
MPA X A VDD VDD pfet L=0.060u W=0.445u M=2
MNA X A VSS VSS nfet L=0.060u W=0.245u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_S_32
*      Description : "Symmetric rise/fall time inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_S_32 X  A
MPA X A VDD VDD pfet L=0.060u W=0.600u M=32
MNA X A VSS VSS nfet L=0.060u W=0.465u M=23
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_S_1
*      Description : "Symmetric rise/fall time inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_S_1 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=1
MNA X A VSS VSS nfet L=0.06u W=0.315u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_S_12
*      Description : "Symmetric rise/fall time inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_S_12 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=12
MNA X A VSS VSS nfet L=0.06u W=0.47u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_S_16
*      Description : "Symmetric rise/fall time inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_S_16 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=16
MNA X A VSS VSS nfet L=0.06u W=0.46u M=11
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_S_2
*      Description : "Symmetric rise/fall time inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_S_2 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=2
MNA X A VSS VSS nfet L=0.06u W=0.315u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_S_3
*      Description : "Symmetric rise/fall time inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_S_3 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=3
MNA X A VSS VSS nfet L=0.06u W=0.47u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_S_4
*      Description : "Symmetric rise/fall time inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_S_4 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=4
MNA X A VSS VSS nfet L=0.06u W=0.42u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_S_6
*      Description : "Symmetric rise/fall time inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_S_6 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=6
MNA X A VSS VSS nfet L=0.06u W=0.47u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_S_8
*      Description : "Symmetric rise/fall time inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_S_8 X  A
MPA X A VDD VDD pfet L=0.06u W=0.6u M=8
MNA X A VSS VSS nfet L=0.06u W=0.42u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_0P65
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_0P65 X  A
MPA X A VDD VDD pfet L=0.060u W=0.390u M=1
MNA X A VSS VSS nfet L=0.060u W=0.315u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_0P8
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_0P8 X  A
MPA X A VDD VDD pfet L=0.060u W=0.480u M=1
MNA X A VSS VSS nfet L=0.060u W=0.385u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_10
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_10 X  A
MPA X A VDD VDD pfet L=0.060u W=0.600u M=10
MNA X A VSS VSS nfet L=0.060u W=0.480u M=10
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_12
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_12 X  A
MPA X A VDD VDD pfet L=0.060u W=0.600u M=12
MNA X A VSS VSS nfet L=0.060u W=0.480u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_16
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_16 X  A
MPA X A VDD VDD pfet L=0.060u W=0.600u M=16
MNA X A VSS VSS nfet L=0.060u W=0.480u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_1P25
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_1P25 X  A
MPA X A VDD VDD pfet L=0.060u W=0.375u M=2
MNA X A VSS VSS nfet L=0.060u W=0.300u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_1P5
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_1P5 X  A
MPA X A VDD VDD pfet L=0.060u W=0.445u M=2
MNA X A VSS VSS nfet L=0.060u W=0.355u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_20
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_20 X  A
MPA X A VDD VDD pfet L=0.060u W=0.600u M=20
MNA X A VSS VSS nfet L=0.060u W=0.480u M=20
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_24
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_24 X  A
MPA X A VDD VDD pfet L=0.060u W=0.600u M=24
MNA X A VSS VSS nfet L=0.060u W=0.480u M=24
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_2P5
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_2P5 X  A
MPA X A VDD VDD pfet L=0.060u W=0.500u M=3
MNA X A VSS VSS nfet L=0.060u W=0.400u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_32
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_32 X  A
MPA X A VDD VDD pfet L=0.060u W=0.600u M=32
MNA X A VSS VSS nfet L=0.060u W=0.480u M=32
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_INV_5
*      Description : "Inverter"
*      Equation    : X=!A
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_INV_5 X  A
MPA X A VDD VDD pfet L=0.060u W=0.600u M=5
MNA X A VSS VSS nfet L=0.060u W=0.480u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDNQ_D_1
*      Description : "D-latch, neg-gate, q-only"
*      Equation    : iq,iqn=latch(enable=!G,data_in=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDNQ_D_1 Q  G D
MNGN1 I1 GN DNN VSS nfet L=0.06u W=0.32u M=1
MNGA1 I1 G I3N VSS nfet L=0.06u W=0.15u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.15u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.32u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=1
MPGA1 I1 G DNP VDD pfet L=0.06u W=0.41u M=1
MPGN1 I1 GN I3P VDD pfet L=0.06u W=0.15u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.41u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.18u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDNQ_D_2
*      Description : "D-latch, neg-gate, q-only"
*      Equation    : iq,iqn=latch(enable=!G,data_in=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDNQ_D_2 Q  G D
MNGN1 I1 GN DNN VSS nfet L=0.06u W=0.395u M=1
MNGA1 I1 G I3N VSS nfet L=0.06u W=0.15u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.17u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.395u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=2
MPGA1 I1 G DNP VDD pfet L=0.06u W=0.505u M=1
MPGN1 I1 GN I3P VDD pfet L=0.06u W=0.15u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.505u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.2u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDNQ_D_4
*      Description : "D-latch, neg-gate, q-only"
*      Equation    : iq,iqn=latch(enable=!G,data_in=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDNQ_D_4 Q  G D
MNGN1 I1 GN DNN VSS nfet L=0.06u W=0.48u M=1
MNGA1 I1 G I3N VSS nfet L=0.06u W=0.15u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.19u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.48u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=4
MPGA1 I1 G DNP VDD pfet L=0.06u W=0.6u M=1
MPGN1 I1 GN I3P VDD pfet L=0.06u W=0.15u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.225u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDNRBQ_D_1
*      Description : "D-latch, neg-gate, lo-async-clear, q-only"
*      Equation    : iq,iqn=latch(enable=!G,data_in=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDNRBQ_D_1 Q  G D RD
MNRD RDNN RD VSS VSS nfet L=0.06u W=0.32u M=1
MNRD1 RDNN1 RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 RDNN1 VSS nfet L=0.06u W=0.15u M=1
MND DNN D RDNN VSS nfet L=0.06u W=0.32u M=1
MNGN1 I1 GN DNN VSS nfet L=0.06u W=0.32u M=1
MNGA1 I1 G I3N VSS nfet L=0.06u W=0.15u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.15u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=1
MPRD I1 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPGA1 I1 G DNP VDD pfet L=0.06u W=0.41u M=1
MPGN1 I1 GN I3P VDD pfet L=0.06u W=0.15u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.18u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.41u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDNRBQ_D_2
*      Description : "D-latch, neg-gate, lo-async-clear, q-only"
*      Equation    : iq,iqn=latch(enable=!G,data_in=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDNRBQ_D_2 Q  G D RD
MNRD RDNN RD VSS VSS nfet L=0.06u W=0.395u M=1
MNRD1 RDNN1 RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 RDNN1 VSS nfet L=0.06u W=0.15u M=1
MND DNN D RDNN VSS nfet L=0.06u W=0.395u M=1
MNGN1 I1 GN DNN VSS nfet L=0.06u W=0.395u M=1
MNGA1 I1 G I3N VSS nfet L=0.06u W=0.15u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.17u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=2
MPRD I1 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPGA1 I1 G DNP VDD pfet L=0.06u W=0.505u M=1
MPGN1 I1 GN I3P VDD pfet L=0.06u W=0.15u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.2u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.505u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDNRBQ_D_4
*      Description : "D-latch, neg-gate, lo-async-clear, q-only"
*      Equation    : iq,iqn=latch(enable=!G,data_in=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDNRBQ_D_4 Q  G D RD
MNRD RDNN RD VSS VSS nfet L=0.06u W=0.48u M=1
MNRD1 RDNN1 RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 RDNN1 VSS nfet L=0.06u W=0.15u M=1
MND DNN D RDNN VSS nfet L=0.06u W=0.48u M=1
MNGN1 I1 GN DNN VSS nfet L=0.06u W=0.48u M=1
MNGA1 I1 G I3N VSS nfet L=0.06u W=0.15u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.19u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=4
MPRD I1 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPGA1 I1 G DNP VDD pfet L=0.06u W=0.6u M=1
MPGN1 I1 GN I3P VDD pfet L=0.06u W=0.15u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.225u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDPQ_D_1
*      Description : "D-latch, pos-gate, q-only"
*      Equation    : iq,iqn=latch(enable=G,data_in=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDPQ_D_1 Q  G D
MNGA1 I1 G DNN VSS nfet L=0.06u W=0.32u M=1
MNGN1 I1 GN I3N VSS nfet L=0.06u W=0.15u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.15u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.32u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=1
MPGN1 I1 GN DNP VDD pfet L=0.06u W=0.41u M=1
MPGA1 I1 G I3P VDD pfet L=0.06u W=0.15u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.41u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.18u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDPQ_D_2
*      Description : "D-latch, pos-gate, q-only"
*      Equation    : iq,iqn=latch(enable=G,data_in=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDPQ_D_2 Q  G D
MNGA1 I1 G DNN VSS nfet L=0.06u W=0.395u M=1
MNGN1 I1 GN I3N VSS nfet L=0.06u W=0.15u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.17u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.395u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=2
MPGN1 I1 GN DNP VDD pfet L=0.06u W=0.505u M=1
MPGA1 I1 G I3P VDD pfet L=0.06u W=0.15u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.505u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.2u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDPQ_D_4
*      Description : "D-latch, pos-gate, q-only"
*      Equation    : iq,iqn=latch(enable=G,data_in=D):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDPQ_D_4 Q  G D
MNGA1 I1 G DNN VSS nfet L=0.06u W=0.48u M=1
MNGN1 I1 GN I3N VSS nfet L=0.06u W=0.15u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.19u M=1
MND DNN D VSS VSS nfet L=0.06u W=0.48u M=1
MNI2 I3N I2 VSS VSS nfet L=0.06u W=0.15u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=4
MPGN1 I1 GN DNP VDD pfet L=0.06u W=0.6u M=1
MPGA1 I1 G I3P VDD pfet L=0.06u W=0.15u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.225u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDPRBQ_D_1
*      Description : "D-latch, pos-gate, lo-async-clear, q-only"
*      Equation    : iq,iqn=latch(enable=G,data_in=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDPRBQ_D_1 Q  G D RD
MNGA1 I1 G DNN VSS nfet L=0.06u W=0.32u M=1
MNGN1 I1 GN I3N VSS nfet L=0.06u W=0.15u M=1
MNRD RDNN RD VSS VSS nfet L=0.06u W=0.32u M=1
MNRD1 RDNN1 RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 RDNN1 VSS nfet L=0.06u W=0.15u M=1
MND DNN D RDNN VSS nfet L=0.06u W=0.32u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.15u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=1
MPGN1 I1 GN DNP VDD pfet L=0.06u W=0.41u M=1
MPGA1 I1 G I3P VDD pfet L=0.06u W=0.15u M=1
MPRD I1 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.18u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.41u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDPRBQ_D_2
*      Description : "D-latch, pos-gate, lo-async-clear, q-only"
*      Equation    : iq,iqn=latch(enable=G,data_in=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDPRBQ_D_2 Q  G D RD
MNGA1 I1 G DNN VSS nfet L=0.06u W=0.395u M=1
MNGN1 I1 GN I3N VSS nfet L=0.06u W=0.15u M=1
MNRD RDNN RD VSS VSS nfet L=0.06u W=0.395u M=1
MNRD1 RDNN1 RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 RDNN1 VSS nfet L=0.06u W=0.15u M=1
MND DNN D RDNN VSS nfet L=0.06u W=0.395u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.17u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=2
MPGN1 I1 GN DNP VDD pfet L=0.06u W=0.505u M=1
MPGA1 I1 G I3P VDD pfet L=0.06u W=0.15u M=1
MPRD I1 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.2u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.505u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_LDPRBQ_D_4
*      Description : "D-latch, pos-gate, lo-async-clear, q-only"
*      Equation    : iq,iqn=latch(enable=G,data_in=D,clear=!RD):Q=iq
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_LDPRBQ_D_4 Q  G D RD
MNGA1 I1 G DNN VSS nfet L=0.06u W=0.48u M=1
MNGN1 I1 GN I3N VSS nfet L=0.06u W=0.15u M=1
MNRD RDNN RD VSS VSS nfet L=0.06u W=0.48u M=1
MNRD1 RDNN1 RD VSS VSS nfet L=0.06u W=0.15u M=1
MNI2 I3N I2 RDNN1 VSS nfet L=0.06u W=0.15u M=1
MND DNN D RDNN VSS nfet L=0.06u W=0.48u M=1
MNG GN G VSS VSS nfet L=0.06u W=0.19u M=1
MNI1 I2 I1 VSS VSS nfet L=0.06u W=0.15u M=1
MNI99 Q I1 VSS VSS nfet L=0.06u W=0.48u M=4
MPGN1 I1 GN DNP VDD pfet L=0.06u W=0.6u M=1
MPGA1 I1 G I3P VDD pfet L=0.06u W=0.15u M=1
MPRD I1 RD VDD VDD pfet L=0.06u W=0.15u M=1
MPI1 I2 I1 VDD VDD pfet L=0.06u W=0.15u M=1
MPG GN G VDD VDD pfet L=0.06u W=0.225u M=1
MPD DNP D VDD VDD pfet L=0.06u W=0.6u M=1
MPI2 I3P I2 VDD VDD pfet L=0.06u W=0.15u M=1
MPI99 Q I1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJ3_0P5
*      Description : "3-input majority"
*      Equation    : X=(A1&A2)|(A1&A3)|(A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJ3_0P5 X  A1 A2 A3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPA3 I1 A3 N1 VDD pfet L=0.060u W=0.200u M=1
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.200u M=1
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.200u M=1
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.200u M=1
MPA11 I1 A1 N2 VDD pfet L=0.060u W=0.200u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA3 I1 A3 N3 VSS nfet L=0.060u W=0.175u M=1
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA12 I1 A1 N4 VSS nfet L=0.060u W=0.175u M=1
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.175u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJ3_1
*      Description : "3-input majority"
*      Equation    : X=(A1&A2)|(A1&A3)|(A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJ3_1 X  A1 A2 A3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA3 I1 A3 N1 VDD pfet L=0.06u W=0.59u M=1
MPA22 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=1
MPA21 N2 A2 VDD VDD pfet L=0.06u W=0.59u M=1
MPA12 N1 A1 VDD VDD pfet L=0.06u W=0.59u M=1
MPA11 I1 A1 N2 VDD pfet L=0.06u W=0.59u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNA22 N4 A2 VSS VSS nfet L=0.06u W=0.47u M=1
MNA3 I1 A3 N3 VSS nfet L=0.06u W=0.45u M=1
MNA21 N3 A2 VSS VSS nfet L=0.06u W=0.45u M=1
MNA12 I1 A1 N4 VSS nfet L=0.06u W=0.47u M=1
MNA11 N3 A1 VSS VSS nfet L=0.06u W=0.45u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJ3_1P5
*      Description : "3-input majority"
*      Equation    : X=(A1&A2)|(A1&A3)|(A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJ3_1P5 X  A1 A2 A3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.445u M=2
MPA3 I1 A3 N1 VDD pfet L=0.060u W=0.595u M=1
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.595u M=1
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.595u M=1
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.595u M=1
MPA11 I1 A1 N2 VDD pfet L=0.060u W=0.595u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.355u M=2
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.350u M=1
MNA3 I1 A3 N3 VSS nfet L=0.060u W=0.350u M=1
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.350u M=1
MNA12 I1 A1 N4 VSS nfet L=0.060u W=0.350u M=1
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.350u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJ3_2
*      Description : "3-input majority"
*      Equation    : X=(A1&A2)|(A1&A3)|(A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJ3_2 X  A1 A2 A3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA3 I1 A3 N1 VDD pfet L=0.06u W=0.59u M=2
MPA22 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=2
MPA21 N2 A2 VDD VDD pfet L=0.06u W=0.59u M=2
MPA12 N1 A1 VDD VDD pfet L=0.06u W=0.59u M=2
MPA11 I1 A1 N2 VDD pfet L=0.06u W=0.59u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNA22 N4 A2 VSS VSS nfet L=0.06u W=0.47u M=2
MNA3 I1 A3 N3 VSS nfet L=0.06u W=0.45u M=2
MNA21 N3 A2 VSS VSS nfet L=0.06u W=0.45u M=2
MNA12 I1 A1 N4 VSS nfet L=0.06u W=0.47u M=2
MNA11 N3 A1 VSS VSS nfet L=0.06u W=0.45u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJ3_4
*      Description : "3-input majority"
*      Equation    : X=(A1&A2)|(A1&A3)|(A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJ3_4 X  A1 A2 A3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA3 I1 A3 N1 VDD pfet L=0.06u W=0.59u M=4
MPA22 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=4
MPA21 N2 A2 VDD VDD pfet L=0.06u W=0.59u M=4
MPA12 N1 A1 VDD VDD pfet L=0.06u W=0.59u M=4
MPA11 I1 A1 N2 VDD pfet L=0.06u W=0.59u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNA22 N4 A2 VSS VSS nfet L=0.06u W=0.47u M=4
MNA3 I1 A3 N3 VSS nfet L=0.06u W=0.45u M=4
MNA21 N3 A2 VSS VSS nfet L=0.06u W=0.45u M=4
MNA12 I1 A1 N4 VSS nfet L=0.06u W=0.47u M=4
MNA11 N3 A1 VSS VSS nfet L=0.06u W=0.45u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJ3_6
*      Description : "3-input majority"
*      Equation    : X=(A1&A2)|(A1&A3)|(A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJ3_6 X  A1 A2 A3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=6
MPA3 I1 A3 N1 VDD pfet L=0.060u W=0.595u M=4
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.595u M=4
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.595u M=4
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.595u M=4
MPA11 I1 A1 N2 VDD pfet L=0.060u W=0.595u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=6
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.465u M=3
MNA3 I1 A3 N3 VSS nfet L=0.060u W=0.465u M=3
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.465u M=3
MNA12 I1 A1 N4 VSS nfet L=0.060u W=0.465u M=3
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.465u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_1
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_1 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.06u W=0.6u M=1
MPA22 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA21 N2 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA12 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA11 X A1 N2 VDD pfet L=0.06u W=0.6u M=1
MNA3 X A3 N3 VSS nfet L=0.06u W=0.48u M=1
MNA22 N4 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNA21 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNA12 X A1 N4 VSS nfet L=0.06u W=0.48u M=1
MNA11 N3 A1 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_2
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_2 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.06u W=0.6u M=2
MPA22 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA21 N2 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA12 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA11 X A1 N2 VDD pfet L=0.06u W=0.6u M=2
MNA3 X A3 N3 VSS nfet L=0.06u W=0.48u M=2
MNA22 N4 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNA21 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNA12 X A1 N4 VSS nfet L=0.06u W=0.48u M=2
MNA11 N3 A1 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_4
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_4 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.06u W=0.6u M=4
MPA22 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA21 N2 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA12 N1 A1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA11 X A1 N2 VDD pfet L=0.06u W=0.6u M=4
MNA3 X A3 N3 VSS nfet L=0.06u W=0.48u M=4
MNA22 N4 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNA21 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNA12 X A1 N4 VSS nfet L=0.06u W=0.48u M=4
MNA11 N3 A1 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_3
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_3 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.060u W=0.600u M=3
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=3
MPA11 X A1 N2 VDD pfet L=0.060u W=0.600u M=3
MNA3 X A3 N3 VSS nfet L=0.060u W=0.480u M=3
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNA12 X A1 N4 VSS nfet L=0.060u W=0.480u M=3
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_5
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_5 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.060u W=0.600u M=5
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=5
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=5
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=5
MPA11 X A1 N2 VDD pfet L=0.060u W=0.600u M=5
MNA3 X A3 N3 VSS nfet L=0.060u W=0.480u M=5
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.480u M=5
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=5
MNA12 X A1 N4 VSS nfet L=0.060u W=0.480u M=5
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_6
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_6 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.060u W=0.600u M=6
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=6
MPA11 X A1 N2 VDD pfet L=0.060u W=0.600u M=6
MNA3 X A3 N3 VSS nfet L=0.060u W=0.480u M=6
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA12 X A1 N4 VSS nfet L=0.060u W=0.480u M=6
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_8
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_8 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.060u W=0.600u M=8
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA11 X A1 N2 VDD pfet L=0.060u W=0.600u M=8
MNA3 X A3 N3 VSS nfet L=0.060u W=0.480u M=8
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA12 X A1 N4 VSS nfet L=0.060u W=0.480u M=8
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_T_1
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_T_1 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.060u W=0.600u M=1
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA11 X A1 N2 VDD pfet L=0.060u W=0.600u M=1
MNA3 X A3 N3 VSS nfet L=0.060u W=0.480u M=1
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA12 X A1 N4 VSS nfet L=0.060u W=0.480u M=1
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_T_2
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_T_2 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.060u W=0.600u M=2
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA11 X A1 N2 VDD pfet L=0.060u W=0.600u M=2
MNA3 X A3 N3 VSS nfet L=0.060u W=0.480u M=2
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA12 X A1 N4 VSS nfet L=0.060u W=0.480u M=2
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_T_3
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_T_3 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.060u W=0.600u M=3
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=6
MPA11 X A1 N2 VDD pfet L=0.060u W=0.600u M=3
MNA3 X A3 N3 VSS nfet L=0.060u W=0.480u M=3
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA12 X A1 N4 VSS nfet L=0.060u W=0.480u M=3
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_T_4
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_T_4 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.060u W=0.600u M=4
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA11 X A1 N2 VDD pfet L=0.060u W=0.600u M=4
MNA3 X A3 N3 VSS nfet L=0.060u W=0.480u M=4
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA12 X A1 N4 VSS nfet L=0.060u W=0.480u M=4
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_T_6
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_T_6 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.060u W=0.600u M=6
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=12
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=12
MPA11 X A1 N2 VDD pfet L=0.060u W=0.600u M=6
MNA3 X A3 N3 VSS nfet L=0.060u W=0.480u M=6
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=12
MNA12 X A1 N4 VSS nfet L=0.060u W=0.480u M=6
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MAJI3_T_8
*      Description : "3-input majority, inverted"
*      Equation    : X=!((A1&A2)|(A1&A3)|(A2&A3))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MAJI3_T_8 X  A1 A2 A3
MPA3 X A3 N1 VDD pfet L=0.060u W=0.600u M=8
MPA22 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=16
MPA21 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA12 N1 A1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA11 X A1 N2 VDD pfet L=0.060u W=0.600u M=8
MNA3 X A3 N3 VSS nfet L=0.060u W=0.480u M=8
MNA22 N4 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA21 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=16
MNA12 X A1 N4 VSS nfet L=0.060u W=0.480u M=8
MNA11 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_0P5
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_0P5 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.175u M=1
MNS1 I3 S I1 VSS nfet L=0.060u W=0.175u M=1
MNSN I2 SN I1 VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.175u M=1
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.175u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.155u M=1
MPSN I1 SN I3 VDD pfet L=0.060u W=0.160u M=1
MPS1 I1 S I2 VDD pfet L=0.060u W=0.160u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.215u M=1
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.215u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_1
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_1 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.06u W=0.29u M=1
MNS1 I3 S I1 VSS nfet L=0.06u W=0.36u M=1
MNSN I2 SN I1 VSS nfet L=0.06u W=0.36u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MND1 I3 D1 VSS VSS nfet L=0.06u W=0.47u M=1
MND0 I2 D0 VSS VSS nfet L=0.06u W=0.47u M=1
MPS SN S VDD VDD pfet L=0.06u W=0.27u M=1
MPSN I1 SN I3 VDD pfet L=0.06u W=0.46u M=1
MPS1 I1 S I2 VDD pfet L=0.06u W=0.46u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPD1 I3 D1 VDD VDD pfet L=0.06u W=0.58u M=1
MPD0 I2 D0 VDD VDD pfet L=0.06u W=0.58u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_2
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_2 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.06u W=0.29u M=2
MNS1 I3 S I1 VSS nfet L=0.06u W=0.36u M=2
MNSN I2 SN I1 VSS nfet L=0.06u W=0.36u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MND1 I3 D1 VSS VSS nfet L=0.06u W=0.47u M=2
MND0 I2 D0 VSS VSS nfet L=0.06u W=0.47u M=2
MPS SN S VDD VDD pfet L=0.06u W=0.54u M=1
MPSN I1 SN I3 VDD pfet L=0.06u W=0.46u M=2
MPS1 I1 S I2 VDD pfet L=0.06u W=0.46u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPD1 I3 D1 VDD VDD pfet L=0.06u W=0.58u M=2
MPD0 I2 D0 VDD VDD pfet L=0.06u W=0.58u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_3
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_3 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.06u W=0.435u M=2
MNS1 I3 S I1 VSS nfet L=0.06u W=0.36u M=3
MNSN I2 SN I1 VSS nfet L=0.06u W=0.36u M=3
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=3
MND1 I3 D1 VSS VSS nfet L=0.06u W=0.47u M=3
MND0 I2 D0 VSS VSS nfet L=0.06u W=0.47u M=3
MPS SN S VDD VDD pfet L=0.06u W=0.405u M=2
MPSN I1 SN I3 VDD pfet L=0.06u W=0.46u M=3
MPS1 I1 S I2 VDD pfet L=0.06u W=0.46u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=3
MPD1 I3 D1 VDD VDD pfet L=0.06u W=0.58u M=3
MPD0 I2 D0 VDD VDD pfet L=0.06u W=0.58u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_4
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_4 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.06u W=0.385u M=3
MNS1 I3 S I1 VSS nfet L=0.06u W=0.48u M=3
MNSN I2 SN I1 VSS nfet L=0.06u W=0.48u M=3
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MND1 I3 D1 VSS VSS nfet L=0.06u W=0.47u M=4
MND0 I2 D0 VSS VSS nfet L=0.06u W=0.47u M=4
MPS SN S VDD VDD pfet L=0.06u W=0.54u M=2
MPSN I1 SN I3 VDD pfet L=0.06u W=0.6u M=3
MPS1 I1 S I2 VDD pfet L=0.06u W=0.6u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPD1 I3 D1 VDD VDD pfet L=0.06u W=0.58u M=4
MPD0 I2 D0 VDD VDD pfet L=0.06u W=0.58u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_6
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_6 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.380u M=3
MNS1 I3 S I1 VSS nfet L=0.060u W=0.480u M=3
MNSN I2 SN I1 VSS nfet L=0.060u W=0.480u M=3
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=6
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.480u M=4
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.480u M=4
MPS SN S VDD VDD pfet L=0.060u W=0.485u M=3
MPSN I1 SN I3 VDD pfet L=0.060u W=0.600u M=3
MPS1 I1 S I2 VDD pfet L=0.060u W=0.600u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=6
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.525u M=5
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.525u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_8
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_8 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=3
MNS1 I3 S I1 VSS nfet L=0.060u W=0.480u M=4
MNSN I2 SN I1 VSS nfet L=0.060u W=0.480u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.430u M=6
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.430u M=6
MPS SN S VDD VDD pfet L=0.060u W=0.485u M=4
MPSN I1 SN I3 VDD pfet L=0.060u W=0.600u M=4
MPS1 I1 S I2 VDD pfet L=0.060u W=0.600u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.580u M=6
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.580u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_DG_1
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_DG_1 X  D0 D1 S
MPD1 N3 D1 VDD VDD pfet L=0.060u W=0.245u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.245u M=1
MPD0 N1 D0 VDD VDD pfet L=0.060u W=0.245u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPD0A I1 S N1 VDD pfet L=0.060u W=0.245u M=1
MPD1A I1 SN N3 VDD pfet L=0.060u W=0.245u M=1
MND1 N4 D1 VSS VSS nfet L=0.060u W=0.220u M=1
MND0 N2 D0 VSS VSS nfet L=0.060u W=0.220u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MND0A I1 SN N2 VSS nfet L=0.060u W=0.220u M=1
MND1A I1 S N4 VSS nfet L=0.060u W=0.220u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_DG_12
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_DG_12 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.355u M=2
MNS1 I3 S I1 VSS nfet L=0.060u W=0.480u M=3
MNSN I2 SN I1 VSS nfet L=0.060u W=0.480u M=3
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=12
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.480u M=3
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.480u M=3
MPS SN S VDD VDD pfet L=0.060u W=0.445u M=2
MPSN I1 SN I3 VDD pfet L=0.060u W=0.600u M=3
MPS1 I1 S I2 VDD pfet L=0.060u W=0.600u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=12
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.600u M=3
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_DG_16
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_DG_16 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=2
MNS1 I3 S I1 VSS nfet L=0.060u W=0.480u M=4
MNSN I2 SN I1 VSS nfet L=0.060u W=0.480u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=16
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.480u M=4
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.480u M=4
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=2
MPSN I1 SN I3 VDD pfet L=0.060u W=0.600u M=4
MPS1 I1 S I2 VDD pfet L=0.060u W=0.600u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=16
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.600u M=4
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_DG_2
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_DG_2 X  D0 D1 S
MPD1 N3 D1 VDD VDD pfet L=0.060u W=0.300u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.245u M=1
MPD0 N1 D0 VDD VDD pfet L=0.060u W=0.300u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPD0A I1 S N1 VDD pfet L=0.060u W=0.300u M=1
MPD1A I1 SN N3 VDD pfet L=0.060u W=0.300u M=1
MND1 N4 D1 VSS VSS nfet L=0.060u W=0.240u M=1
MND0 N2 D0 VSS VSS nfet L=0.060u W=0.240u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MND0A I1 SN N2 VSS nfet L=0.060u W=0.240u M=1
MND1A I1 S N4 VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_DG_4
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_DG_4 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.240u M=1
MNS1 I3 S I1 VSS nfet L=0.060u W=0.480u M=1
MNSN I2 SN I1 VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.480u M=1
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.480u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.300u M=1
MPSN I1 SN I3 VDD pfet L=0.060u W=0.600u M=1
MPS1 I1 S I2 VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.600u M=1
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_DG_8
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_DG_8 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=1
MNS1 I3 S I1 VSS nfet L=0.060u W=0.480u M=2
MNSN I2 SN I1 VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.480u M=2
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.480u M=2
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=1
MPSN I1 SN I3 VDD pfet L=0.060u W=0.600u M=2
MPS1 I1 S I2 VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.600u M=2
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_S_0P5
*      Description : "2-1 multiplexer, symmetric rise/fall"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_S_0P5 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.175u M=1
MNS1 I3 S I1 VSS nfet L=0.060u W=0.175u M=1
MNSN I2 SN I1 VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.175u M=1
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.175u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.155u M=1
MPSN I1 SN I3 VDD pfet L=0.060u W=0.155u M=1
MPS1 I1 S I2 VDD pfet L=0.060u W=0.155u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.210u M=1
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.210u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_S_1
*      Description : "2-1 multiplexer, symmetric rise/fall"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_S_1 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.175u M=1
MNS1 I3 S I1 VSS nfet L=0.060u W=0.175u M=1
MNSN I2 SN I1 VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.235u M=1
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.235u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.245u M=1
MPSN I1 SN I3 VDD pfet L=0.060u W=0.270u M=1
MPS1 I1 S I2 VDD pfet L=0.060u W=0.270u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.420u M=1
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.420u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_S_2
*      Description : "2-1 multiplexer, symmetric rise/fall"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_S_2 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.06u W=0.33u M=1
MNS1 I3 S I1 VSS nfet L=0.06u W=0.4u M=2
MNSN I2 SN I1 VSS nfet L=0.06u W=0.4u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MND1 I3 D1 VSS VSS nfet L=0.06u W=0.44u M=2
MND0 I2 D0 VSS VSS nfet L=0.06u W=0.44u M=2
MPS SN S VDD VDD pfet L=0.06u W=0.18u M=1
MPSN I1 SN I3 VDD pfet L=0.06u W=0.41u M=2
MPS1 I1 S I2 VDD pfet L=0.06u W=0.41u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPD1 I3 D1 VDD VDD pfet L=0.06u W=0.57u M=2
MPD0 I2 D0 VDD VDD pfet L=0.06u W=0.57u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_S_4
*      Description : "2-1 multiplexer, symmetric rise/fall"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_S_4 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.06u W=0.33u M=1
MNS1 I3 S I1 VSS nfet L=0.06u W=0.4u M=4
MNSN I2 SN I1 VSS nfet L=0.06u W=0.4u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MND1 I3 D1 VSS VSS nfet L=0.06u W=0.44u M=4
MND0 I2 D0 VSS VSS nfet L=0.06u W=0.44u M=4
MPS SN S VDD VDD pfet L=0.06u W=0.18u M=1
MPSN I1 SN I3 VDD pfet L=0.06u W=0.545u M=3
MPS1 I1 S I2 VDD pfet L=0.06u W=0.545u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPD1 I3 D1 VDD VDD pfet L=0.06u W=0.57u M=4
MPD0 I2 D0 VDD VDD pfet L=0.06u W=0.57u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_S_8
*      Description : "2-1 multiplexer, symmetric rise/fall"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_S_8 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.06u W=0.33u M=1
MNS1 I3 S I1 VSS nfet L=0.06u W=0.455u M=7
MNSN I2 SN I1 VSS nfet L=0.06u W=0.455u M=7
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=8
MND1 I3 D1 VSS VSS nfet L=0.06u W=0.48u M=7
MND0 I2 D0 VSS VSS nfet L=0.06u W=0.48u M=7
MPS SN S VDD VDD pfet L=0.06u W=0.18u M=1
MPSN I1 SN I3 VDD pfet L=0.06u W=0.6u M=5
MPS1 I1 S I2 VDD pfet L=0.06u W=0.6u M=5
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=8
MPD1 I3 D1 VDD VDD pfet L=0.06u W=0.6u M=7
MPD0 I2 D0 VDD VDD pfet L=0.06u W=0.6u M=7
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_G_1
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_G_1 X  D0 D1 S
MPD1 N3 D1 VDD VDD pfet L=0.060u W=0.300u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.245u M=1
MPD0 N1 D0 VDD VDD pfet L=0.060u W=0.300u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPD0A I1 S N1 VDD pfet L=0.060u W=0.300u M=1
MPD1A I1 SN N3 VDD pfet L=0.060u W=0.300u M=1
MND1 N4 D1 VSS VSS nfet L=0.060u W=0.240u M=1
MND0 N2 D0 VSS VSS nfet L=0.060u W=0.240u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MND0A I1 SN N2 VSS nfet L=0.060u W=0.240u M=1
MND1A I1 S N4 VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_G_12
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_G_12 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=3
MNS1 I3 S I1 VSS nfet L=0.060u W=0.480u M=6
MNSN I2 SN I1 VSS nfet L=0.060u W=0.480u M=6
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=12
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.480u M=6
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.480u M=6
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=3
MPSN I1 SN I3 VDD pfet L=0.060u W=0.600u M=6
MPS1 I1 S I2 VDD pfet L=0.060u W=0.600u M=6
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=12
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.600u M=6
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_G_16
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_G_16 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=4
MNS1 I3 S I1 VSS nfet L=0.060u W=0.480u M=8
MNSN I2 SN I1 VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=16
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.480u M=8
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.480u M=8
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=4
MPSN I1 SN I3 VDD pfet L=0.060u W=0.600u M=8
MPS1 I1 S I2 VDD pfet L=0.060u W=0.600u M=8
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=16
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.600u M=8
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_G_2
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_G_2 X  D0 D1 S
MPD1 N3 D1 VDD VDD pfet L=0.060u W=0.600u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.300u M=1
MPD0 N1 D0 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPD0A I1 S N1 VDD pfet L=0.060u W=0.600u M=1
MPD1A I1 SN N3 VDD pfet L=0.060u W=0.600u M=1
MND1 N4 D1 VSS VSS nfet L=0.060u W=0.480u M=1
MND0 N2 D0 VSS VSS nfet L=0.060u W=0.480u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MND0A I1 SN N2 VSS nfet L=0.060u W=0.480u M=1
MND1A I1 S N4 VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_G_3
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_G_3 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.355u M=1
MNS1 I3 S I1 VSS nfet L=0.060u W=0.355u M=2
MNSN I2 SN I1 VSS nfet L=0.060u W=0.355u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.355u M=2
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.355u M=2
MPS SN S VDD VDD pfet L=0.060u W=0.445u M=1
MPSN I1 SN I3 VDD pfet L=0.060u W=0.445u M=2
MPS1 I1 S I2 VDD pfet L=0.060u W=0.445u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=3
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.445u M=2
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.445u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_G_4
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_G_4 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=1
MNS1 I3 S I1 VSS nfet L=0.060u W=0.480u M=2
MNSN I2 SN I1 VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.480u M=2
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.480u M=2
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=1
MPSN I1 SN I3 VDD pfet L=0.060u W=0.600u M=2
MPS1 I1 S I2 VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.600u M=2
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_G_6
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_G_6 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.355u M=2
MNS1 I3 S I1 VSS nfet L=0.060u W=0.480u M=3
MNSN I2 SN I1 VSS nfet L=0.060u W=0.480u M=3
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=6
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.480u M=3
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.480u M=3
MPS SN S VDD VDD pfet L=0.060u W=0.445u M=2
MPSN I1 SN I3 VDD pfet L=0.060u W=0.600u M=3
MPS1 I1 S I2 VDD pfet L=0.060u W=0.600u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=6
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.600u M=3
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2_G_8
*      Description : "2-1 multiplexer"
*      Equation    : X=(S&D1)|(!S&D0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2_G_8 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=2
MNS1 I3 S I1 VSS nfet L=0.060u W=0.480u M=4
MNSN I2 SN I1 VSS nfet L=0.060u W=0.480u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MND1 I3 D1 VSS VSS nfet L=0.060u W=0.480u M=4
MND0 I2 D0 VSS VSS nfet L=0.060u W=0.480u M=4
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=2
MPSN I1 SN I3 VDD pfet L=0.060u W=0.600u M=4
MPS1 I1 S I2 VDD pfet L=0.060u W=0.600u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPD1 I3 D1 VDD VDD pfet L=0.060u W=0.600u M=4
MPD0 I2 D0 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2AN2_DG_1
*      Description : "2-1 multiplexer w/and2 input"
*      Equation    : X=(S&D1)|(!S&D0A1&D0A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2AN2_DG_1 X  D0A1 D0A2 D1 S
MPD0A1 I1P1 D0A1 VDD VDD pfet L=0.060u W=0.300u M=1
MPD1 I1P2 D1 VDD VDD pfet L=0.060u W=0.300u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.245u M=1
MPD0A2 I1P1 D0A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPD0A I1 S I1P1 VDD pfet L=0.060u W=0.300u M=1
MPSN I1 SN I1P2 VDD pfet L=0.060u W=0.300u M=1
MND0A2 I1N1A D0A2 VSS VSS nfet L=0.060u W=0.240u M=1
MND1 I1N2 D1 VSS VSS nfet L=0.060u W=0.240u M=1
MND0A1 I1N1 D0A1 I1N1A VSS nfet L=0.060u W=0.240u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNSN I1 SN I1N1 VSS nfet L=0.060u W=0.240u M=1
MNS1 I1 S I1N2 VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2AN2_DG_2
*      Description : "2-1 multiplexer w/and2 input"
*      Equation    : X=(S&D1)|(!S&D0A1&D0A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2AN2_DG_2 X  D0A1 D0A2 D1 S
MPD0A1 I1P1 D0A1 VDD VDD pfet L=0.060u W=0.600u M=1
MPD1 I1P2 D1 VDD VDD pfet L=0.060u W=0.600u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.245u M=1
MPD0A2 I1P1 D0A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPD0A I1 S I1P1 VDD pfet L=0.060u W=0.600u M=1
MPSN I1 SN I1P2 VDD pfet L=0.060u W=0.600u M=1
MND0A2 I1N1A D0A2 VSS VSS nfet L=0.060u W=0.480u M=1
MND1 I1N2 D1 VSS VSS nfet L=0.060u W=0.480u M=1
MND0A1 I1N1 D0A1 I1N1A VSS nfet L=0.060u W=0.480u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNSN I1 SN I1N1 VSS nfet L=0.060u W=0.480u M=1
MNS1 I1 S I1N2 VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2AN2_DG_4
*      Description : "2-1 multiplexer w/and2 input"
*      Equation    : X=(S&D1)|(!S&D0A1&D0A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2AN2_DG_4 X  D0A1 D0A2 D1 S
MPD0A1 I1P1 D0A1 VDD VDD pfet L=0.060u W=0.600u M=2
MPD1 I1P2 D1 VDD VDD pfet L=0.060u W=0.600u M=2
MPS SN S VDD VDD pfet L=0.060u W=0.300u M=1
MPD0A2 I1P1 D0A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPD0A I1 S I1P1 VDD pfet L=0.060u W=0.600u M=2
MPSN I1 SN I1P2 VDD pfet L=0.060u W=0.600u M=2
MND0A2 I1N1A D0A2 VSS VSS nfet L=0.060u W=0.480u M=2
MND1 I1N2 D1 VSS VSS nfet L=0.060u W=0.480u M=2
MND0A1 I1N1 D0A1 I1N1A VSS nfet L=0.060u W=0.480u M=2
MNS SN S VSS VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNSN I1 SN I1N1 VSS nfet L=0.060u W=0.480u M=2
MNS1 I1 S I1N2 VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2AN2_DG_8
*      Description : "2-1 multiplexer w/and2 input"
*      Equation    : X=(S&D1)|(!S&D0A1&D0A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2AN2_DG_8 X  D0A1 D0A2 D1 S
MPD0A1 I1P1 D0A1 VDD VDD pfet L=0.060u W=0.600u M=4
MPD1 I1P2 D1 VDD VDD pfet L=0.060u W=0.600u M=4
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=1
MPD0A2 I1P1 D0A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPD0A I1 S I1P1 VDD pfet L=0.060u W=0.600u M=4
MPSN I1 SN I1P2 VDD pfet L=0.060u W=0.600u M=4
MND0A2 I1N1A D0A2 VSS VSS nfet L=0.060u W=0.480u M=4
MND1 I1N2 D1 VSS VSS nfet L=0.060u W=0.480u M=4
MND0A1 I1N1 D0A1 I1N1A VSS nfet L=0.060u W=0.480u M=4
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNSN I1 SN I1N1 VSS nfet L=0.060u W=0.480u M=4
MNS1 I1 S I1N2 VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2OR2B_DG_1
*      Description : "2-1 multiplexer w/or2b input"
*      Equation    : X=(S&D1)|(!S&(!D0A|D0B))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2OR2B_DG_1 X  D0A D0B D1 S
MPD0A D0AN D0A VDD VDD pfet L=0.060u W=0.245u M=1
MPD0B net097 D0B VDD VDD pfet L=0.060u W=0.300u M=1
MPD1 I1P2 D1 VDD VDD pfet L=0.060u W=0.300u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.245u M=1
MPD0AN net38 D0AN net097 VDD pfet L=0.060u W=0.300u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPS1 I1 S net38 VDD pfet L=0.060u W=0.300u M=1
MPSN I1 SN I1P2 VDD pfet L=0.060u W=0.300u M=1
MND0AN net50 D0AN VSS VSS nfet L=0.060u W=0.240u M=1
MND0A D0AN D0A VSS VSS nfet L=0.060u W=0.220u M=1
MND1 I1N2 D1 VSS VSS nfet L=0.060u W=0.240u M=1
MND0B net50 D0B VSS VSS nfet L=0.060u W=0.240u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNSN I1 SN net50 VSS nfet L=0.060u W=0.240u M=1
MNS1 I1 S I1N2 VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2OR2B_DG_2
*      Description : "2-1 multiplexer w/or2b input"
*      Equation    : X=(S&D1)|(!S&(!D0A|D0B))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2OR2B_DG_2 X  D0A D0B D1 S
MPD0A D0AN D0A VDD VDD pfet L=0.060u W=0.245u M=1
MPD0B net097 D0B VDD VDD pfet L=0.060u W=0.600u M=1
MPD1 I1P2 D1 VDD VDD pfet L=0.060u W=0.600u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.245u M=1
MPD0AN net38 D0AN net097 VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPS1 I1 S net38 VDD pfet L=0.060u W=0.600u M=1
MPSN I1 SN I1P2 VDD pfet L=0.060u W=0.600u M=1
MND0AN net50 D0AN VSS VSS nfet L=0.060u W=0.480u M=1
MND0A D0AN D0A VSS VSS nfet L=0.060u W=0.220u M=1
MND1 I1N2 D1 VSS VSS nfet L=0.060u W=0.480u M=1
MND0B net50 D0B VSS VSS nfet L=0.060u W=0.480u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNSN I1 SN net50 VSS nfet L=0.060u W=0.480u M=1
MNS1 I1 S I1N2 VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2OR2B_DG_4
*      Description : "2-1 multiplexer w/or2b input"
*      Equation    : X=(S&D1)|(!S&(!D0A|D0B))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2OR2B_DG_4 X  D0A D0B D1 S
MPD0A D0AN D0A VDD VDD pfet L=0.060u W=0.300u M=1
MPD0B net097 D0B VDD VDD pfet L=0.060u W=0.600u M=2
MPD1 I1P2 D1 VDD VDD pfet L=0.060u W=0.600u M=2
MPS SN S VDD VDD pfet L=0.060u W=0.300u M=1
MPD0AN net38 D0AN net097 VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPS1 I1 S net38 VDD pfet L=0.060u W=0.600u M=2
MPSN I1 SN I1P2 VDD pfet L=0.060u W=0.600u M=2
MND0AN net50 D0AN VSS VSS nfet L=0.060u W=0.480u M=2
MND0A D0AN D0A VSS VSS nfet L=0.060u W=0.240u M=1
MND1 I1N2 D1 VSS VSS nfet L=0.060u W=0.480u M=2
MND0B net50 D0B VSS VSS nfet L=0.060u W=0.480u M=2
MNS SN S VSS VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNSN I1 SN net50 VSS nfet L=0.060u W=0.480u M=2
MNS1 I1 S I1N2 VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX2OR2B_DG_8
*      Description : "2-1 multiplexer w/or2b input"
*      Equation    : X=(S&D1)|(!S&(!D0A|D0B))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX2OR2B_DG_8 X  D0A D0B D1 S
MPD0A D0AN D0A VDD VDD pfet L=0.060u W=0.600u M=1
MPD0B net097 D0B VDD VDD pfet L=0.060u W=0.600u M=4
MPD1 I1P2 D1 VDD VDD pfet L=0.060u W=0.600u M=4
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=1
MPD0AN net38 D0AN net097 VDD pfet L=0.060u W=0.600u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPS1 I1 S net38 VDD pfet L=0.060u W=0.600u M=4
MPSN I1 SN I1P2 VDD pfet L=0.060u W=0.600u M=4
MND0AN net50 D0AN VSS VSS nfet L=0.060u W=0.480u M=4
MND0A D0AN D0A VSS VSS nfet L=0.060u W=0.480u M=1
MND1 I1N2 D1 VSS VSS nfet L=0.060u W=0.480u M=4
MND0B net50 D0B VSS VSS nfet L=0.060u W=0.480u M=4
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNSN I1 SN net50 VSS nfet L=0.060u W=0.480u M=4
MNS1 I1 S I1N2 VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX3_DG_1
*      Description : "3-1 multiplexer"
*      Equation    : X=((D0&!S0&!S1)|(D1&S0&!S1)|(D2&S1))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX3_DG_1 X  D0 D1 D2 S0 S1
MPD1 N1N570 D1 VDD VDD pfet L=0.060u W=0.245u M=1
MPS1N_2 I3 S1N I2 VDD pfet L=0.060u W=0.245u M=1
MPD2 I2 D2 VDD VDD pfet L=0.060u W=0.245u M=1
MPD1A I1 S0N N1N570 VDD pfet L=0.060u W=0.245u M=1
MPD0A I1 S0 N1N580 VDD pfet L=0.060u W=0.245u M=1
MPS0 S0N S0 VDD VDD pfet L=0.060u W=0.245u M=1
MPS1_01 I3 S1 I1 VDD pfet L=0.060u W=0.245u M=1
MPS1 S1N S1 VDD VDD pfet L=0.060u W=0.245u M=1
MPD0 N1N580 D0 VDD VDD pfet L=0.060u W=0.245u M=1
MPI3 X I3 VDD VDD pfet L=0.060u W=0.600u M=1
MNS1_2 I2 S1 I3 VSS nfet L=0.060u W=0.220u M=1
MND2 I2 D2 VSS VSS nfet L=0.060u W=0.220u M=1
MND0A I1 S0N N1N577 VSS nfet L=0.060u W=0.220u M=1
MND1A I1 S0 N1N575 VSS nfet L=0.060u W=0.220u M=1
MNS0 S0N S0 VSS VSS nfet L=0.060u W=0.220u M=1
MNS1N_01 I1 S1N I3 VSS nfet L=0.060u W=0.220u M=1
MND1 N1N575 D1 VSS VSS nfet L=0.060u W=0.220u M=1
MNS1 S1N S1 VSS VSS nfet L=0.060u W=0.220u M=1
MND0 N1N577 D0 VSS VSS nfet L=0.060u W=0.220u M=1
MNI3 X I3 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX3_DG_2
*      Description : "3-1 multiplexer"
*      Equation    : X=((D0&!S0&!S1)|(D1&S0&!S1)|(D2&S1))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX3_DG_2 X  D0 D1 D2 S0 S1
MPD1 N1N570 D1 VDD VDD pfet L=0.060u W=0.300u M=1
MPS1N_2 I3 S1N I2 VDD pfet L=0.060u W=0.300u M=1
MPD2 I2 D2 VDD VDD pfet L=0.060u W=0.300u M=1
MPD1A I1 S0N N1N570 VDD pfet L=0.060u W=0.300u M=1
MPD0A I1 S0 N1N580 VDD pfet L=0.060u W=0.300u M=1
MPS0 S0N S0 VDD VDD pfet L=0.060u W=0.245u M=1
MPS1_01 I3 S1 I1 VDD pfet L=0.060u W=0.300u M=1
MPS1 S1N S1 VDD VDD pfet L=0.060u W=0.245u M=1
MPD0 N1N580 D0 VDD VDD pfet L=0.060u W=0.300u M=1
MPI3 X I3 VDD VDD pfet L=0.060u W=0.600u M=2
MNS1_2 I2 S1 I3 VSS nfet L=0.060u W=0.240u M=1
MND2 I2 D2 VSS VSS nfet L=0.060u W=0.240u M=1
MND0A I1 S0N N1N577 VSS nfet L=0.060u W=0.240u M=1
MND1A I1 S0 N1N575 VSS nfet L=0.060u W=0.240u M=1
MNS0 S0N S0 VSS VSS nfet L=0.060u W=0.220u M=1
MNS1N_01 I1 S1N I3 VSS nfet L=0.060u W=0.240u M=1
MND1 N1N575 D1 VSS VSS nfet L=0.060u W=0.240u M=1
MNS1 S1N S1 VSS VSS nfet L=0.060u W=0.220u M=1
MND0 N1N577 D0 VSS VSS nfet L=0.060u W=0.240u M=1
MNI3 X I3 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX3_DG_3
*      Description : "3-1 multiplexer"
*      Equation    : X=((D0&!S0&!S1)|(D1&S0&!S1)|(D2&S1))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX3_DG_3 X  D0 D1 D2 S0 S1
MPD1 N1N570 D1 VDD VDD pfet L=0.060u W=0.445u M=1
MPS1N_2 I3 S1N I2 VDD pfet L=0.060u W=0.445u M=1
MPD2 I2 D2 VDD VDD pfet L=0.060u W=0.445u M=1
MPD1A I1 S0N N1N570 VDD pfet L=0.060u W=0.445u M=1
MPD0A I1 S0 N1N580 VDD pfet L=0.060u W=0.445u M=1
MPS0 S0N S0 VDD VDD pfet L=0.060u W=0.245u M=1
MPS1_01 I3 S1 I1 VDD pfet L=0.060u W=0.445u M=1
MPS1 S1N S1 VDD VDD pfet L=0.060u W=0.245u M=1
MPD0 N1N580 D0 VDD VDD pfet L=0.060u W=0.445u M=1
MPI3 X I3 VDD VDD pfet L=0.060u W=0.600u M=3
MNS1_2 I2 S1 I3 VSS nfet L=0.060u W=0.355u M=1
MND2 I2 D2 VSS VSS nfet L=0.060u W=0.355u M=1
MND0A I1 S0N N1N577 VSS nfet L=0.060u W=0.355u M=1
MND1A I1 S0 N1N575 VSS nfet L=0.060u W=0.355u M=1
MNS0 S0N S0 VSS VSS nfet L=0.060u W=0.220u M=1
MNS1N_01 I1 S1N I3 VSS nfet L=0.060u W=0.355u M=1
MND1 N1N575 D1 VSS VSS nfet L=0.060u W=0.355u M=1
MNS1 S1N S1 VSS VSS nfet L=0.060u W=0.220u M=1
MND0 N1N577 D0 VSS VSS nfet L=0.060u W=0.355u M=1
MNI3 X I3 VSS VSS nfet L=0.060u W=0.480u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX3_DG_4
*      Description : "3-1 multiplexer"
*      Equation    : X=((D0&!S0&!S1)|(D1&S0&!S1)|(D2&S1))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX3_DG_4 X  D0 D1 D2 S0 S1
MPD1 N1N570 D1 VDD VDD pfet L=0.060u W=0.600u M=1
MPS1N_2 I3 S1N I2 VDD pfet L=0.060u W=0.600u M=1
MPD2 I2 D2 VDD VDD pfet L=0.060u W=0.600u M=1
MPD1A I1 S0N N1N570 VDD pfet L=0.060u W=0.600u M=1
MPD0A I1 S0 N1N580 VDD pfet L=0.060u W=0.600u M=1
MPS0 S0N S0 VDD VDD pfet L=0.060u W=0.300u M=1
MPS1_01 I3 S1 I1 VDD pfet L=0.060u W=0.600u M=1
MPS1 S1N S1 VDD VDD pfet L=0.060u W=0.300u M=1
MPD0 N1N580 D0 VDD VDD pfet L=0.060u W=0.600u M=1
MPI3 X I3 VDD VDD pfet L=0.060u W=0.600u M=4
MNS1_2 I2 S1 I3 VSS nfet L=0.060u W=0.480u M=1
MND2 I2 D2 VSS VSS nfet L=0.060u W=0.480u M=1
MND0A I1 S0N N1N577 VSS nfet L=0.060u W=0.480u M=1
MND1A I1 S0 N1N575 VSS nfet L=0.060u W=0.480u M=1
MNS0 S0N S0 VSS VSS nfet L=0.060u W=0.240u M=1
MNS1N_01 I1 S1N I3 VSS nfet L=0.060u W=0.480u M=1
MND1 N1N575 D1 VSS VSS nfet L=0.060u W=0.480u M=1
MNS1 S1N S1 VSS VSS nfet L=0.060u W=0.240u M=1
MND0 N1N577 D0 VSS VSS nfet L=0.060u W=0.480u M=1
MNI3 X I3 VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX3_DG_6
*      Description : "3-1 multiplexer"
*      Equation    : X=((D0&!S0&!S1)|(D1&S0&!S1)|(D2&S1))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX3_DG_6 X  D0 D1 D2 S0 S1
MPD1 N1N570 D1 VDD VDD pfet L=0.060u W=0.445u M=2
MPS1N_2 I3 S1N I2 VDD pfet L=0.060u W=0.445u M=2
MPD2 I2 D2 VDD VDD pfet L=0.060u W=0.445u M=2
MPD1A I1 S0N N1N570 VDD pfet L=0.060u W=0.445u M=2
MPD0A I1 S0 N1N580 VDD pfet L=0.060u W=0.445u M=2
MPS0 S0N S0 VDD VDD pfet L=0.060u W=0.445u M=1
MPS1_01 I3 S1 I1 VDD pfet L=0.060u W=0.445u M=2
MPS1 S1N S1 VDD VDD pfet L=0.060u W=0.445u M=1
MPD0 N1N580 D0 VDD VDD pfet L=0.060u W=0.445u M=2
MPI3 X I3 VDD VDD pfet L=0.060u W=0.600u M=6
MNS1_2 I2 S1 I3 VSS nfet L=0.060u W=0.355u M=2
MND2 I2 D2 VSS VSS nfet L=0.060u W=0.355u M=2
MND0A I1 S0N N1N577 VSS nfet L=0.060u W=0.355u M=2
MND1A I1 S0 N1N575 VSS nfet L=0.060u W=0.355u M=2
MNS0 S0N S0 VSS VSS nfet L=0.060u W=0.355u M=1
MNS1N_01 I1 S1N I3 VSS nfet L=0.060u W=0.355u M=2
MND1 N1N575 D1 VSS VSS nfet L=0.060u W=0.355u M=2
MNS1 S1N S1 VSS VSS nfet L=0.060u W=0.355u M=1
MND0 N1N577 D0 VSS VSS nfet L=0.060u W=0.355u M=2
MNI3 X I3 VSS VSS nfet L=0.060u W=0.480u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX4_0P5
*      Description : "4-1 multiplexer"
*      Equation    : X=((D0&!S0&!S1)|(D1&S0&!S1)|(D2&!S0&S1)|(D3&S0&S1))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX4_0P5 X  D0 D1 D2 D3 S0 S1
MPD1A I1 S0N D1N VDD pfet L=0.060u W=0.170u M=1
MPD0A I1 S0B D0N VDD pfet L=0.060u W=0.170u M=1
MPD2A I2 S0B D2N VDD pfet L=0.060u W=0.170u M=1
MPD3A I2 S0N D3N VDD pfet L=0.060u W=0.170u M=1
MPD1 D1N D1 VDD VDD pfet L=0.060u W=0.245u M=1
MPI3 X I3 VDD VDD pfet L=0.060u W=0.300u M=1
MPS0 S0N S0 VDD VDD pfet L=0.060u W=0.185u M=1
MPS1_01 I3 S1 I1 VDD pfet L=0.060u W=0.155u M=1
MPS1N_23 I3 S1N I2 VDD pfet L=0.060u W=0.155u M=1
MPS1 S1N S1 VDD VDD pfet L=0.060u W=0.155u M=1
MPD0 D0N D0 VDD VDD pfet L=0.060u W=0.245u M=1
MPD3 D3N D3 VDD VDD pfet L=0.060u W=0.245u M=1
MPD2 D2N D2 VDD VDD pfet L=0.060u W=0.245u M=1
MPS0N S0B S0N VDD VDD pfet L=0.060u W=0.185u M=1
MND3A I2 S0B D3N VSS nfet L=0.060u W=0.175u M=1
MND1 D1N D1 VSS VSS nfet L=0.060u W=0.195u M=1
MND0A I1 S0N D0N VSS nfet L=0.060u W=0.175u M=1
MND2A I2 S0N D2N VSS nfet L=0.060u W=0.175u M=1
MND1A I1 S0B D1N VSS nfet L=0.060u W=0.175u M=1
MNI3 X I3 VSS VSS nfet L=0.060u W=0.240u M=1
MNS1N_01 I1 S1N I3 VSS nfet L=0.060u W=0.175u M=1
MNS1_23 I2 S1 I3 VSS nfet L=0.060u W=0.175u M=1
MNS1 S1N S1 VSS VSS nfet L=0.060u W=0.175u M=1
MNS0 S0N S0 VSS VSS nfet L=0.060u W=0.175u M=1
MND0 D0N D0 VSS VSS nfet L=0.060u W=0.195u M=1
MND3 D3N D3 VSS VSS nfet L=0.060u W=0.195u M=1
MND2 D2N D2 VSS VSS nfet L=0.060u W=0.195u M=1
MNS0N S0B S0N VSS VSS nfet L=0.060u W=0.175u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX4_3
*      Description : "4-1 multiplexer"
*      Equation    : X=((D0&!S0&!S1)|(D1&S0&!S1)|(D2&!S0&S1)|(D3&S0&S1))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX4_3 X  D0 D1 D2 D3 S0 S1
MPD1A I1 S0N D1N VDD pfet L=0.060u W=0.595u M=1
MPD0A I1 S0B D0N VDD pfet L=0.060u W=0.595u M=1
MPD2A I2 S0B D2N VDD pfet L=0.060u W=0.595u M=1
MPD3A I2 S0N D3N VDD pfet L=0.060u W=0.595u M=1
MPD1 D1N D1 VDD VDD pfet L=0.060u W=0.600u M=2
MPI3 X I3 VDD VDD pfet L=0.060u W=0.600u M=3
MPS0 S0N S0 VDD VDD pfet L=0.060u W=0.600u M=1
MPS1_01 I3 S1 I1 VDD pfet L=0.060u W=0.485u M=1
MPS1N_23 I3 S1N I2 VDD pfet L=0.060u W=0.485u M=1
MPS1 S1N S1 VDD VDD pfet L=0.060u W=0.325u M=1
MPD0 D0N D0 VDD VDD pfet L=0.060u W=0.600u M=2
MPD3 D3N D3 VDD VDD pfet L=0.060u W=0.600u M=2
MPD2 D2N D2 VDD VDD pfet L=0.060u W=0.600u M=2
MPS0N S0B S0N VDD VDD pfet L=0.060u W=0.600u M=1
MND3A I2 S0B D3N VSS nfet L=0.060u W=0.370u M=1
MND1 D1N D1 VSS VSS nfet L=0.060u W=0.480u M=2
MND0A I1 S0N D0N VSS nfet L=0.060u W=0.370u M=1
MND2A I2 S0N D2N VSS nfet L=0.060u W=0.370u M=1
MND1A I1 S0B D1N VSS nfet L=0.060u W=0.370u M=1
MNI3 X I3 VSS VSS nfet L=0.060u W=0.480u M=3
MNS1N_01 I1 S1N I3 VSS nfet L=0.060u W=0.370u M=1
MNS1_23 I2 S1 I3 VSS nfet L=0.060u W=0.370u M=1
MNS1 S1N S1 VSS VSS nfet L=0.060u W=0.370u M=1
MNS0 S0N S0 VSS VSS nfet L=0.060u W=0.400u M=1
MND0 D0N D0 VSS VSS nfet L=0.060u W=0.480u M=2
MND3 D3N D3 VSS VSS nfet L=0.060u W=0.480u M=2
MND2 D2N D2 VSS VSS nfet L=0.060u W=0.480u M=2
MNS0N S0B S0N VSS VSS nfet L=0.060u W=0.400u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX4_D_1
*      Description : "4-1 multiplexer"
*      Equation    : X=((D0&!S0&!S1)|(D1&S0&!S1)|(D2&!S0&S1)|(D3&S0&S1))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX4_D_1 X  D0 D1 D2 D3 S0 S1
MPD1A I1 S0N N1N570 VDD pfet L=0.06u W=0.59u M=1
MPD0A I1 S0B N1N580 VDD pfet L=0.06u W=0.59u M=1
MPD2A I2 S0B N1N604 VDD pfet L=0.06u W=0.59u M=1
MPD3A I2 S0N N1N592 VDD pfet L=0.06u W=0.59u M=1
MPD1 N1N570 D1 VDD VDD pfet L=0.06u W=0.59u M=1
MPI3 X I3 VDD VDD pfet L=0.06u W=0.6u M=1
MPS0 S0N S0 VDD VDD pfet L=0.06u W=0.57u M=1
MPS1_01 I3 S1 I1 VDD pfet L=0.06u W=0.31u M=1
MPS1N_23 I3 S1N I2 VDD pfet L=0.06u W=0.31u M=1
MPS1 S1N S1 VDD VDD pfet L=0.06u W=0.57u M=1
MPD0 N1N580 D0 VDD VDD pfet L=0.06u W=0.59u M=1
MPD3 N1N592 D3 VDD VDD pfet L=0.06u W=0.59u M=1
MPD2 N1N604 D2 VDD VDD pfet L=0.06u W=0.59u M=1
MPS0N S0B S0N VDD VDD pfet L=0.06u W=0.57u M=1
MND3A I2 S0B N1N589 VSS nfet L=0.06u W=0.47u M=1
MND1 N1N575 D1 VSS VSS nfet L=0.06u W=0.47u M=1
MND0A I1 S0N N1N577 VSS nfet L=0.06u W=0.47u M=1
MND2A I2 S0N N1N601 VSS nfet L=0.06u W=0.47u M=1
MND1A I1 S0B N1N575 VSS nfet L=0.06u W=0.47u M=1
MNI3 X I3 VSS VSS nfet L=0.06u W=0.48u M=1
MNS1N_01 I1 S1N I3 VSS nfet L=0.06u W=0.26u M=1
MNS1_23 I2 S1 I3 VSS nfet L=0.06u W=0.26u M=1
MNS1 S1N S1 VSS VSS nfet L=0.06u W=0.47u M=1
MNS0 S0N S0 VSS VSS nfet L=0.06u W=0.47u M=1
MND0 N1N577 D0 VSS VSS nfet L=0.06u W=0.47u M=1
MND3 N1N589 D3 VSS VSS nfet L=0.06u W=0.47u M=1
MND2 N1N601 D2 VSS VSS nfet L=0.06u W=0.47u M=1
MNS0N S0B S0N VSS VSS nfet L=0.06u W=0.47u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX4_D_2
*      Description : "4-1 multiplexer"
*      Equation    : X=((D0&!S0&!S1)|(D1&S0&!S1)|(D2&!S0&S1)|(D3&S0&S1))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX4_D_2 X  D0 D1 D2 D3 S0 S1
MPD1A I1 S0N N1N570 VDD pfet L=0.06u W=0.59u M=2
MPD0A I1 S0B N1N580 VDD pfet L=0.06u W=0.59u M=2
MPD2A I2 S0B N1N604 VDD pfet L=0.06u W=0.59u M=2
MPD3A I2 S0N N1N592 VDD pfet L=0.06u W=0.59u M=2
MPD1 N1N570 D1 VDD VDD pfet L=0.06u W=0.59u M=2
MPI3 X I3 VDD VDD pfet L=0.06u W=0.6u M=2
MPS0 S0N S0 VDD VDD pfet L=0.06u W=0.57u M=2
MPS1_01 I3 S1 I1 VDD pfet L=0.06u W=0.6u M=1
MPS1N_23 I3 S1N I2 VDD pfet L=0.06u W=0.6u M=1
MPS1 S1N S1 VDD VDD pfet L=0.06u W=0.57u M=2
MPD0 N1N580 D0 VDD VDD pfet L=0.06u W=0.59u M=2
MPD3 N1N592 D3 VDD VDD pfet L=0.06u W=0.59u M=2
MPD2 N1N604 D2 VDD VDD pfet L=0.06u W=0.59u M=2
MPS0N S0B S0N VDD VDD pfet L=0.06u W=0.57u M=2
MND3A I2 S0B N1N589 VSS nfet L=0.06u W=0.47u M=2
MND1 N1N575 D1 VSS VSS nfet L=0.06u W=0.47u M=2
MND0A I1 S0N N1N577 VSS nfet L=0.06u W=0.47u M=2
MND2A I2 S0N N1N601 VSS nfet L=0.06u W=0.47u M=2
MND1A I1 S0B N1N575 VSS nfet L=0.06u W=0.47u M=2
MNI3 X I3 VSS VSS nfet L=0.06u W=0.48u M=2
MNS1N_01 I1 S1N I3 VSS nfet L=0.06u W=0.48u M=1
MNS1_23 I2 S1 I3 VSS nfet L=0.06u W=0.48u M=1
MNS1 S1N S1 VSS VSS nfet L=0.06u W=0.47u M=2
MNS0 S0N S0 VSS VSS nfet L=0.06u W=0.47u M=2
MND0 N1N577 D0 VSS VSS nfet L=0.06u W=0.47u M=2
MND3 N1N589 D3 VSS VSS nfet L=0.06u W=0.47u M=2
MND2 N1N601 D2 VSS VSS nfet L=0.06u W=0.47u M=2
MNS0N S0B S0N VSS VSS nfet L=0.06u W=0.47u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUX4_D_4
*      Description : "4-1 multiplexer"
*      Equation    : X=((D0&!S0&!S1)|(D1&S0&!S1)|(D2&!S0&S1)|(D3&S0&S1))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUX4_D_4 X  D0 D1 D2 D3 S0 S1
MPD1A I1 S0N N1N570 VDD pfet L=0.06u W=0.59u M=4
MPD0A I1 S0B N1N580 VDD pfet L=0.06u W=0.59u M=4
MPD2A I2 S0B N1N604 VDD pfet L=0.06u W=0.59u M=4
MPD3A I2 S0N N1N592 VDD pfet L=0.06u W=0.59u M=4
MPD1 N1N570 D1 VDD VDD pfet L=0.06u W=0.59u M=4
MPI3 X I3 VDD VDD pfet L=0.06u W=0.6u M=4
MPS0 S0N S0 VDD VDD pfet L=0.06u W=0.57u M=4
MPS1_01 I3 S1 I1 VDD pfet L=0.06u W=0.6u M=2
MPS1N_23 I3 S1N I2 VDD pfet L=0.06u W=0.6u M=2
MPS1 S1N S1 VDD VDD pfet L=0.06u W=0.57u M=4
MPD0 N1N580 D0 VDD VDD pfet L=0.06u W=0.59u M=4
MPD3 N1N592 D3 VDD VDD pfet L=0.06u W=0.59u M=4
MPD2 N1N604 D2 VDD VDD pfet L=0.06u W=0.59u M=4
MPS0N S0B S0N VDD VDD pfet L=0.06u W=0.57u M=4
MND3A I2 S0B N1N589 VSS nfet L=0.06u W=0.47u M=4
MND1 N1N575 D1 VSS VSS nfet L=0.06u W=0.47u M=4
MND0A I1 S0N N1N577 VSS nfet L=0.06u W=0.47u M=4
MND2A I2 S0N N1N601 VSS nfet L=0.06u W=0.47u M=4
MND1A I1 S0B N1N575 VSS nfet L=0.06u W=0.47u M=4
MNI3 X I3 VSS VSS nfet L=0.06u W=0.48u M=4
MNS1N_01 I1 S1N I3 VSS nfet L=0.06u W=0.48u M=2
MNS1_23 I2 S1 I3 VSS nfet L=0.06u W=0.48u M=2
MNS1 S1N S1 VSS VSS nfet L=0.06u W=0.47u M=4
MNS0 S0N S0 VSS VSS nfet L=0.06u W=0.47u M=4
MND0 N1N577 D0 VSS VSS nfet L=0.06u W=0.47u M=4
MND3 N1N589 D3 VSS VSS nfet L=0.06u W=0.47u M=4
MND2 N1N601 D2 VSS VSS nfet L=0.06u W=0.47u M=4
MNS0N S0B S0N VSS VSS nfet L=0.06u W=0.47u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_DG_0P75
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_DG_0P75 X  D0 D1 S
MPD1 X D1 net19 VDD pfet L=0.060u W=0.445u M=1
MPD0 X D0 net10 VDD pfet L=0.060u W=0.445u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.245u M=1
MPD0A net10 S VDD VDD pfet L=0.060u W=0.445u M=1
MPD1A net19 SN VDD VDD pfet L=0.060u W=0.445u M=1
MND1 X D1 net31 VSS nfet L=0.060u W=0.355u M=1
MND0 X D0 net28 VSS nfet L=0.060u W=0.355u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MND0A net28 SN VSS VSS nfet L=0.060u W=0.355u M=1
MND1A net31 S VSS VSS nfet L=0.060u W=0.355u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_DG_1
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_DG_1 X  D0 D1 S
MPD1 X D1 net19 VDD pfet L=0.060u W=0.600u M=1
MPD0 X D0 net10 VDD pfet L=0.060u W=0.600u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.245u M=1
MPD0A net10 S VDD VDD pfet L=0.060u W=0.600u M=1
MPD1A net19 SN VDD VDD pfet L=0.060u W=0.600u M=1
MND1 X D1 net31 VSS nfet L=0.060u W=0.480u M=1
MND0 X D0 net28 VSS nfet L=0.060u W=0.480u M=1
MNS SN S VSS VSS nfet L=0.060u W=0.220u M=1
MND0A net28 SN VSS VSS nfet L=0.060u W=0.480u M=1
MND1A net31 S VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_DG_10
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_DG_10 X  D0 D1 S
MPD1 X D1 net19 VDD pfet L=0.060u W=0.600u M=10
MPD0 X D0 net10 VDD pfet L=0.060u W=0.600u M=10
MPS SN S VDD VDD pfet L=0.060u W=0.500u M=3
MPD0A net10 S VDD VDD pfet L=0.060u W=0.600u M=10
MPD1A net19 SN VDD VDD pfet L=0.060u W=0.600u M=10
MND1 X D1 net31 VSS nfet L=0.060u W=0.480u M=10
MND0 X D0 net28 VSS nfet L=0.060u W=0.480u M=10
MNS SN S VSS VSS nfet L=0.060u W=0.400u M=3
MND0A net28 SN VSS VSS nfet L=0.060u W=0.480u M=10
MND1A net31 S VSS VSS nfet L=0.060u W=0.480u M=10
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_DG_12
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_DG_12 X  D0 D1 S
MPD1 X D1 net19 VDD pfet L=0.060u W=0.600u M=12
MPD0 X D0 net10 VDD pfet L=0.060u W=0.600u M=12
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=3
MPD0A net10 S VDD VDD pfet L=0.060u W=0.600u M=12
MPD1A net19 SN VDD VDD pfet L=0.060u W=0.600u M=12
MND1 X D1 net31 VSS nfet L=0.060u W=0.480u M=12
MND0 X D0 net28 VSS nfet L=0.060u W=0.480u M=12
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=3
MND0A net28 SN VSS VSS nfet L=0.060u W=0.480u M=12
MND1A net31 S VSS VSS nfet L=0.060u W=0.480u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_DG_2
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_DG_2 X  D0 D1 S
MPD1 X D1 net19 VDD pfet L=0.060u W=0.600u M=2
MPD0 X D0 net10 VDD pfet L=0.060u W=0.600u M=2
MPS SN S VDD VDD pfet L=0.060u W=0.300u M=1
MPD0A net10 S VDD VDD pfet L=0.060u W=0.600u M=2
MPD1A net19 SN VDD VDD pfet L=0.060u W=0.600u M=2
MND1 X D1 net31 VSS nfet L=0.060u W=0.480u M=2
MND0 X D0 net28 VSS nfet L=0.060u W=0.480u M=2
MNS SN S VSS VSS nfet L=0.060u W=0.240u M=1
MND0A net28 SN VSS VSS nfet L=0.060u W=0.480u M=2
MND1A net31 S VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_DG_3
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_DG_3 X  D0 D1 S
MPD1 X D1 net19 VDD pfet L=0.060u W=0.600u M=3
MPD0 X D0 net10 VDD pfet L=0.060u W=0.600u M=3
MPS SN S VDD VDD pfet L=0.060u W=0.445u M=1
MPD0A net10 S VDD VDD pfet L=0.060u W=0.600u M=3
MPD1A net19 SN VDD VDD pfet L=0.060u W=0.600u M=3
MND1 X D1 net31 VSS nfet L=0.060u W=0.480u M=3
MND0 X D0 net28 VSS nfet L=0.060u W=0.480u M=3
MNS SN S VSS VSS nfet L=0.060u W=0.355u M=1
MND0A net28 SN VSS VSS nfet L=0.060u W=0.480u M=3
MND1A net31 S VSS VSS nfet L=0.060u W=0.480u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_DG_4
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_DG_4 X  D0 D1 S
MPD1 X D1 net19 VDD pfet L=0.060u W=0.600u M=4
MPD0 X D0 net10 VDD pfet L=0.060u W=0.600u M=4
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=1
MPD0A net10 S VDD VDD pfet L=0.060u W=0.600u M=4
MPD1A net19 SN VDD VDD pfet L=0.060u W=0.600u M=4
MND1 X D1 net31 VSS nfet L=0.060u W=0.480u M=4
MND0 X D0 net28 VSS nfet L=0.060u W=0.480u M=4
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=1
MND0A net28 SN VSS VSS nfet L=0.060u W=0.480u M=4
MND1A net31 S VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_DG_5
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_DG_5 X  D0 D1 S
MPD1 X D1 net19 VDD pfet L=0.060u W=0.600u M=5
MPD0 X D0 net10 VDD pfet L=0.060u W=0.600u M=5
MPS SN S VDD VDD pfet L=0.060u W=0.375u M=2
MPD0A net10 S VDD VDD pfet L=0.060u W=0.600u M=5
MPD1A net19 SN VDD VDD pfet L=0.060u W=0.600u M=5
MND1 X D1 net31 VSS nfet L=0.060u W=0.480u M=5
MND0 X D0 net28 VSS nfet L=0.060u W=0.480u M=5
MNS SN S VSS VSS nfet L=0.060u W=0.300u M=2
MND0A net28 SN VSS VSS nfet L=0.060u W=0.480u M=5
MND1A net31 S VSS VSS nfet L=0.060u W=0.480u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_DG_6
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_DG_6 X  D0 D1 S
MPD1 X D1 net19 VDD pfet L=0.060u W=0.600u M=6
MPD0 X D0 net10 VDD pfet L=0.060u W=0.600u M=6
MPS SN S VDD VDD pfet L=0.060u W=0.445u M=2
MPD0A net10 S VDD VDD pfet L=0.060u W=0.600u M=6
MPD1A net19 SN VDD VDD pfet L=0.060u W=0.600u M=6
MND1 X D1 net31 VSS nfet L=0.060u W=0.480u M=6
MND0 X D0 net28 VSS nfet L=0.060u W=0.480u M=6
MNS SN S VSS VSS nfet L=0.060u W=0.355u M=2
MND0A net28 SN VSS VSS nfet L=0.060u W=0.480u M=6
MND1A net31 S VSS VSS nfet L=0.060u W=0.480u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_DG_8
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_DG_8 X  D0 D1 S
MPD1 X D1 net19 VDD pfet L=0.060u W=0.600u M=8
MPD0 X D0 net10 VDD pfet L=0.060u W=0.600u M=8
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=2
MPD0A net10 S VDD VDD pfet L=0.060u W=0.600u M=8
MPD1A net19 SN VDD VDD pfet L=0.060u W=0.600u M=8
MND1 X D1 net31 VSS nfet L=0.060u W=0.480u M=8
MND0 X D0 net28 VSS nfet L=0.060u W=0.480u M=8
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=2
MND0A net28 SN VSS VSS nfet L=0.060u W=0.480u M=8
MND1A net31 S VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_S_0P5
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_S_0P5 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.175u M=1
MNS1 I2 S X VSS nfet L=0.060u W=0.240u M=1
MNSN I1 SN X VSS nfet L=0.060u W=0.240u M=1
MND1 I2 D1 VSS VSS nfet L=0.060u W=0.175u M=1
MND0 I1 D0 VSS VSS nfet L=0.060u W=0.175u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.155u M=1
MPSN X SN I2 VDD pfet L=0.060u W=0.200u M=1
MPS1 X S I1 VDD pfet L=0.060u W=0.200u M=1
MPD1 I2 D1 VDD VDD pfet L=0.060u W=0.300u M=1
MPD0 I1 D0 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_S_1
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_S_1 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.175u M=1
MNS1 I2 S X VSS nfet L=0.060u W=0.480u M=1
MNSN I1 SN X VSS nfet L=0.060u W=0.480u M=1
MND1 I2 D1 VSS VSS nfet L=0.060u W=0.275u M=1
MND0 I1 D0 VSS VSS nfet L=0.060u W=0.275u M=1
MPS SN S VDD VDD pfet L=0.060u W=0.155u M=1
MPSN X SN I2 VDD pfet L=0.060u W=0.395u M=1
MPS1 X S I1 VDD pfet L=0.060u W=0.395u M=1
MPD1 I2 D1 VDD VDD pfet L=0.060u W=0.560u M=1
MPD0 I1 D0 VDD VDD pfet L=0.060u W=0.560u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_S_2
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_S_2 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.350u M=1
MNS1 I2 S X VSS nfet L=0.060u W=0.480u M=2
MNSN I1 SN X VSS nfet L=0.060u W=0.480u M=2
MND1 I2 D1 VSS VSS nfet L=0.060u W=0.275u M=2
MND0 I1 D0 VSS VSS nfet L=0.060u W=0.275u M=2
MPS SN S VDD VDD pfet L=0.060u W=0.305u M=1
MPSN X SN I2 VDD pfet L=0.060u W=0.395u M=2
MPS1 X S I1 VDD pfet L=0.060u W=0.395u M=2
MPD1 I2 D1 VDD VDD pfet L=0.060u W=0.600u M=2
MPD0 I1 D0 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_S_3
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_S_3 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.260u M=2
MNS1 I2 S X VSS nfet L=0.060u W=0.480u M=3
MNSN I1 SN X VSS nfet L=0.060u W=0.480u M=3
MND1 I2 D1 VSS VSS nfet L=0.060u W=0.415u M=2
MND0 I1 D0 VSS VSS nfet L=0.060u W=0.415u M=2
MPS SN S VDD VDD pfet L=0.060u W=0.460u M=1
MPSN X SN I2 VDD pfet L=0.060u W=0.600u M=2
MPS1 X S I1 VDD pfet L=0.060u W=0.600u M=2
MPD1 I2 D1 VDD VDD pfet L=0.060u W=0.600u M=3
MPD0 I1 D0 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_S_4
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_S_4 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.350u M=2
MNS1 I2 S X VSS nfet L=0.060u W=0.480u M=4
MNSN I1 SN X VSS nfet L=0.060u W=0.480u M=4
MND1 I2 D1 VSS VSS nfet L=0.060u W=0.370u M=3
MND0 I1 D0 VSS VSS nfet L=0.060u W=0.370u M=3
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=1
MPSN X SN I2 VDD pfet L=0.060u W=0.530u M=3
MPS1 X S I1 VDD pfet L=0.060u W=0.530u M=3
MPD1 I2 D1 VDD VDD pfet L=0.060u W=0.600u M=4
MPD0 I1 D0 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_S_6
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_S_6 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=2
MNS1 I2 S X VSS nfet L=0.060u W=0.480u M=6
MNSN I1 SN X VSS nfet L=0.060u W=0.480u M=6
MND1 I2 D1 VSS VSS nfet L=0.060u W=0.415u M=4
MND0 I1 D0 VSS VSS nfet L=0.060u W=0.415u M=4
MPS SN S VDD VDD pfet L=0.060u W=0.460u M=2
MPSN X SN I2 VDD pfet L=0.060u W=0.595u M=4
MPS1 X S I1 VDD pfet L=0.060u W=0.595u M=4
MPD1 I2 D1 VDD VDD pfet L=0.060u W=0.600u M=6
MPD0 I1 D0 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_S_8
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_S_8 X  D0 D1 S
MNS SN S VSS VSS nfet L=0.060u W=0.465u M=3
MNS1 I2 S X VSS nfet L=0.060u W=0.480u M=8
MNSN I1 SN X VSS nfet L=0.060u W=0.480u M=8
MND1 I2 D1 VSS VSS nfet L=0.060u W=0.445u M=5
MND0 I1 D0 VSS VSS nfet L=0.060u W=0.445u M=5
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=2
MPSN X SN I2 VDD pfet L=0.060u W=0.600u M=5
MPS1 X S I1 VDD pfet L=0.060u W=0.600u M=5
MPD1 I2 D1 VDD VDD pfet L=0.060u W=0.600u M=8
MPD0 I1 D0 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_D_1
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_D_1 X  D0 D1 S
MPD1 N3 D1 VDD VDD pfet L=0.06u W=0.6u M=1
MPD0 N1 D0 VDD VDD pfet L=0.06u W=0.6u M=1
MPS SN S VDD VDD pfet L=0.06u W=0.37u M=1
MPD0A X S N1 VDD pfet L=0.06u W=0.6u M=1
MPD1A X SN N3 VDD pfet L=0.06u W=0.6u M=1
MND1 N4 D1 VSS VSS nfet L=0.06u W=0.48u M=1
MND0 N2 D0 VSS VSS nfet L=0.06u W=0.48u M=1
MNS SN S VSS VSS nfet L=0.06u W=0.35u M=1
MND0A X SN N2 VSS nfet L=0.06u W=0.48u M=1
MND1A X S N4 VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_D_2
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_D_2 X  D0 D1 S
MPD1 N3 D1 VDD VDD pfet L=0.06u W=0.6u M=2
MPD0 N1 D0 VDD VDD pfet L=0.06u W=0.6u M=2
MPS SN S VDD VDD pfet L=0.06u W=0.37u M=2
MPD0A X S N1 VDD pfet L=0.06u W=0.6u M=2
MPD1A X SN N3 VDD pfet L=0.06u W=0.6u M=2
MND1 N4 D1 VSS VSS nfet L=0.06u W=0.48u M=2
MND0 N2 D0 VSS VSS nfet L=0.06u W=0.48u M=2
MNS SN S VSS VSS nfet L=0.06u W=0.35u M=2
MND0A X SN N2 VSS nfet L=0.06u W=0.48u M=2
MND1A X S N4 VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_D_4
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_D_4 X  D0 D1 S
MPD1 N3 D1 VDD VDD pfet L=0.06u W=0.6u M=4
MPD0 N1 D0 VDD VDD pfet L=0.06u W=0.6u M=4
MPS SN S VDD VDD pfet L=0.06u W=0.495u M=3
MPD0A X S N1 VDD pfet L=0.06u W=0.6u M=4
MPD1A X SN N3 VDD pfet L=0.06u W=0.6u M=4
MND1 N4 D1 VSS VSS nfet L=0.06u W=0.48u M=4
MND0 N2 D0 VSS VSS nfet L=0.06u W=0.48u M=4
MNS SN S VSS VSS nfet L=0.06u W=0.465u M=3
MND0A X SN N2 VSS nfet L=0.06u W=0.48u M=4
MND1A X S N4 VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_MUXI2_8
*      Description : "2-1 multiplexer with inverted output"
*      Equation    : X=!((S&D1)|(!S&D0))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_MUXI2_8 X  D0 D1 S
MPD1 N3 D1 VDD VDD pfet L=0.060u W=0.600u M=8
MPD0 N1 D0 VDD VDD pfet L=0.060u W=0.600u M=8
MPS SN S VDD VDD pfet L=0.060u W=0.600u M=4
MPD0A X S N1 VDD pfet L=0.060u W=0.600u M=8
MPD1A X SN N3 VDD pfet L=0.060u W=0.600u M=8
MND1 N4 D1 VSS VSS nfet L=0.060u W=0.480u M=8
MND0 N2 D0 VSS VSS nfet L=0.060u W=0.480u M=8
MNS SN S VSS VSS nfet L=0.060u W=0.480u M=4
MND0A X SN N2 VSS nfet L=0.060u W=0.480u M=8
MND1A X S N4 VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_0P5
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_0P5 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.06u W=0.24u M=1
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.24u M=1
MPA2 X A2 VDD VDD pfet L=0.06u W=0.3u M=1
MPA1 X A1 VDD VDD pfet L=0.06u W=0.3u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_1
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_1 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=1
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MPA2 X A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_12
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_12 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=12
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.48u M=12
MPA2 X A2 VDD VDD pfet L=0.06u W=0.6u M=12
MPA1 X A1 VDD VDD pfet L=0.06u W=0.6u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_16
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_16 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=16
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.48u M=16
MPA2 X A2 VDD VDD pfet L=0.06u W=0.6u M=16
MPA1 X A1 VDD VDD pfet L=0.06u W=0.6u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_2
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_2 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=2
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MPA2 X A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_3
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_3 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=3
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.48u M=3
MPA2 X A2 VDD VDD pfet L=0.06u W=0.6u M=3
MPA1 X A1 VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_4
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_4 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=4
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MPA2 X A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_6
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_6 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=6
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.48u M=6
MPA2 X A2 VDD VDD pfet L=0.06u W=0.6u M=6
MPA1 X A1 VDD VDD pfet L=0.06u W=0.6u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_8
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_8 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=8
MNA2 N1 A2 VSS VSS nfet L=0.06u W=0.48u M=8
MPA2 X A2 VDD VDD pfet L=0.06u W=0.6u M=8
MPA1 X A1 VDD VDD pfet L=0.06u W=0.6u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_12
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_12 X  A1 A2
MNA2C9 N1C9 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C12 X A1 N1C12 VSS nfet L=0.060u W=0.480u M=1
MNA1C9 X A1 N1C9 VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N1C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C12 N1C12 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C11 X A1 N1C11 VSS nfet L=0.060u W=0.480u M=1
MNA1C10 X A1 N1C10 VSS nfet L=0.060u W=0.480u M=1
MNA2C10 N1C10 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N1C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N1C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C11 N1C11 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N1C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N1C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N1C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N1C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N1C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.550u M=7
MPA2 X A2 VDD VDD pfet L=0.060u W=0.550u M=7
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_16
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_16 X  A1 A2
MNA2C9 N1C9 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C12 N1C12 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C11 X A1 N1C11 VSS nfet L=0.060u W=0.480u M=1
MNA1C10 X A1 N1C10 VSS nfet L=0.060u W=0.480u M=1
MNA2C10 N1C10 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N1C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N1C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C11 N1C11 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N1C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C16 N1C16 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C16 X A1 N1C16 VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N1C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N1C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C15 N1C15 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C15 X A1 N1C15 VSS nfet L=0.060u W=0.480u M=1
MNA2C14 N1C14 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C14 X A1 N1C14 VSS nfet L=0.060u W=0.480u M=1
MNA1C12 X A1 N1C12 VSS nfet L=0.060u W=0.480u M=1
MNA1C9 X A1 N1C9 VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C13 N1C13 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N1C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N1C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C13 X A1 N1C13 VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N1C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.570u M=9
MPA2 X A2 VDD VDD pfet L=0.060u W=0.570u M=9
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_6
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_6 X  A1 A2
MNA2C6 N1C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N1C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N1C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N1C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N1C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N1C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.480u M=4
MPA1 X A1 VDD VDD pfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_8
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_8 X  A1 A2
MNA1C4 X A1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N1C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N1C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N1C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N1C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N1C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N1C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N1C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N1C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.510u M=5
MPA1 X A1 VDD VDD pfet L=0.060u W=0.510u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_G_12
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_G_12 X  A1 A2
MNA2C9 N1C9 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C12 X A1 N1C12 VSS nfet L=0.060u W=0.480u M=1
MNA1C9 X A1 N1C9 VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N1C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C12 N1C12 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C11 X A1 N1C11 VSS nfet L=0.060u W=0.480u M=1
MNA1C10 X A1 N1C10 VSS nfet L=0.060u W=0.480u M=1
MNA2C10 N1C10 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N1C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N1C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C11 N1C11 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N1C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N1C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N1C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N1C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N1C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.600u M=12
MPA2 X A2 VDD VDD pfet L=0.060u W=0.600u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_G_16
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_G_16 X  A1 A2
MNA2C9 N1C9 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C12 N1C12 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C11 X A1 N1C11 VSS nfet L=0.060u W=0.480u M=1
MNA1C10 X A1 N1C10 VSS nfet L=0.060u W=0.480u M=1
MNA2C10 N1C10 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N1C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N1C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C11 N1C11 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N1C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C16 N1C16 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C16 X A1 N1C16 VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N1C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N1C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C15 N1C15 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C15 X A1 N1C15 VSS nfet L=0.060u W=0.480u M=1
MNA2C14 N1C14 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C14 X A1 N1C14 VSS nfet L=0.060u W=0.480u M=1
MNA1C12 X A1 N1C12 VSS nfet L=0.060u W=0.480u M=1
MNA1C9 X A1 N1C9 VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C13 N1C13 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N1C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N1C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C13 X A1 N1C13 VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N1C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA2 X A2 VDD VDD pfet L=0.060u W=0.600u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_G_24
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_G_24 X  A1 A2
MNA2C17 N1C17 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C17 X A1 N1C17 VSS nfet L=0.060u W=0.480u M=1
MNA1C18 X A1 N1C18 VSS nfet L=0.060u W=0.480u M=1
MNA2C19 N1C19 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C18 N1C18 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C21 X A1 N1C21 VSS nfet L=0.060u W=0.480u M=1
MNA1C20 X A1 N1C20 VSS nfet L=0.060u W=0.480u M=1
MNA2C20 N1C20 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C21 N1C21 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C22 X A1 N1C22 VSS nfet L=0.060u W=0.480u M=1
MNA2C22 N1C22 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C23 X A1 N1C23 VSS nfet L=0.060u W=0.480u M=1
MNA2C23 N1C23 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C9 N1C9 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C12 N1C12 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C11 X A1 N1C11 VSS nfet L=0.060u W=0.480u M=1
MNA1C10 X A1 N1C10 VSS nfet L=0.060u W=0.480u M=1
MNA2C10 N1C10 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N1C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N1C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C19 X A1 N1C19 VSS nfet L=0.060u W=0.480u M=1
MNA2C11 N1C11 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N1C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C16 N1C16 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C16 X A1 N1C16 VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N1C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N1C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C15 N1C15 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C15 X A1 N1C15 VSS nfet L=0.060u W=0.480u M=1
MNA2C14 N1C14 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C14 X A1 N1C14 VSS nfet L=0.060u W=0.480u M=1
MNA1C12 X A1 N1C12 VSS nfet L=0.060u W=0.480u M=1
MNA1C9 X A1 N1C9 VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C13 N1C13 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C24 X A1 N1C24 VSS nfet L=0.060u W=0.480u M=1
MNA2C24 N1C24 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N1C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N1C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C13 X A1 N1C13 VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N1C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.600u M=24
MPA2 X A2 VDD VDD pfet L=0.060u W=0.600u M=24
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_G_6
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_G_6 X  A1 A2
MNA2C6 N1C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N1C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C4 X A1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N1C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N1C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N1C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N1C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 X A1 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_G_8
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_G_8 X  A1 A2
MNA1C4 X A1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNA2C3 N1C3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C3 X A1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNA1C2 X A1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNA2C8 N1C8 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C8 X A1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNA1C7 X A1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNA2C6 N1C6 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C6 X A1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNA1C5 X A1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNA2C4 N1C4 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C7 N1C7 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C5 N1C5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2C2 N1C2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1C1 X A1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MNA2C1 N1C1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_0P65
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_0P65 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.315u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.315u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.355u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.355u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_0P8
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_0P8 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.385u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.385u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.440u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.440u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_1P5
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_1P5 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.355u M=2
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.355u M=2
MPA2 X A2 VDD VDD pfet L=0.060u W=0.410u M=2
MPA1 X A1 VDD VDD pfet L=0.060u W=0.410u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_0P5
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_0P5 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.240u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.190u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.190u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_0P65
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_0P65 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.315u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.315u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.205u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.205u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_0P8
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_0P8 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.385u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.385u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.255u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.255u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_1
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_1 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.320u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.320u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_1P5
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_1P5 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.355u M=2
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.355u M=2
MPA2 X A2 VDD VDD pfet L=0.060u W=0.480u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_2
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_2 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=2
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MPA2 X A2 VDD VDD pfet L=0.060u W=0.320u M=2
MPA1 X A1 VDD VDD pfet L=0.060u W=0.320u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_3
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_3 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=3
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MPA2 X A2 VDD VDD pfet L=0.060u W=0.480u M=2
MPA1 X A1 VDD VDD pfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_S_4
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_S_4 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=4
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MPA2 X A2 VDD VDD pfet L=0.060u W=0.430u M=3
MPA1 X A1 VDD VDD pfet L=0.060u W=0.430u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_T_0P5
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_T_0P5 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.240u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.275u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.275u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_T_1
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_T_1 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MPA2 X A2 VDD VDD pfet L=0.060u W=0.550u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.550u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_T_16
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_T_16 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=16
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=32
MPA2 X A2 VDD VDD pfet L=0.060u W=0.585u M=15
MPA1 X A1 VDD VDD pfet L=0.060u W=0.585u M=15
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_T_1P5
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_T_1P5 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.355u M=2
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MPA2 X A2 VDD VDD pfet L=0.060u W=0.410u M=2
MPA1 X A1 VDD VDD pfet L=0.060u W=0.410u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_T_2
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_T_2 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=2
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MPA2 X A2 VDD VDD pfet L=0.060u W=0.550u M=2
MPA1 X A1 VDD VDD pfet L=0.060u W=0.550u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_T_3
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_T_3 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=3
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MPA2 X A2 VDD VDD pfet L=0.060u W=0.550u M=3
MPA1 X A1 VDD VDD pfet L=0.060u W=0.550u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_T_4
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_T_4 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=4
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MPA2 X A2 VDD VDD pfet L=0.060u W=0.550u M=4
MPA1 X A1 VDD VDD pfet L=0.060u W=0.550u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_T_5
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_T_5 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=5
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=10
MPA2 X A2 VDD VDD pfet L=0.060u W=0.550u M=5
MPA1 X A1 VDD VDD pfet L=0.060u W=0.550u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_T_6
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_T_6 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=6
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=12
MPA2 X A2 VDD VDD pfet L=0.060u W=0.550u M=6
MPA1 X A1 VDD VDD pfet L=0.060u W=0.550u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_T_8
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_T_8 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=8
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=16
MPA2 X A2 VDD VDD pfet L=0.060u W=0.550u M=8
MPA1 X A1 VDD VDD pfet L=0.060u W=0.550u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_G_0P65
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_G_0P65 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.315u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.315u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.390u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.390u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_G_1
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_G_1 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_G_2
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_G_2 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=2
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MPA2 X A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_G_3
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_G_3 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=3
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MPA2 X A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 X A1 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2_G_4
*      Description : "2-Input NAND"
*      Equation    : X=!(A1&A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2_G_4 X  A1 A2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=4
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MPA2 X A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_1
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_1 X  A B
MNB N1 B VSS VSS nfet L=0.06u W=0.48u M=1
MNA I1 A VSS VSS nfet L=0.06u W=0.39u M=1
MNI1 X I1 N1 VSS nfet L=0.06u W=0.48u M=1
MPB X B VDD VDD pfet L=0.06u W=0.6u M=1
MPA I1 A VDD VDD pfet L=0.06u W=0.47u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_2
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_2 X  A B
MNB N1 B VSS VSS nfet L=0.06u W=0.48u M=2
MNA I1 A VSS VSS nfet L=0.06u W=0.39u M=2
MNI1 X I1 N1 VSS nfet L=0.06u W=0.48u M=2
MPB X B VDD VDD pfet L=0.06u W=0.6u M=2
MPA I1 A VDD VDD pfet L=0.06u W=0.47u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_3
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_3 X  A B
MNB N1 B VSS VSS nfet L=0.06u W=0.48u M=3
MNA I1 A VSS VSS nfet L=0.06u W=0.39u M=3
MNI1 X I1 N1 VSS nfet L=0.06u W=0.48u M=3
MPB X B VDD VDD pfet L=0.06u W=0.6u M=3
MPA I1 A VDD VDD pfet L=0.06u W=0.47u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_4
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_4 X  A B
MNB N1 B VSS VSS nfet L=0.06u W=0.48u M=4
MNA I1 A VSS VSS nfet L=0.06u W=0.39u M=4
MNI1 X I1 N1 VSS nfet L=0.06u W=0.48u M=4
MPB X B VDD VDD pfet L=0.06u W=0.6u M=4
MPA I1 A VDD VDD pfet L=0.06u W=0.47u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_6
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_6 X  A B
MNB N1 B VSS VSS nfet L=0.06u W=0.48u M=6
MNA I1 A VSS VSS nfet L=0.06u W=0.47u M=5
MNI1 X I1 N1 VSS nfet L=0.06u W=0.48u M=6
MPB X B VDD VDD pfet L=0.06u W=0.6u M=6
MPA I1 A VDD VDD pfet L=0.06u W=0.565u M=5
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_V1DG_8
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_V1DG_8 X  A B
MNBC7 X B N1C7 VSS nfet L=0.060u W=0.480u M=1
MNI1C7 N1C7 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC8 X B N1C8 VSS nfet L=0.060u W=0.480u M=1
MNI1C8 N1C8 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC6 X B N1C6 VSS nfet L=0.060u W=0.480u M=1
MNI1C6 N1C6 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC5 X B N1C5 VSS nfet L=0.060u W=0.480u M=1
MNI1C5 N1C5 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC4 X B N1C4 VSS nfet L=0.060u W=0.480u M=1
MNI1C2 N1C2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC2 X B N1C2 VSS nfet L=0.060u W=0.480u M=1
MNI1C3 N1C3 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC3 X B N1C3 VSS nfet L=0.060u W=0.480u M=1
MNI1C4 N1C4 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C1 N1C1 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=2
MNBC1 X B N1C1 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=2
MPB X B VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_V1_16
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_V1_16 X  A B
MNBC13 X B N1C13 VSS nfet L=0.060u W=0.480u M=1
MNI1C13 N1C13 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC7 X B N1C7 VSS nfet L=0.060u W=0.480u M=1
MNI1C7 N1C7 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC8 X B N1C8 VSS nfet L=0.060u W=0.480u M=1
MNI1C8 N1C8 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC9 X B N1C9 VSS nfet L=0.060u W=0.480u M=1
MNI1C9 N1C9 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC10 X B N1C10 VSS nfet L=0.060u W=0.480u M=1
MNI1C10 N1C10 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC11 X B N1C11 VSS nfet L=0.060u W=0.480u M=1
MNI1C11 N1C11 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC12 X B N1C12 VSS nfet L=0.060u W=0.480u M=1
MNI1C12 N1C12 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC14 X B N1C14 VSS nfet L=0.060u W=0.480u M=1
MNI1C14 N1C14 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC15 X B N1C15 VSS nfet L=0.060u W=0.480u M=1
MNI1C15 N1C15 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC16 X B N1C16 VSS nfet L=0.060u W=0.480u M=1
MNI1C16 N1C16 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC6 X B N1C6 VSS nfet L=0.060u W=0.480u M=1
MNI1C6 N1C6 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC5 X B N1C5 VSS nfet L=0.060u W=0.480u M=1
MNI1C5 N1C5 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC4 X B N1C4 VSS nfet L=0.060u W=0.480u M=1
MNI1C2 N1C2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC2 X B N1C2 VSS nfet L=0.060u W=0.480u M=1
MNI1C3 N1C3 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC3 X B N1C3 VSS nfet L=0.060u W=0.480u M=1
MNI1C4 N1C4 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C1 N1C1 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=8
MNBC1 X B N1C1 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=16
MPA I1 A VDD VDD pfet L=0.060u W=0.550u M=8
MPB X B VDD VDD pfet L=0.060u W=0.550u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_V1_6
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_V1_6 X  A B
MNBC6 X B N1C6 VSS nfet L=0.060u W=0.480u M=1
MNI1C6 N1C6 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC5 X B N1C5 VSS nfet L=0.060u W=0.480u M=1
MNI1C5 N1C5 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC4 X B N1C4 VSS nfet L=0.060u W=0.480u M=1
MNI1C2 N1C2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC2 X B N1C2 VSS nfet L=0.060u W=0.480u M=1
MNI1C3 N1C3 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC3 X B N1C3 VSS nfet L=0.060u W=0.480u M=1
MNI1C4 N1C4 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C1 N1C1 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=3
MNBC1 X B N1C1 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=6
MPA I1 A VDD VDD pfet L=0.060u W=0.550u M=3
MPB X B VDD VDD pfet L=0.060u W=0.550u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_V1_8
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_V1_8 X  A B
MNBC7 X B N1C7 VSS nfet L=0.060u W=0.480u M=1
MNI1C7 N1C7 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC8 X B N1C8 VSS nfet L=0.060u W=0.480u M=1
MNI1C8 N1C8 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC6 X B N1C6 VSS nfet L=0.060u W=0.480u M=1
MNI1C6 N1C6 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC5 X B N1C5 VSS nfet L=0.060u W=0.480u M=1
MNI1C5 N1C5 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC4 X B N1C4 VSS nfet L=0.060u W=0.480u M=1
MNI1C2 N1C2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC2 X B N1C2 VSS nfet L=0.060u W=0.480u M=1
MNI1C3 N1C3 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNBC3 X B N1C3 VSS nfet L=0.060u W=0.480u M=1
MNI1C4 N1C4 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C1 N1C1 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=4
MNBC1 X B N1C1 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=8
MPA I1 A VDD VDD pfet L=0.060u W=0.550u M=4
MPB X B VDD VDD pfet L=0.060u W=0.550u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_12
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_12 X  A B
MNBC10 N1C10 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C10 X I1 N1C10 VSS nfet L=0.060u W=0.480u M=1
MNI1C2 X I1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNBC11 N1C11 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C11 X I1 N1C11 VSS nfet L=0.060u W=0.480u M=1
MNBC12 N1C12 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C12 X I1 N1C12 VSS nfet L=0.060u W=0.480u M=1
MNBC3 N1C3 B VSS VSS nfet L=0.060u W=0.480u M=1
MNBC2 N1C2 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C3 X I1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNBC4 N1C4 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C4 X I1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNI1C5 X I1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNBC6 N1C6 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C6 X I1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNBC7 N1C7 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C7 X I1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNBC8 N1C8 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C8 X I1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNBC5 N1C5 B VSS VSS nfet L=0.060u W=0.480u M=1
MNBC9 N1C9 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C9 X I1 N1C9 VSS nfet L=0.060u W=0.480u M=1
MNBC1 N1C1 B VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=6
MNI1C1 X I1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MPB X B VDD VDD pfet L=0.060u W=0.550u M=12
MPA I1 A VDD VDD pfet L=0.060u W=0.550u M=6
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_16
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_16 X  A B
MNI1C13 X I1 N1C13 VSS nfet L=0.060u W=0.480u M=1
MNBC13 N1C13 B VSS VSS nfet L=0.060u W=0.480u M=1
MNBC14 N1C14 B VSS VSS nfet L=0.060u W=0.480u M=1
MNBC16 N1C16 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C15 X I1 N1C15 VSS nfet L=0.060u W=0.480u M=1
MNBC15 N1C15 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C16 X I1 N1C16 VSS nfet L=0.060u W=0.480u M=1
MNI1C14 X I1 N1C14 VSS nfet L=0.060u W=0.480u M=1
MNBC10 N1C10 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C10 X I1 N1C10 VSS nfet L=0.060u W=0.480u M=1
MNI1C2 X I1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNBC11 N1C11 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C11 X I1 N1C11 VSS nfet L=0.060u W=0.480u M=1
MNBC12 N1C12 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C12 X I1 N1C12 VSS nfet L=0.060u W=0.480u M=1
MNBC3 N1C3 B VSS VSS nfet L=0.060u W=0.480u M=1
MNBC2 N1C2 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C3 X I1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNBC4 N1C4 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C4 X I1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNI1C5 X I1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNBC6 N1C6 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C6 X I1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNBC7 N1C7 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C7 X I1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNBC8 N1C8 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C8 X I1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNBC5 N1C5 B VSS VSS nfet L=0.060u W=0.480u M=1
MNBC9 N1C9 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C9 X I1 N1C9 VSS nfet L=0.060u W=0.480u M=1
MNBC1 N1C1 B VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=8
MNI1C1 X I1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MPB X B VDD VDD pfet L=0.060u W=0.550u M=16
MPA I1 A VDD VDD pfet L=0.060u W=0.550u M=8
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_8
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_8 X  A B
MNI1C8 X I1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNBC8 N1C8 B VSS VSS nfet L=0.060u W=0.480u M=1
MNBC7 N1C7 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C7 X I1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNI1C6 X I1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNBC6 N1C6 B VSS VSS nfet L=0.060u W=0.480u M=1
MNBC5 N1C5 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C5 X I1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNI1C4 X I1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNBC4 N1C4 B VSS VSS nfet L=0.060u W=0.480u M=1
MNBC3 N1C3 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C3 X I1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNBC2 N1C2 B VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C2 X I1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNBC1 N1C1 B VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=4
MNI1C1 X I1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MPB X B VDD VDD pfet L=0.060u W=0.550u M=8
MPA I1 A VDD VDD pfet L=0.060u W=0.550u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_V1DG_1
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_V1DG_1 X  A B
MNI1 N1 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.220u M=1
MNB X B N1 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.245u M=1
MPB X B VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_V1DG_2
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_V1DG_2 X  A B
MNI1 N1 I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA I1 A VSS VSS nfet L=0.060u W=0.240u M=1
MNB X B N1 VSS nfet L=0.060u W=0.480u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA I1 A VDD VDD pfet L=0.060u W=0.300u M=1
MPB X B VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_V1DG_4
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_V1DG_4 X  A B
MNI1 N1 I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=1
MNB X B N1 VSS nfet L=0.060u W=0.480u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=1
MPB X B VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_S_0P5
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_S_0P5 X  A B
MNB N1 B VSS VSS nfet L=0.060u W=0.240u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 N1 VSS nfet L=0.060u W=0.240u M=1
MPB X B VDD VDD pfet L=0.060u W=0.300u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.185u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_S_1
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_S_1 X  A B
MNB N1 B VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 N1 VSS nfet L=0.060u W=0.480u M=1
MPB X B VDD VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.355u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_S_12
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_S_12 X  A B
MNB N1 B VSS VSS nfet L=0.060u W=0.480u M=12
MNA I1 A VSS VSS nfet L=0.060u W=0.460u M=4
MNI1 X I1 N1 VSS nfet L=0.060u W=0.480u M=12
MPB X B VDD VDD pfet L=0.060u W=0.600u M=12
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=6
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_S_2
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_S_2 X  A B
MNB N1 B VSS VSS nfet L=0.060u W=0.480u M=2
MNA I1 A VSS VSS nfet L=0.060u W=0.335u M=1
MNI1 X I1 N1 VSS nfet L=0.060u W=0.480u M=2
MPB X B VDD VDD pfet L=0.060u W=0.600u M=2
MPA I1 A VDD VDD pfet L=0.060u W=0.340u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_S_4
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_S_4 X  A B
MNB N1 B VSS VSS nfet L=0.060u W=0.480u M=4
MNA I1 A VSS VSS nfet L=0.060u W=0.315u M=2
MNI1 X I1 N1 VSS nfet L=0.060u W=0.480u M=4
MPB X B VDD VDD pfet L=0.060u W=0.600u M=4
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_S_8
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_S_8 X  A B
MNB N1 B VSS VSS nfet L=0.060u W=0.480u M=8
MNA I1 A VSS VSS nfet L=0.060u W=0.405u M=3
MNI1 X I1 N1 VSS nfet L=0.060u W=0.480u M=8
MPB X B VDD VDD pfet L=0.060u W=0.600u M=8
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_V1_1
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_V1_1 X  A B
MNI1 N1 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.240u M=1
MNB X B N1 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.275u M=1
MPB X B VDD VDD pfet L=0.060u W=0.550u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_V1_2
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_V1_2 X  A B
MNI1 N1 I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=1
MNB X B N1 VSS nfet L=0.060u W=0.480u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=2
MPA I1 A VDD VDD pfet L=0.060u W=0.550u M=1
MPB X B VDD VDD pfet L=0.060u W=0.550u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_V1_3
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_V1_3 X  A B
MNI1 N1 I1 VSS VSS nfet L=0.060u W=0.480u M=3
MNA I1 A VSS VSS nfet L=0.060u W=0.355u M=2
MNB X B N1 VSS nfet L=0.060u W=0.480u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=3
MPA I1 A VDD VDD pfet L=0.060u W=0.410u M=2
MPB X B VDD VDD pfet L=0.060u W=0.550u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND2B_V1_4
*      Description : "2-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND2B_V1_4 X  A B
MNI1 N1 I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=2
MNB X B N1 VSS nfet L=0.060u W=0.480u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=4
MPA I1 A VDD VDD pfet L=0.060u W=0.550u M=2
MPB X B VDD VDD pfet L=0.060u W=0.550u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_0P5
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_0P5 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.24u M=1
MNA1 X A1 N1 VSS nfet L=0.06u W=0.24u M=1
MNA3 N2 A3 VSS VSS nfet L=0.06u W=0.24u M=1
MPA2 X A2 VDD VDD pfet L=0.06u W=0.295u M=1
MPA1 X A1 VDD VDD pfet L=0.06u W=0.295u M=1
MPA3 X A3 VDD VDD pfet L=0.06u W=0.295u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_1
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_1 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.48u M=1
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=1
MNA3 N2 A3 VSS VSS nfet L=0.06u W=0.48u M=1
MPA2 X A2 VDD VDD pfet L=0.06u W=0.59u M=1
MPA1 X A1 VDD VDD pfet L=0.06u W=0.59u M=1
MPA3 X A3 VDD VDD pfet L=0.06u W=0.59u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_2
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_2 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.48u M=2
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=2
MNA3 N2 A3 VSS VSS nfet L=0.06u W=0.48u M=2
MPA2 X A2 VDD VDD pfet L=0.06u W=0.59u M=2
MPA1 X A1 VDD VDD pfet L=0.06u W=0.59u M=2
MPA3 X A3 VDD VDD pfet L=0.06u W=0.59u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_3
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_3 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.48u M=3
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=3
MNA3 N2 A3 VSS VSS nfet L=0.06u W=0.48u M=3
MPA2 X A2 VDD VDD pfet L=0.06u W=0.59u M=3
MPA1 X A1 VDD VDD pfet L=0.06u W=0.59u M=3
MPA3 X A3 VDD VDD pfet L=0.06u W=0.59u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_4
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_4 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.48u M=4
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=4
MNA3 N2 A3 VSS VSS nfet L=0.06u W=0.48u M=4
MPA2 X A2 VDD VDD pfet L=0.06u W=0.59u M=4
MPA1 X A1 VDD VDD pfet L=0.06u W=0.59u M=4
MPA3 X A3 VDD VDD pfet L=0.06u W=0.59u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_6
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_6 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.48u M=6
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=6
MNA3 N2 A3 VSS VSS nfet L=0.06u W=0.48u M=6
MPA2 X A2 VDD VDD pfet L=0.06u W=0.59u M=6
MPA1 X A1 VDD VDD pfet L=0.06u W=0.59u M=6
MPA3 X A3 VDD VDD pfet L=0.06u W=0.59u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_8
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_8 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.48u M=8
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=8
MNA3 N2 A3 VSS VSS nfet L=0.06u W=0.48u M=8
MPA2 X A2 VDD VDD pfet L=0.06u W=0.59u M=8
MPA1 X A1 VDD VDD pfet L=0.06u W=0.59u M=8
MPA3 X A3 VDD VDD pfet L=0.06u W=0.59u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_S_0P5
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_S_0P5 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.240u M=1
MNA1 X A1 N1 VSS nfet L=0.060u W=0.240u M=1
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.240u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.155u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.155u M=1
MPA3 X A3 VDD VDD pfet L=0.060u W=0.155u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_S_1
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_S_1 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=1
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.280u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.280u M=1
MPA3 X A3 VDD VDD pfet L=0.060u W=0.280u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_S_12
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_S_12 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=12
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=12
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.480u M=12
MPA2 X A2 VDD VDD pfet L=0.060u W=0.560u M=6
MPA1 X A1 VDD VDD pfet L=0.060u W=0.560u M=6
MPA3 X A3 VDD VDD pfet L=0.060u W=0.560u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_S_2
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_S_2 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=2
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.480u M=2
MPA2 X A2 VDD VDD pfet L=0.060u W=0.560u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.560u M=1
MPA3 X A3 VDD VDD pfet L=0.060u W=0.560u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_S_4
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_S_4 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=4
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.480u M=4
MPA2 X A2 VDD VDD pfet L=0.060u W=0.560u M=2
MPA1 X A1 VDD VDD pfet L=0.060u W=0.560u M=2
MPA3 X A3 VDD VDD pfet L=0.060u W=0.560u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_S_8
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_S_8 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=8
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.480u M=8
MPA2 X A2 VDD VDD pfet L=0.060u W=0.560u M=4
MPA1 X A1 VDD VDD pfet L=0.060u W=0.560u M=4
MPA3 X A3 VDD VDD pfet L=0.060u W=0.560u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_0P5
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_0P5 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.365u M=1
MNA1 X A1 N1 VSS nfet L=0.060u W=0.240u M=1
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.365u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.250u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.250u M=1
MPA3 X A3 VDD VDD pfet L=0.060u W=0.250u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_0P65
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_0P65 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.475u M=1
MNA1 X A1 N1 VSS nfet L=0.060u W=0.315u M=1
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.475u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.325u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.325u M=1
MPA3 X A3 VDD VDD pfet L=0.060u W=0.325u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_0P8
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_0P8 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.290u M=2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.385u M=1
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.290u M=2
MPA2 X A2 VDD VDD pfet L=0.060u W=0.395u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.395u M=1
MPA3 X A3 VDD VDD pfet L=0.060u W=0.395u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_1
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_1 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.365u M=2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=1
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.365u M=2
MPA2 X A2 VDD VDD pfet L=0.060u W=0.500u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.500u M=1
MPA3 X A3 VDD VDD pfet L=0.060u W=0.500u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_12
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_12 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.460u M=19
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=12
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.460u M=19
MPA2 X A2 VDD VDD pfet L=0.060u W=0.600u M=10
MPA1 X A1 VDD VDD pfet L=0.060u W=0.600u M=10
MPA3 X A3 VDD VDD pfet L=0.060u W=0.600u M=10
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_16
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_16 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.465u M=25
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=16
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.465u M=25
MPA2 X A2 VDD VDD pfet L=0.060u W=0.570u M=14
MPA1 X A1 VDD VDD pfet L=0.060u W=0.570u M=14
MPA3 X A3 VDD VDD pfet L=0.060u W=0.570u M=14
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_1P5
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_1P5 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.365u M=3
MNA1 X A1 N1 VSS nfet L=0.060u W=0.355u M=2
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.365u M=3
MPA2 X A2 VDD VDD pfet L=0.060u W=0.370u M=2
MPA1 X A1 VDD VDD pfet L=0.060u W=0.370u M=2
MPA3 X A3 VDD VDD pfet L=0.060u W=0.370u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_2
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_2 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.365u M=4
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=2
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.365u M=4
MPA2 X A2 VDD VDD pfet L=0.060u W=0.500u M=2
MPA1 X A1 VDD VDD pfet L=0.060u W=0.500u M=2
MPA3 X A3 VDD VDD pfet L=0.060u W=0.500u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_3
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_3 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.435u M=5
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=3
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.435u M=5
MPA2 X A2 VDD VDD pfet L=0.060u W=0.500u M=3
MPA1 X A1 VDD VDD pfet L=0.060u W=0.500u M=3
MPA3 X A3 VDD VDD pfet L=0.060u W=0.500u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_4
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_4 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.415u M=7
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=4
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.415u M=7
MPA2 X A2 VDD VDD pfet L=0.060u W=0.500u M=4
MPA1 X A1 VDD VDD pfet L=0.060u W=0.500u M=4
MPA3 X A3 VDD VDD pfet L=0.060u W=0.500u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_6
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_6 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.435u M=10
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=6
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.435u M=10
MPA2 X A2 VDD VDD pfet L=0.060u W=0.600u M=5
MPA1 X A1 VDD VDD pfet L=0.060u W=0.600u M=5
MPA3 X A3 VDD VDD pfet L=0.060u W=0.600u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3_T_8
*      Description : "3-Input NAND"
*      Equation    : X=!(A1&A2&A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3_T_8 X  A1 A2 A3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.450u M=13
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=8
MNA3 N2 A3 VSS VSS nfet L=0.060u W=0.450u M=13
MPA2 X A2 VDD VDD pfet L=0.060u W=0.570u M=7
MPA1 X A1 VDD VDD pfet L=0.060u W=0.570u M=7
MPA3 X A3 VDD VDD pfet L=0.060u W=0.570u M=7
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3B_0P5
*      Description : "3-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3B_0P5 X  A B1 B2
MNB2 N2 B2 VSS VSS nfet L=0.060u W=0.240u M=1
MNB1 N1 B1 N2 VSS nfet L=0.060u W=0.240u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 N1 VSS nfet L=0.060u W=0.240u M=1
MPB2 X B2 VDD VDD pfet L=0.060u W=0.250u M=1
MPB1 X B1 VDD VDD pfet L=0.060u W=0.250u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.155u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.250u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3B_1
*      Description : "3-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3B_1 X  A B1 B2
MNB2 N2 B2 VSS VSS nfet L=0.06u W=0.48u M=1
MNB1 N1 B1 N2 VSS nfet L=0.06u W=0.48u M=1
MNA I1 A VSS VSS nfet L=0.06u W=0.37u M=1
MNI1 X I1 N1 VSS nfet L=0.06u W=0.48u M=1
MPB2 X B2 VDD VDD pfet L=0.06u W=0.59u M=1
MPB1 X B1 VDD VDD pfet L=0.06u W=0.59u M=1
MPA I1 A VDD VDD pfet L=0.06u W=0.46u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.59u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3B_2
*      Description : "3-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3B_2 X  A B1 B2
MNB2 N2 B2 VSS VSS nfet L=0.06u W=0.48u M=2
MNB1 N1 B1 N2 VSS nfet L=0.06u W=0.48u M=2
MNA I1 A VSS VSS nfet L=0.06u W=0.37u M=2
MNI1 X I1 N1 VSS nfet L=0.06u W=0.48u M=2
MPB2 X B2 VDD VDD pfet L=0.06u W=0.59u M=2
MPB1 X B1 VDD VDD pfet L=0.06u W=0.59u M=2
MPA I1 A VDD VDD pfet L=0.06u W=0.46u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.59u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3B_4
*      Description : "3-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3B_4 X  A B1 B2
MNB2 N2 B2 VSS VSS nfet L=0.06u W=0.48u M=4
MNB1 N1 B1 N2 VSS nfet L=0.06u W=0.48u M=4
MNA I1 A VSS VSS nfet L=0.06u W=0.37u M=4
MNI1 X I1 N1 VSS nfet L=0.06u W=0.48u M=4
MPB2 X B2 VDD VDD pfet L=0.06u W=0.59u M=4
MPB1 X B1 VDD VDD pfet L=0.06u W=0.59u M=4
MPA I1 A VDD VDD pfet L=0.06u W=0.46u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.59u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3B_8
*      Description : "3-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3B_8 X  A B1 B2
MNB2 N2 B2 VSS VSS nfet L=0.060u W=0.480u M=8
MNB1 N1 B1 N2 VSS nfet L=0.060u W=0.480u M=8
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=3
MNI1 X I1 N1 VSS nfet L=0.060u W=0.480u M=8
MPB2 X B2 VDD VDD pfet L=0.060u W=0.570u M=7
MPB1 X B1 VDD VDD pfet L=0.060u W=0.570u M=7
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.570u M=7
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3B_V1DG_8
*      Description : "3-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3B_V1DG_8 X  A B1 B2
MNB1C7 X B1 N1C7 VSS nfet L=0.060u W=0.480u M=1
MNB2C7 N1C7 B2 N2C7 VSS nfet L=0.060u W=0.480u M=1
MNI1C7 N2C7 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C8 X B1 N1C8 VSS nfet L=0.060u W=0.480u M=1
MNB2C8 N1C8 B2 N2C8 VSS nfet L=0.060u W=0.480u M=1
MNI1C8 N2C8 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C6 X B1 N1C6 VSS nfet L=0.060u W=0.480u M=1
MNB2C6 N1C6 B2 N2C6 VSS nfet L=0.060u W=0.480u M=1
MNI1C6 N2C6 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C5 X B1 N1C5 VSS nfet L=0.060u W=0.480u M=1
MNB2C5 N1C5 B2 N2C5 VSS nfet L=0.060u W=0.480u M=1
MNI1C5 N2C5 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C4 X B1 N1C4 VSS nfet L=0.060u W=0.480u M=1
MNB2C2 N1C2 B2 N2C2 VSS nfet L=0.060u W=0.480u M=1
MNB2C3 N1C3 B2 N2C3 VSS nfet L=0.060u W=0.480u M=1
MNI1C3 N2C3 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1C2 X B1 N1C2 VSS nfet L=0.060u W=0.480u M=1
MNB1C3 X B1 N1C3 VSS nfet L=0.060u W=0.480u M=1
MNI1C2 N2C2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1C4 N2C4 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2C4 N1C4 B2 N2C4 VSS nfet L=0.060u W=0.480u M=1
MNI1C1 N2C1 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2C1 N1C1 B2 N2C1 VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=2
MNB1C1 X B1 N1C1 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPB2 X B2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=2
MPB1 X B1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3B_V1DG_1
*      Description : "3-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3B_V1DG_1 X  A B1 B2
MNI1 N2 I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB2 N1 B2 N2 VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.220u M=1
MNB1 X B1 N1 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPB2 X B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.245u M=1
MPB1 X B1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3B_V1DG_2
*      Description : "3-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3B_V1DG_2 X  A B1 B2
MNI1 N2 I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNB2 N1 B2 N2 VSS nfet L=0.060u W=0.480u M=2
MNA I1 A VSS VSS nfet L=0.060u W=0.240u M=1
MNB1 X B1 N1 VSS nfet L=0.060u W=0.480u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPB2 X B2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA I1 A VDD VDD pfet L=0.060u W=0.300u M=1
MPB1 X B1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND3B_V1DG_4
*      Description : "3-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND3B_V1DG_4 X  A B1 B2
MNI1 N2 I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNB2 N1 B2 N2 VSS nfet L=0.060u W=0.480u M=4
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 X B1 N1 VSS nfet L=0.060u W=0.480u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPB2 X B2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=1
MPB1 X B1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_1
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_1 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.06u W=0.56u M=1
MPA3 X A3 VDD VDD pfet L=0.06u W=0.56u M=1
MPA2 X A2 VDD VDD pfet L=0.06u W=0.56u M=1
MPA1 X A1 VDD VDD pfet L=0.06u W=0.56u M=1
MNA3 N2 A3 N3 VSS nfet L=0.06u W=0.48u M=1
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.48u M=1
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=1
MNA4 N3 A4 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_2
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_2 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.06u W=0.56u M=2
MPA3 X A3 VDD VDD pfet L=0.06u W=0.56u M=2
MPA2 X A2 VDD VDD pfet L=0.06u W=0.56u M=2
MPA1 X A1 VDD VDD pfet L=0.06u W=0.56u M=2
MNA3 N2 A3 N3 VSS nfet L=0.06u W=0.48u M=2
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.48u M=2
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=2
MNA4 N3 A4 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_4
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_4 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.06u W=0.56u M=4
MPA3 X A3 VDD VDD pfet L=0.06u W=0.56u M=4
MPA2 X A2 VDD VDD pfet L=0.06u W=0.56u M=4
MPA1 X A1 VDD VDD pfet L=0.06u W=0.56u M=4
MNA3 N2 A3 N3 VSS nfet L=0.06u W=0.48u M=4
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.48u M=4
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=4
MNA4 N3 A4 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_8
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_8 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.06u W=0.56u M=8
MPA3 X A3 VDD VDD pfet L=0.06u W=0.56u M=8
MPA2 X A2 VDD VDD pfet L=0.06u W=0.56u M=8
MPA1 X A1 VDD VDD pfet L=0.06u W=0.56u M=8
MNA3 N2 A3 N3 VSS nfet L=0.06u W=0.48u M=8
MNA2 N1 A2 N2 VSS nfet L=0.06u W=0.48u M=8
MNA1 X A1 N1 VSS nfet L=0.06u W=0.48u M=8
MNA4 N3 A4 VSS VSS nfet L=0.06u W=0.48u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_S_0P5
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_S_0P5 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.060u W=0.155u M=1
MPA3 X A3 VDD VDD pfet L=0.060u W=0.155u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.155u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.155u M=1
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.240u M=1
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.240u M=1
MNA1 X A1 N1 VSS nfet L=0.060u W=0.240u M=1
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_S_1
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_S_1 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.060u W=0.230u M=1
MPA3 X A3 VDD VDD pfet L=0.060u W=0.230u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.230u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.230u M=1
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.480u M=1
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=1
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_S_1P5
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_S_1P5 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.060u W=0.345u M=1
MPA3 X A3 VDD VDD pfet L=0.060u W=0.345u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.345u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.345u M=1
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.355u M=2
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.355u M=2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.355u M=2
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.355u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_S_2
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_S_2 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.060u W=0.460u M=1
MPA3 X A3 VDD VDD pfet L=0.060u W=0.460u M=1
MPA2 X A2 VDD VDD pfet L=0.060u W=0.460u M=1
MPA1 X A1 VDD VDD pfet L=0.060u W=0.460u M=1
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.480u M=2
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=2
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_S_3
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_S_3 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.060u W=0.345u M=2
MPA3 X A3 VDD VDD pfet L=0.060u W=0.345u M=2
MPA2 X A2 VDD VDD pfet L=0.060u W=0.345u M=2
MPA1 X A1 VDD VDD pfet L=0.060u W=0.345u M=2
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.480u M=3
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=3
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=3
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.480u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_S_4
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_S_4 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.060u W=0.460u M=2
MPA3 X A3 VDD VDD pfet L=0.060u W=0.460u M=2
MPA2 X A2 VDD VDD pfet L=0.060u W=0.460u M=2
MPA1 X A1 VDD VDD pfet L=0.060u W=0.460u M=2
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.480u M=4
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=4
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_S_6
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_S_6 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.060u W=0.460u M=3
MPA3 X A3 VDD VDD pfet L=0.060u W=0.460u M=3
MPA2 X A2 VDD VDD pfet L=0.060u W=0.460u M=3
MPA1 X A1 VDD VDD pfet L=0.060u W=0.460u M=3
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.480u M=6
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=6
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=6
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.480u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4_S_8
*      Description : "4-Input NAND"
*      Equation    : X=!(A1&A2&A3&A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4_S_8 X  A1 A2 A3 A4
MPA4 X A4 VDD VDD pfet L=0.060u W=0.460u M=4
MPA3 X A3 VDD VDD pfet L=0.060u W=0.460u M=4
MPA2 X A2 VDD VDD pfet L=0.060u W=0.460u M=4
MPA1 X A1 VDD VDD pfet L=0.060u W=0.460u M=4
MNA3 N2 A3 N3 VSS nfet L=0.060u W=0.480u M=8
MNA2 N1 A2 N2 VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 N1 VSS nfet L=0.060u W=0.480u M=8
MNA4 N3 A4 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4B_1
*      Description : "4-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2&B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4B_1 X  A B1 B2 B3
MNB3 N3 B3 VSS VSS nfet L=0.06u W=0.48u M=1
MNB2 N2 B2 N3 VSS nfet L=0.06u W=0.48u M=1
MNB1 N1 B1 N2 VSS nfet L=0.06u W=0.48u M=1
MNA I1 A VSS VSS nfet L=0.06u W=0.38u M=1
MNI1 X I1 N1 VSS nfet L=0.06u W=0.48u M=1
MPB3 X B3 VDD VDD pfet L=0.06u W=0.56u M=1
MPB2 X B2 VDD VDD pfet L=0.06u W=0.56u M=1
MPB1 X B1 VDD VDD pfet L=0.06u W=0.56u M=1
MPA I1 A VDD VDD pfet L=0.06u W=0.41u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.56u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4B_2
*      Description : "4-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2&B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4B_2 X  A B1 B2 B3
MNB3 N3 B3 VSS VSS nfet L=0.06u W=0.48u M=2
MNB2 N2 B2 N3 VSS nfet L=0.06u W=0.48u M=2
MNB1 N1 B1 N2 VSS nfet L=0.06u W=0.48u M=2
MNA I1 A VSS VSS nfet L=0.06u W=0.38u M=2
MNI1 X I1 N1 VSS nfet L=0.06u W=0.48u M=2
MPB3 X B3 VDD VDD pfet L=0.06u W=0.56u M=2
MPB2 X B2 VDD VDD pfet L=0.06u W=0.56u M=2
MPB1 X B1 VDD VDD pfet L=0.06u W=0.56u M=2
MPA I1 A VDD VDD pfet L=0.06u W=0.41u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.56u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4B_4
*      Description : "4-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2&B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4B_4 X  A B1 B2 B3
MNB3 N3 B3 VSS VSS nfet L=0.06u W=0.48u M=4
MNB2 N2 B2 N3 VSS nfet L=0.06u W=0.48u M=4
MNB1 N1 B1 N2 VSS nfet L=0.06u W=0.48u M=4
MNA I1 A VSS VSS nfet L=0.06u W=0.38u M=4
MNI1 X I1 N1 VSS nfet L=0.06u W=0.48u M=4
MPB3 X B3 VDD VDD pfet L=0.06u W=0.56u M=4
MPB2 X B2 VDD VDD pfet L=0.06u W=0.56u M=4
MPB1 X B1 VDD VDD pfet L=0.06u W=0.56u M=4
MPA I1 A VDD VDD pfet L=0.06u W=0.545u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.56u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_ND4B_8
*      Description : "4-Input NAND (A inverted input)"
*      Equation    : X=!(!A&B1&B2&B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_ND4B_8 X  A B1 B2 B3
MNB3 N3 B3 VSS VSS nfet L=0.060u W=0.480u M=8
MNB2 N2 B2 N3 VSS nfet L=0.060u W=0.480u M=8
MNB1 N1 B1 N2 VSS nfet L=0.060u W=0.480u M=8
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=3
MNI1 X I1 N1 VSS nfet L=0.060u W=0.480u M=8
MPB3 X B3 VDD VDD pfet L=0.060u W=0.580u M=6
MPB2 X B2 VDD VDD pfet L=0.060u W=0.580u M=6
MPB1 X B1 VDD VDD pfet L=0.060u W=0.580u M=6
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.580u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_0P5
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_0P5 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.06u W=0.235u M=1
MNA1 X A1 VSS VSS nfet L=0.06u W=0.235u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.3u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.3u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_1
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_1 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.06u W=0.47u M=1
MNA1 X A1 VSS VSS nfet L=0.06u W=0.47u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_2
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_2 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.06u W=0.47u M=2
MNA1 X A1 VSS VSS nfet L=0.06u W=0.47u M=2
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_3
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_3 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.06u W=0.47u M=3
MNA1 X A1 VSS VSS nfet L=0.06u W=0.47u M=3
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=3
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_4
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_4 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.06u W=0.47u M=4
MNA1 X A1 VSS VSS nfet L=0.06u W=0.47u M=4
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_6
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_6 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.06u W=0.47u M=6
MNA1 X A1 VSS VSS nfet L=0.06u W=0.47u M=6
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=6
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_8
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_8 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.06u W=0.47u M=8
MNA1 X A1 VSS VSS nfet L=0.06u W=0.47u M=8
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=8
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_16
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_16 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.450u M=15
MNA1 X A1 VSS VSS nfet L=0.060u W=0.450u M=15
MPA2C15 N1C15 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C16 N1C16 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C14 X A1 N1C14 VDD pfet L=0.060u W=0.600u M=1
MPA2C13 N1C13 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C14 N1C14 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C13 X A1 N1C13 VDD pfet L=0.060u W=0.600u M=1
MPA1C16 X A1 N1C16 VDD pfet L=0.060u W=0.600u M=1
MPA1C15 X A1 N1C15 VDD pfet L=0.060u W=0.600u M=1
MPA2C11 N1C11 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C9 X A1 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPA2C12 N1C12 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C11 X A1 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPA2C10 N1C10 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C10 X A1 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPA2C9 N1C9 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C12 X A1 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_S_8
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_S_8 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.465u M=3
MNA1 X A1 VSS VSS nfet L=0.060u W=0.465u M=3
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_12
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_12 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=12
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=12
MPA2C11 N1C11 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C9 X A1 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPA2C12 N1C12 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C11 X A1 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPA2C10 N1C10 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C10 X A1 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPA2C9 N1C9 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C12 X A1 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_16
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_16 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=16
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=16
MPA2C15 N1C15 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C16 N1C16 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C14 X A1 N1C14 VDD pfet L=0.060u W=0.600u M=1
MPA2C13 N1C13 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C14 N1C14 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C13 X A1 N1C13 VDD pfet L=0.060u W=0.600u M=1
MPA1C16 X A1 N1C16 VDD pfet L=0.060u W=0.600u M=1
MPA1C15 X A1 N1C15 VDD pfet L=0.060u W=0.600u M=1
MPA2C11 N1C11 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C9 X A1 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPA2C12 N1C12 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C11 X A1 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPA2C10 N1C10 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C10 X A1 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPA2C9 N1C9 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C12 X A1 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_24
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_24 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=24
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=24
MPA1C23 X A1 N1C23 VDD pfet L=0.060u W=0.600u M=1
MPA1C21 X A1 N1C21 VDD pfet L=0.060u W=0.600u M=1
MPA2C23 N1C23 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C21 N1C21 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C24 X A1 N1C24 VDD pfet L=0.060u W=0.600u M=1
MPA2C22 N1C22 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C19 N1C19 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C20 N1C20 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C18 X A1 N1C18 VDD pfet L=0.060u W=0.600u M=1
MPA2C17 N1C17 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C18 N1C18 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C22 X A1 N1C22 VDD pfet L=0.060u W=0.600u M=1
MPA1C20 X A1 N1C20 VDD pfet L=0.060u W=0.600u M=1
MPA1C19 X A1 N1C19 VDD pfet L=0.060u W=0.600u M=1
MPA1C17 X A1 N1C17 VDD pfet L=0.060u W=0.600u M=1
MPA2C15 N1C15 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C16 N1C16 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C14 X A1 N1C14 VDD pfet L=0.060u W=0.600u M=1
MPA2C13 N1C13 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C14 N1C14 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C13 X A1 N1C13 VDD pfet L=0.060u W=0.600u M=1
MPA1C16 X A1 N1C16 VDD pfet L=0.060u W=0.600u M=1
MPA1C15 X A1 N1C15 VDD pfet L=0.060u W=0.600u M=1
MPA2C11 N1C11 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C9 X A1 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPA2C12 N1C12 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C11 X A1 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPA2C10 N1C10 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C24 N1C24 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C10 X A1 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPA2C9 N1C9 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C12 X A1 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_6
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_6 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=6
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_8
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_8 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=8
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_0P65
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_0P65 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.275u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.275u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.390u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.390u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_0P8
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_0P8 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.335u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.335u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.480u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_S_0P5
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_S_0P5 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.150u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.150u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_S_0P65
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_S_0P65 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.150u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.150u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.390u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.390u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_S_0P8
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_S_0P8 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.150u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.150u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.480u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_S_1
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_S_1 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.175u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_S_2
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_S_2 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.350u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.350u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_S_3
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_S_3 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.260u M=2
MNA1 X A1 VSS VSS nfet L=0.060u W=0.260u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_S_4
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_S_4 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.350u M=2
MNA1 X A1 VSS VSS nfet L=0.060u W=0.350u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_S_5
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_S_5 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.435u M=2
MNA1 X A1 VSS VSS nfet L=0.060u W=0.435u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=5
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_T_0P5
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_T_0P5 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.220u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_T_1
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_T_1 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.420u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.420u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_T_12
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_T_12 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.460u M=11
MNA1 X A1 VSS VSS nfet L=0.060u W=0.460u M=11
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=12
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=24
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_T_16
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_T_16 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.450u M=15
MNA1 X A1 VSS VSS nfet L=0.060u W=0.450u M=15
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=16
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=32
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_T_1P5
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_T_1P5 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.315u M=2
MNA1 X A1 VSS VSS nfet L=0.060u W=0.315u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.445u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_T_2
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_T_2 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.420u M=2
MNA1 X A1 VSS VSS nfet L=0.060u W=0.420u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_T_3
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_T_3 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.420u M=3
MNA1 X A1 VSS VSS nfet L=0.060u W=0.420u M=3
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_T_4
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_T_4 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.420u M=4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.420u M=4
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_T_5
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_T_5 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.420u M=5
MNA1 X A1 VSS VSS nfet L=0.060u W=0.420u M=5
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=5
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=10
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_T_6
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_T_6 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.420u M=6
MNA1 X A1 VSS VSS nfet L=0.060u W=0.420u M=6
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=6
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_T_8
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_T_8 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.420u M=8
MNA1 X A1 VSS VSS nfet L=0.060u W=0.420u M=8
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_0P5
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_0P5 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.240u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_0P65
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_0P65 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.315u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.315u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.390u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.390u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_0P8
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_0P8 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.385u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.385u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.480u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_1
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_1 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_2
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_2 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_3
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_3 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=3
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2_G_4
*      Description : "2-Input NOR"
*      Equation    : X=!(A1|A2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2_G_4 X  A1 A2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=4
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_1
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_1 X  A B
MPB N1 B VDD VDD pfet L=0.06u W=0.6u M=1
MPA I1 A VDD VDD pfet L=0.06u W=0.5u M=1
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=1
MNB X B VSS VSS nfet L=0.06u W=0.47u M=1
MNA I1 A VSS VSS nfet L=0.06u W=0.37u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_2
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_2 X  A B
MPB N1 B VDD VDD pfet L=0.06u W=0.6u M=2
MPA I1 A VDD VDD pfet L=0.06u W=0.5u M=2
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=2
MNB X B VSS VSS nfet L=0.06u W=0.47u M=2
MNA I1 A VSS VSS nfet L=0.06u W=0.37u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_3
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_3 X  A B
MPB N1 B VDD VDD pfet L=0.06u W=0.6u M=3
MPA I1 A VDD VDD pfet L=0.06u W=0.5u M=3
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=3
MNB X B VSS VSS nfet L=0.06u W=0.47u M=3
MNA I1 A VSS VSS nfet L=0.06u W=0.37u M=3
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_4
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_4 X  A B
MPB N1 B VDD VDD pfet L=0.06u W=0.6u M=4
MPA I1 A VDD VDD pfet L=0.06u W=0.5u M=4
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=4
MNB X B VSS VSS nfet L=0.06u W=0.47u M=4
MNA I1 A VSS VSS nfet L=0.06u W=0.37u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1DG_12
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1DG_12 X  A B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=12
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=3
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=12
MPI1C12 N1C12 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC12 X B N1C12 VDD pfet L=0.060u W=0.600u M=1
MPI1C11 N1C11 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC11 X B N1C11 VDD pfet L=0.060u W=0.600u M=1
MPI1C10 N1C10 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC10 X B N1C10 VDD pfet L=0.060u W=0.600u M=1
MPI1C9 N1C9 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC9 X B N1C9 VDD pfet L=0.060u W=0.600u M=1
MPI1C8 N1C8 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC8 X B N1C8 VDD pfet L=0.060u W=0.600u M=1
MPI1C7 N1C7 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC7 X B N1C7 VDD pfet L=0.060u W=0.600u M=1
MPI1C6 N1C6 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC6 X B N1C6 VDD pfet L=0.060u W=0.600u M=1
MPI1C5 N1C5 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC5 X B N1C5 VDD pfet L=0.060u W=0.600u M=1
MPBC3 X B N1C3 VDD pfet L=0.060u W=0.600u M=1
MPI1C2 N1C2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC2 X B N1C2 VDD pfet L=0.060u W=0.600u M=1
MPI1C3 N1C3 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC4 X B N1C4 VDD pfet L=0.060u W=0.600u M=1
MPI1C4 N1C4 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC1 X B N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=3
MPI1C1 N1C1 I1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1DG_16
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1DG_16 X  A B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=16
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=16
MPI1C16 N1C16 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC16 X B N1C16 VDD pfet L=0.060u W=0.600u M=1
MPI1C15 N1C15 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC15 X B N1C15 VDD pfet L=0.060u W=0.600u M=1
MPI1C14 N1C14 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC14 X B N1C14 VDD pfet L=0.060u W=0.600u M=1
MPI1C12 N1C12 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC12 X B N1C12 VDD pfet L=0.060u W=0.600u M=1
MPI1C11 N1C11 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC11 X B N1C11 VDD pfet L=0.060u W=0.600u M=1
MPI1C13 N1C13 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C10 N1C10 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC10 X B N1C10 VDD pfet L=0.060u W=0.600u M=1
MPI1C9 N1C9 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC9 X B N1C9 VDD pfet L=0.060u W=0.600u M=1
MPI1C8 N1C8 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC13 X B N1C13 VDD pfet L=0.060u W=0.600u M=1
MPBC8 X B N1C8 VDD pfet L=0.060u W=0.600u M=1
MPI1C7 N1C7 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC7 X B N1C7 VDD pfet L=0.060u W=0.600u M=1
MPI1C6 N1C6 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC6 X B N1C6 VDD pfet L=0.060u W=0.600u M=1
MPI1C5 N1C5 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC5 X B N1C5 VDD pfet L=0.060u W=0.600u M=1
MPBC3 X B N1C3 VDD pfet L=0.060u W=0.600u M=1
MPI1C2 N1C2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC2 X B N1C2 VDD pfet L=0.060u W=0.600u M=1
MPI1C3 N1C3 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC4 X B N1C4 VDD pfet L=0.060u W=0.600u M=1
MPI1C4 N1C4 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC1 X B N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=4
MPI1C1 N1C1 I1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1DG_6
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1DG_6 X  A B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=6
MNA I1 A VSS VSS nfet L=0.060u W=0.355u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=6
MPI1C6 N1C6 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC6 X B N1C6 VDD pfet L=0.060u W=0.600u M=1
MPI1C5 N1C5 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC5 X B N1C5 VDD pfet L=0.060u W=0.600u M=1
MPBC3 X B N1C3 VDD pfet L=0.060u W=0.600u M=1
MPI1C2 N1C2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC2 X B N1C2 VDD pfet L=0.060u W=0.600u M=1
MPI1C3 N1C3 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC4 X B N1C4 VDD pfet L=0.060u W=0.600u M=1
MPI1C4 N1C4 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC1 X B N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.445u M=2
MPI1C1 N1C1 I1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1DG_8
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1DG_8 X  A B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=8
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MPI1C8 N1C8 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC8 X B N1C8 VDD pfet L=0.060u W=0.600u M=1
MPI1C7 N1C7 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC7 X B N1C7 VDD pfet L=0.060u W=0.600u M=1
MPI1C6 N1C6 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC6 X B N1C6 VDD pfet L=0.060u W=0.600u M=1
MPI1C5 N1C5 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC5 X B N1C5 VDD pfet L=0.060u W=0.600u M=1
MPBC3 X B N1C3 VDD pfet L=0.060u W=0.600u M=1
MPI1C2 N1C2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC2 X B N1C2 VDD pfet L=0.060u W=0.600u M=1
MPI1C3 N1C3 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC4 X B N1C4 VDD pfet L=0.060u W=0.600u M=1
MPI1C4 N1C4 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC1 X B N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=2
MPI1C1 N1C1 I1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1_8
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1_8 X  A B
MNB X B VSS VSS nfet L=0.060u W=0.420u M=8
MNA I1 A VSS VSS nfet L=0.060u W=0.420u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=8
MPI1C8 N1C8 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC8 X B N1C8 VDD pfet L=0.060u W=0.600u M=1
MPI1C7 N1C7 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC7 X B N1C7 VDD pfet L=0.060u W=0.600u M=1
MPI1C6 N1C6 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC6 X B N1C6 VDD pfet L=0.060u W=0.600u M=1
MPI1C5 N1C5 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC5 X B N1C5 VDD pfet L=0.060u W=0.600u M=1
MPBC3 X B N1C3 VDD pfet L=0.060u W=0.600u M=1
MPI1C2 N1C2 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC2 X B N1C2 VDD pfet L=0.060u W=0.600u M=1
MPI1C3 N1C3 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC4 X B N1C4 VDD pfet L=0.060u W=0.600u M=1
MPI1C4 N1C4 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPBC1 X B N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=4
MPI1C1 N1C1 I1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_12
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_12 X  A B
MNB X B VSS VSS nfet L=0.060u W=0.420u M=12
MNA I1 A VSS VSS nfet L=0.060u W=0.420u M=6
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=12
MPI1C12 X I1 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPBC12 N1C12 B VDD VDD pfet L=0.060u W=0.600u M=1
MPBC11 N1C11 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C11 X I1 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPI1C10 X I1 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPBC10 N1C10 B VDD VDD pfet L=0.060u W=0.600u M=1
MPBC9 N1C9 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C9 X I1 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPI1C8 X I1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPBC8 N1C8 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C7 X I1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPBC7 N1C7 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C6 X I1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPBC6 N1C6 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C5 X I1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPBC5 N1C5 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C4 X I1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPBC4 N1C4 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C3 X I1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPBC2 N1C2 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C2 X I1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPBC3 N1C3 B VDD VDD pfet L=0.060u W=0.600u M=1
MPBC1 N1C1 B VDD VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=6
MPI1C1 X I1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_16
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_16 X  A B
MNB X B VSS VSS nfet L=0.060u W=0.420u M=16
MNA I1 A VSS VSS nfet L=0.060u W=0.420u M=8
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=16
MPI1C16 X I1 N1C16 VDD pfet L=0.060u W=0.600u M=1
MPBC16 N1C16 B VDD VDD pfet L=0.060u W=0.600u M=1
MPBC15 N1C15 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C15 X I1 N1C15 VDD pfet L=0.060u W=0.600u M=1
MPI1C14 X I1 N1C14 VDD pfet L=0.060u W=0.600u M=1
MPBC14 N1C14 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C12 X I1 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPBC12 N1C12 B VDD VDD pfet L=0.060u W=0.600u M=1
MPBC11 N1C11 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C11 X I1 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPI1C10 X I1 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPBC10 N1C10 B VDD VDD pfet L=0.060u W=0.600u M=1
MPBC9 N1C9 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C9 X I1 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPBC13 N1C13 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C13 X I1 N1C13 VDD pfet L=0.060u W=0.600u M=1
MPI1C8 X I1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPBC8 N1C8 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C7 X I1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPBC7 N1C7 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C6 X I1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPBC6 N1C6 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C5 X I1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPBC5 N1C5 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C4 X I1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPBC4 N1C4 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C3 X I1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPBC2 N1C2 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C2 X I1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPBC3 N1C3 B VDD VDD pfet L=0.060u W=0.600u M=1
MPBC1 N1C1 B VDD VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=8
MPI1C1 X I1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_6
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_6 X  A B
MNB X B VSS VSS nfet L=0.060u W=0.420u M=6
MNA I1 A VSS VSS nfet L=0.060u W=0.420u M=3
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=6
MPI1C6 X I1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPBC6 N1C6 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C5 X I1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPBC5 N1C5 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C4 X I1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPBC4 N1C4 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C3 X I1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPBC2 N1C2 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C2 X I1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPBC3 N1C3 B VDD VDD pfet L=0.060u W=0.600u M=1
MPBC1 N1C1 B VDD VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=3
MPI1C1 X I1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_8
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_8 X  A B
MNB X B VSS VSS nfet L=0.060u W=0.420u M=8
MNA I1 A VSS VSS nfet L=0.060u W=0.420u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=8
MPI1C8 X I1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPBC8 N1C8 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C7 X I1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPBC7 N1C7 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C6 X I1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPBC6 N1C6 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C5 X I1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPBC5 N1C5 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C4 X I1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPBC4 N1C4 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C3 X I1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPBC2 N1C2 B VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C2 X I1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPBC3 N1C3 B VDD VDD pfet L=0.060u W=0.600u M=1
MPBC1 N1C1 B VDD VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=4
MPI1C1 X I1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1DG_1
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1DG_1 X  A B
MPB X B net7 VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.245u M=1
MPI1 net7 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MNB X B VSS VSS nfet L=0.060u W=0.480u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1DG_2
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1DG_2 X  A B
MPB X B net7 VDD pfet L=0.060u W=0.600u M=2
MPA I1 A VDD VDD pfet L=0.060u W=0.300u M=1
MPI1 net7 I1 VDD VDD pfet L=0.060u W=0.600u M=2
MNB X B VSS VSS nfet L=0.060u W=0.480u M=2
MNA I1 A VSS VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1DG_3
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1DG_3 X  A B
MPB X B net7 VDD pfet L=0.060u W=0.600u M=3
MPA I1 A VDD VDD pfet L=0.060u W=0.445u M=1
MPI1 net7 I1 VDD VDD pfet L=0.060u W=0.600u M=3
MNB X B VSS VSS nfet L=0.060u W=0.480u M=3
MNA I1 A VSS VSS nfet L=0.060u W=0.355u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1DG_4
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1DG_4 X  A B
MPB X B net7 VDD pfet L=0.060u W=0.600u M=4
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=1
MPI1 net7 I1 VDD VDD pfet L=0.060u W=0.600u M=4
MNB X B VSS VSS nfet L=0.060u W=0.480u M=4
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1_1
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1_1 X  A B
MPB X B net7 VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.300u M=1
MPI1 net7 I1 VDD VDD pfet L=0.060u W=0.600u M=1
MNB X B VSS VSS nfet L=0.060u W=0.420u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1_2
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1_2 X  A B
MPB X B net7 VDD pfet L=0.060u W=0.600u M=2
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=1
MPI1 net7 I1 VDD VDD pfet L=0.060u W=0.600u M=2
MNB X B VSS VSS nfet L=0.060u W=0.420u M=2
MNA I1 A VSS VSS nfet L=0.060u W=0.420u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR2B_V1_4
*      Description : "2-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR2B_V1_4 X  A B
MPB X B net7 VDD pfet L=0.060u W=0.600u M=4
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=2
MPI1 net7 I1 VDD VDD pfet L=0.060u W=0.600u M=4
MNB X B VSS VSS nfet L=0.060u W=0.420u M=4
MNA I1 A VSS VSS nfet L=0.060u W=0.420u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.420u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_0P5
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_0P5 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.06u W=0.205u M=1
MNA2 X A2 VSS VSS nfet L=0.06u W=0.205u M=1
MNA1 X A1 VSS VSS nfet L=0.06u W=0.205u M=1
MPA2 N1 A2 N2 VDD pfet L=0.06u W=0.3u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.3u M=1
MPA3 N2 A3 VDD VDD pfet L=0.06u W=0.3u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_1
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_1 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.06u W=0.41u M=1
MNA2 X A2 VSS VSS nfet L=0.06u W=0.41u M=1
MNA1 X A1 VSS VSS nfet L=0.06u W=0.41u M=1
MPA2 N1 A2 N2 VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=1
MPA3 N2 A3 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_2
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_2 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.06u W=0.41u M=2
MNA2 X A2 VSS VSS nfet L=0.06u W=0.41u M=2
MNA1 X A1 VSS VSS nfet L=0.06u W=0.41u M=2
MPA2 N1 A2 N2 VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=2
MPA3 N2 A3 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_4
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_4 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.06u W=0.41u M=4
MNA2 X A2 VSS VSS nfet L=0.06u W=0.41u M=4
MNA1 X A1 VSS VSS nfet L=0.06u W=0.41u M=4
MPA2 N1 A2 N2 VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=4
MPA3 N2 A3 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_8
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_8 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.445u M=6
MNA2 X A2 VSS VSS nfet L=0.060u W=0.445u M=6
MNA1 X A1 VSS VSS nfet L=0.060u W=0.445u M=6
MPA3C8 N2C8 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 N2C8 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 N2C7 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA3C7 N2C7 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA3C6 N2C6 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 N2C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 N2C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA3C5 N2C5 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA3C4 N2C4 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 N2C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 N2C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA3C3 N2C3 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 N2C2 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA3C2 N2C2 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 N2C1 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA3C1 N2C1 A3 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_G_8
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_G_8 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=8
MPA3C8 N2C8 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 N2C8 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 N2C7 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA3C7 N2C7 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA3C6 N2C6 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 N2C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 N2C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA3C5 N2C5 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA3C4 N2C4 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 N2C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 N2C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA3C3 N2C3 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 N2C2 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA3C2 N2C2 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 N2C1 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA3C1 N2C1 A3 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_0P65
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_0P65 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2 X A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.220u M=1
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.390u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.390u M=1
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.390u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_0P8
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_0P8 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.270u M=1
MNA2 X A2 VSS VSS nfet L=0.060u W=0.270u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.270u M=1
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.480u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.480u M=1
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_T_0P5
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_T_0P5 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2 X A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.220u M=1
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.445u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_T_0P65
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_T_0P65 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2 X A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.220u M=1
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.580u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.390u M=1
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.580u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_T_0P8
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_T_0P8 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.270u M=1
MNA2 X A2 VSS VSS nfet L=0.060u W=0.270u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.270u M=1
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.355u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.480u M=1
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.355u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_T_1
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_T_1 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.335u M=1
MNA2 X A2 VSS VSS nfet L=0.060u W=0.335u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.335u M=1
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.445u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.445u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_T_12
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_T_12 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=8
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=17
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=12
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=17
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_T_2
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_T_2 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.335u M=2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.335u M=2
MNA1 X A1 VSS VSS nfet L=0.060u W=0.335u M=2
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=3
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_T_3
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_T_3 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=2
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.535u M=5
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=3
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.535u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_T_4
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_T_4 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.445u M=3
MNA2 X A2 VSS VSS nfet L=0.060u W=0.445u M=3
MNA1 X A1 VSS VSS nfet L=0.060u W=0.445u M=3
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=6
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_T_5
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_T_5 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.415u M=4
MNA2 X A2 VSS VSS nfet L=0.060u W=0.415u M=4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.415u M=4
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=7
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=5
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=7
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_T_6
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_T_6 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=4
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=9
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=6
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=9
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_T_8
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_T_8 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.445u M=6
MNA2 X A2 VSS VSS nfet L=0.060u W=0.445u M=6
MNA1 X A1 VSS VSS nfet L=0.060u W=0.445u M=6
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=11
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=8
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=11
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_G_1
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_G_1 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=1
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_G_2
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_G_2 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=2
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_G_3
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_G_3 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=3
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=3
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=3
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3_G_4
*      Description : "3-Input NOR"
*      Equation    : X=!(A1|A2|A3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3_G_4 X  A1 A2 A3
MNA3 X A3 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 X A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.480u M=4
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3B_1
*      Description : "3-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3B_1 X  A B1 B2
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=1
MPB1 N1 B1 N2 VDD pfet L=0.06u W=0.6u M=1
MPA I1 A VDD VDD pfet L=0.06u W=0.47u M=1
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=1
MNB2 X B2 VSS VSS nfet L=0.06u W=0.41u M=1
MNB1 X B1 VSS VSS nfet L=0.06u W=0.41u M=1
MNA I1 A VSS VSS nfet L=0.06u W=0.39u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.41u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3B_2
*      Description : "3-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3B_2 X  A B1 B2
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=2
MPB1 N1 B1 N2 VDD pfet L=0.06u W=0.6u M=2
MPA I1 A VDD VDD pfet L=0.06u W=0.47u M=2
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=2
MNB2 X B2 VSS VSS nfet L=0.06u W=0.41u M=2
MNB1 X B1 VSS VSS nfet L=0.06u W=0.41u M=2
MNA I1 A VSS VSS nfet L=0.06u W=0.39u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.41u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3B_3
*      Description : "3-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3B_3 X  A B1 B2
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=3
MPB1 N1 B1 N2 VDD pfet L=0.06u W=0.6u M=3
MPA I1 A VDD VDD pfet L=0.06u W=0.47u M=3
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=3
MNB2 X B2 VSS VSS nfet L=0.06u W=0.41u M=3
MNB1 X B1 VSS VSS nfet L=0.06u W=0.41u M=3
MNA I1 A VSS VSS nfet L=0.06u W=0.39u M=3
MNI1 X I1 VSS VSS nfet L=0.06u W=0.41u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3B_4
*      Description : "3-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3B_4 X  A B1 B2
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=4
MPB1 N1 B1 N2 VDD pfet L=0.06u W=0.6u M=4
MPA I1 A VDD VDD pfet L=0.06u W=0.47u M=4
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=4
MNB2 X B2 VSS VSS nfet L=0.06u W=0.41u M=4
MNB1 X B1 VSS VSS nfet L=0.06u W=0.41u M=4
MNA I1 A VSS VSS nfet L=0.06u W=0.39u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.41u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR3B_DG_8
*      Description : "3-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR3B_DG_8 X  A B1 B2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.480u M=8
MNB1 X B1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA I1 A VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MPB1C7 N1C7 B1 N2C7 VDD pfet L=0.060u W=0.600u M=1
MPB2C7 N2C7 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C8 X I1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPB1C8 N1C8 B1 N2C8 VDD pfet L=0.060u W=0.600u M=1
MPB2C8 N2C8 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C6 X I1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPB1C6 N1C6 B1 N2C6 VDD pfet L=0.060u W=0.600u M=1
MPB2C6 N2C6 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C5 X I1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPB1C5 N1C5 B1 N2C5 VDD pfet L=0.060u W=0.600u M=1
MPB2C5 N2C5 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1C4 X I1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPB1C4 N1C4 B1 N2C4 VDD pfet L=0.060u W=0.600u M=1
MPB2C4 N2C4 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB2C2 N2C2 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C2 N1C2 B1 N2C2 VDD pfet L=0.060u W=0.600u M=1
MPI1C2 X I1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPB2C3 N2C3 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C3 N1C3 B1 N2C3 VDD pfet L=0.060u W=0.600u M=1
MPI1C7 X I1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPI1C3 X I1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPB2C1 N2C1 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C1 N1C1 B1 N2C1 VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.600u M=2
MPI1C1 X I1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR4_0P5
*      Description : "4-Input NOR"
*      Equation    : X=!(A1|A2|A3|A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR4_0P5 X  A1 A2 A3 A4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.175u M=1
MNA2 X A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA3 X A3 VSS VSS nfet L=0.060u W=0.175u M=1
MNA4 X A4 VSS VSS nfet L=0.060u W=0.175u M=1
MPA4 N1 A4 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N3 VDD pfet L=0.060u W=0.300u M=1
MPA2 N3 A2 N2 VDD pfet L=0.060u W=0.300u M=1
MPA3 N2 A3 N1 VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR4_1
*      Description : "4-Input NOR"
*      Equation    : X=!(A1|A2|A3|A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR4_1 X  A1 A2 A3 A4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.275u M=1
MNA2 X A2 VSS VSS nfet L=0.060u W=0.275u M=1
MNA3 X A3 VSS VSS nfet L=0.060u W=0.275u M=1
MNA4 X A4 VSS VSS nfet L=0.060u W=0.275u M=1
MPA4 N1 A4 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N3 VDD pfet L=0.060u W=0.600u M=1
MPA2 N3 A2 N2 VDD pfet L=0.060u W=0.600u M=1
MPA3 N2 A3 N1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR4_2
*      Description : "4-Input NOR"
*      Equation    : X=!(A1|A2|A3|A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR4_2 X  A1 A2 A3 A4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.275u M=2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.275u M=2
MNA3 X A3 VSS VSS nfet L=0.060u W=0.275u M=2
MNA4 X A4 VSS VSS nfet L=0.060u W=0.275u M=2
MPA4 N1 A4 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N3 VDD pfet L=0.060u W=0.600u M=2
MPA2 N3 A2 N2 VDD pfet L=0.060u W=0.600u M=2
MPA3 N2 A3 N1 VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR4_3
*      Description : "4-Input NOR"
*      Equation    : X=!(A1|A2|A3|A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR4_3 X  A1 A2 A3 A4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.415u M=2
MNA2 X A2 VSS VSS nfet L=0.060u W=0.415u M=2
MNA3 X A3 VSS VSS nfet L=0.060u W=0.415u M=2
MNA4 X A4 VSS VSS nfet L=0.060u W=0.415u M=2
MPA4 N1 A4 VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 X A1 N3 VDD pfet L=0.060u W=0.600u M=3
MPA2 N3 A2 N2 VDD pfet L=0.060u W=0.600u M=3
MPA3 N2 A3 N1 VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR4_4
*      Description : "4-Input NOR"
*      Equation    : X=!(A1|A2|A3|A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR4_4 X  A1 A2 A3 A4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.275u M=4
MNA2 X A2 VSS VSS nfet L=0.060u W=0.275u M=4
MNA3 X A3 VSS VSS nfet L=0.060u W=0.275u M=4
MNA4 X A4 VSS VSS nfet L=0.060u W=0.275u M=4
MPA4 N1 A4 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N3 VDD pfet L=0.060u W=0.600u M=4
MPA2 N3 A2 N2 VDD pfet L=0.060u W=0.600u M=4
MPA3 N2 A3 N1 VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR4_6
*      Description : "4-Input NOR"
*      Equation    : X=!(A1|A2|A3|A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR4_6 X  A1 A2 A3 A4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.415u M=4
MNA2 X A2 VSS VSS nfet L=0.060u W=0.415u M=4
MNA3 X A3 VSS VSS nfet L=0.060u W=0.415u M=4
MNA4 X A4 VSS VSS nfet L=0.060u W=0.415u M=4
MPA4 N1 A4 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 X A1 N3 VDD pfet L=0.060u W=0.600u M=6
MPA2 N3 A2 N2 VDD pfet L=0.060u W=0.600u M=6
MPA3 N2 A3 N1 VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR4_8
*      Description : "4-Input NOR"
*      Equation    : X=!(A1|A2|A3|A4)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR4_8 X  A1 A2 A3 A4
MNA1 X A1 VSS VSS nfet L=0.060u W=0.445u M=5
MNA2 X A2 VSS VSS nfet L=0.060u W=0.445u M=5
MNA3 X A3 VSS VSS nfet L=0.060u W=0.445u M=5
MNA4 X A4 VSS VSS nfet L=0.060u W=0.445u M=5
MPA4 N1 A4 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N3 VDD pfet L=0.060u W=0.600u M=8
MPA2 N3 A2 N2 VDD pfet L=0.060u W=0.600u M=8
MPA3 N2 A3 N1 VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR4B_1
*      Description : "4-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B1|B2|B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR4B_1 X  A B1 B2 B3
MPB3 N1 B3 VDD VDD pfet L=0.060u W=0.600u M=1
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=1
MPB1 N3 B1 N2 VDD pfet L=0.060u W=0.600u M=1
MPA I1 A VDD VDD pfet L=0.060u W=0.190u M=1
MPI1 X I1 N3 VDD pfet L=0.060u W=0.600u M=1
MNB3 X B3 VSS VSS nfet L=0.060u W=0.275u M=1
MNB2 X B2 VSS VSS nfet L=0.060u W=0.275u M=1
MNB1 X B1 VSS VSS nfet L=0.060u W=0.275u M=1
MNA I1 A VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.275u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR4B_2
*      Description : "4-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B1|B2|B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR4B_2 X  A B1 B2 B3
MPB3 N1 B3 VDD VDD pfet L=0.060u W=0.600u M=2
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=2
MPB1 N3 B1 N2 VDD pfet L=0.060u W=0.600u M=2
MPA I1 A VDD VDD pfet L=0.060u W=0.365u M=1
MPI1 X I1 N3 VDD pfet L=0.060u W=0.600u M=2
MNB3 X B3 VSS VSS nfet L=0.060u W=0.275u M=2
MNB2 X B2 VSS VSS nfet L=0.060u W=0.275u M=2
MNB1 X B1 VSS VSS nfet L=0.060u W=0.275u M=2
MNA I1 A VSS VSS nfet L=0.060u W=0.335u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.275u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_NR4B_4
*      Description : "4-Input NOR (A inverted input)"
*      Equation    : X=!(!A|B1|B2|B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_NR4B_4 X  A B1 B2 B3
MPB3 N1 B3 VDD VDD pfet L=0.060u W=0.600u M=4
MPB2 N2 B2 N1 VDD pfet L=0.060u W=0.600u M=4
MPB1 N3 B1 N2 VDD pfet L=0.060u W=0.600u M=4
MPA I1 A VDD VDD pfet L=0.060u W=0.345u M=2
MPI1 X I1 N3 VDD pfet L=0.060u W=0.600u M=4
MNB3 X B3 VSS VSS nfet L=0.060u W=0.370u M=3
MNB2 X B2 VSS VSS nfet L=0.060u W=0.370u M=3
MNB1 X B1 VSS VSS nfet L=0.060u W=0.370u M=3
MNA I1 A VSS VSS nfet L=0.060u W=0.315u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.370u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA21_1
*      Description : "One 2-input OR into 2-input AND"
*      Equation    : X=(A1|A2)&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA21_1 X  A1 A2 B
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.59u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=1
MPB I1 B VDD VDD pfet L=0.06u W=0.38u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MNB I1 B N2 VSS nfet L=0.06u W=0.43u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.43u M=1
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.43u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA21_2
*      Description : "One 2-input OR into 2-input AND"
*      Equation    : X=(A1|A2)&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA21_2 X  A1 A2 B
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.59u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=2
MPB I1 B VDD VDD pfet L=0.06u W=0.38u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MNB I1 B N2 VSS nfet L=0.06u W=0.43u M=2
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.43u M=2
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.43u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA21_4
*      Description : "One 2-input OR into 2-input AND"
*      Equation    : X=(A1|A2)&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA21_4 X  A1 A2 B
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.59u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=4
MPB I1 B VDD VDD pfet L=0.06u W=0.505u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MNB I1 B N2 VSS nfet L=0.06u W=0.43u M=4
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.43u M=4
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.43u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA21_8
*      Description : "One 2-input OR into 2-input AND"
*      Equation    : X=(A1|A2)&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA21_8 X  A1 A2 B
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=7
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=7
MPB I1 B VDD VDD pfet L=0.060u W=0.600u M=5
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MNB I1 B N2 VSS nfet L=0.060u W=0.465u M=8
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.465u M=8
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.465u M=8
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA21B_0P5
*      Description : "One 2-input OR into 2-input AND (1 inverted input)"
*      Equation    : X=(A1|A2)&!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA21B_0P5 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MPB N1 B VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 I1 A1 N2 VDD pfet L=0.060u W=0.225u M=1
MPI1 X I1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.225u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA21B_1
*      Description : "One 2-input OR into 2-input AND (1 inverted input)"
*      Equation    : X=(A1|A2)&!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA21B_1 X  A1 A2 B
MNB X B VSS VSS nfet L=0.06u W=0.47u M=1
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.3u M=1
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.3u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=1
MPB N1 B VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 I1 A1 N2 VDD pfet L=0.06u W=0.5u M=1
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=1
MPA2 N2 A2 VDD VDD pfet L=0.06u W=0.5u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA21B_2
*      Description : "One 2-input OR into 2-input AND (1 inverted input)"
*      Equation    : X=(A1|A2)&!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA21B_2 X  A1 A2 B
MNB X B VSS VSS nfet L=0.06u W=0.47u M=2
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.3u M=2
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.3u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=2
MPB N1 B VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 I1 A1 N2 VDD pfet L=0.06u W=0.5u M=2
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=2
MPA2 N2 A2 VDD VDD pfet L=0.06u W=0.5u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA21B_3
*      Description : "One 2-input OR into 2-input AND (1 inverted input)"
*      Equation    : X=(A1|A2)&!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA21B_3 X  A1 A2 B
MNB X B VSS VSS nfet L=0.06u W=0.47u M=3
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.45u M=2
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.45u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=3
MPB N1 B VDD VDD pfet L=0.06u W=0.6u M=3
MPA1 I1 A1 N2 VDD pfet L=0.06u W=0.5u M=3
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=3
MPA2 N2 A2 VDD VDD pfet L=0.06u W=0.5u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA21B_4
*      Description : "One 2-input OR into 2-input AND (1 inverted input)"
*      Equation    : X=(A1|A2)&!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA21B_4 X  A1 A2 B
MNB X B VSS VSS nfet L=0.06u W=0.47u M=4
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.4u M=3
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.4u M=3
MNI1 X I1 VSS VSS nfet L=0.06u W=0.47u M=4
MPB N1 B VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 I1 A1 N2 VDD pfet L=0.06u W=0.5u M=4
MPI1 X I1 N1 VDD pfet L=0.06u W=0.6u M=4
MPA2 N2 A2 VDD VDD pfet L=0.06u W=0.5u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA21B_8
*      Description : "One 2-input OR into 2-input AND (1 inverted input)"
*      Equation    : X=(A1|A2)&!B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA21B_8 X  A1 A2 B
MNB X B VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.445u M=3
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.445u M=3
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MPB N1 B VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 I1 A1 N2 VDD pfet L=0.060u W=0.585u M=5
MPI1 X I1 N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.585u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA222_0P5
*      Description : "Three 2-input ORs into a 3-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)&(C1|C2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA222_0P5 X  A1 A2 B1 B2 C1 C2
MNC2 I1 C2 N4 VSS nfet L=0.060u W=0.175u M=1
MNC1 I1 C1 N4 VSS nfet L=0.060u W=0.175u M=1
MNB2 N4 B2 N5 VSS nfet L=0.060u W=0.175u M=1
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNB1 N4 B1 N5 VSS nfet L=0.060u W=0.175u M=1
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MPC2 N3 C2 VDD VDD pfet L=0.060u W=0.210u M=1
MPC1 I1 C1 N3 VDD pfet L=0.060u W=0.210u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.210u M=1
MPB1 I1 B1 N2 VDD pfet L=0.060u W=0.210u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.210u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.210u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA222_1
*      Description : "Three 2-input ORs into a 3-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)&(C1|C2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA222_1 X  A1 A2 B1 B2 C1 C2
MNC2 I1 C2 N4 VSS nfet L=0.060u W=0.290u M=1
MNC1 I1 C1 N4 VSS nfet L=0.060u W=0.290u M=1
MNB2 N4 B2 N5 VSS nfet L=0.060u W=0.290u M=1
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.290u M=1
MNB1 N4 B1 N5 VSS nfet L=0.060u W=0.290u M=1
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.290u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MPC2 N3 C2 VDD VDD pfet L=0.060u W=0.385u M=1
MPC1 I1 C1 N3 VDD pfet L=0.060u W=0.385u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.385u M=1
MPB1 I1 B1 N2 VDD pfet L=0.060u W=0.385u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.385u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.385u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA222_2
*      Description : "Three 2-input ORs into a 3-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)&(C1|C2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA222_2 X  A1 A2 B1 B2 C1 C2
MNC2 I1 C2 N4 VSS nfet L=0.060u W=0.480u M=1
MNC1 I1 C1 N4 VSS nfet L=0.060u W=0.480u M=1
MNB2 N4 B2 N5 VSS nfet L=0.060u W=0.480u M=1
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 N4 B1 N5 VSS nfet L=0.060u W=0.480u M=1
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MPC2 N3 C2 VDD VDD pfet L=0.060u W=0.345u M=2
MPC1 I1 C1 N3 VDD pfet L=0.060u W=0.345u M=2
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.345u M=2
MPB1 I1 B1 N2 VDD pfet L=0.060u W=0.345u M=2
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.345u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.345u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA222_3
*      Description : "Three 2-input ORs into a 3-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)&(C1|C2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA222_3 X  A1 A2 B1 B2 C1 C2
MNC2 I1 C2 N4 VSS nfet L=0.060u W=0.370u M=2
MNC1 I1 C1 N4 VSS nfet L=0.060u W=0.370u M=2
MNB2 N4 B2 N5 VSS nfet L=0.060u W=0.370u M=2
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.370u M=2
MNB1 N4 B1 N5 VSS nfet L=0.060u W=0.370u M=2
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.370u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
MPC2 N3 C2 VDD VDD pfet L=0.060u W=0.485u M=2
MPC1 I1 C1 N3 VDD pfet L=0.060u W=0.485u M=2
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.485u M=2
MPB1 I1 B1 N2 VDD pfet L=0.060u W=0.485u M=2
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.485u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.485u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA222_4
*      Description : "Three 2-input ORs into a 3-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)&(C1|C2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA222_4 X  A1 A2 B1 B2 C1 C2
MNC2 I1 C2 N4 VSS nfet L=0.060u W=0.475u M=2
MNC1 I1 C1 N4 VSS nfet L=0.060u W=0.475u M=2
MNB2 N4 B2 N5 VSS nfet L=0.060u W=0.475u M=2
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.475u M=2
MNB1 N4 B1 N5 VSS nfet L=0.060u W=0.475u M=2
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.475u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MPC2 N3 C2 VDD VDD pfet L=0.060u W=0.600u M=2
MPC1 I1 C1 N3 VDD pfet L=0.060u W=0.600u M=2
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=2
MPB1 I1 B1 N2 VDD pfet L=0.060u W=0.600u M=2
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA22_1
*      Description : "Two 2-input ORs into 2-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA22_1 X  A1 A2 B1 B2
MPB1 I1 B1 N2 VDD pfet L=0.06u W=0.59u M=1
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.59u M=1
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.59u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.45u M=1
MNA2 I1 A2 N3 VSS nfet L=0.06u W=0.45u M=1
MNB1 N3 B1 VSS VSS nfet L=0.06u W=0.45u M=1
MNA1 I1 A1 N3 VSS nfet L=0.06u W=0.45u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA22_2
*      Description : "Two 2-input ORs into 2-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA22_2 X  A1 A2 B1 B2
MPB1 I1 B1 N2 VDD pfet L=0.06u W=0.59u M=2
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.59u M=2
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.59u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.45u M=2
MNA2 I1 A2 N3 VSS nfet L=0.06u W=0.45u M=2
MNB1 N3 B1 VSS VSS nfet L=0.06u W=0.45u M=2
MNA1 I1 A1 N3 VSS nfet L=0.06u W=0.45u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA22_4
*      Description : "Two 2-input ORs into 2-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA22_4 X  A1 A2 B1 B2
MPB1 I1 B1 N2 VDD pfet L=0.06u W=0.59u M=4
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.59u M=4
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.59u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.45u M=4
MNA2 I1 A2 N3 VSS nfet L=0.06u W=0.45u M=4
MNB1 N3 B1 VSS VSS nfet L=0.06u W=0.45u M=4
MNA1 I1 A1 N3 VSS nfet L=0.06u W=0.45u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA22_6
*      Description : "Two 2-input ORs into 2-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA22_6 X  A1 A2 B1 B2
MPB1 I1 B1 N2 VDD pfet L=0.06u W=0.59u M=6
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.59u M=6
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.59u M=6
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.59u M=6
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=6
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.45u M=6
MNA2 I1 A2 N3 VSS nfet L=0.06u W=0.45u M=6
MNB1 N3 B1 VSS VSS nfet L=0.06u W=0.45u M=6
MNA1 I1 A1 N3 VSS nfet L=0.06u W=0.45u M=6
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA22_DG_1
*      Description : "Two 2-input ORs into 2-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA22_DG_1 X  A1 A2 B1 B2
MPB1 I1 B1 N2 VDD pfet L=0.060u W=0.245u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.245u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.245u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2 I1 A2 N3 VSS nfet L=0.060u W=0.220u M=1
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 I1 A1 N3 VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA22_DG_2
*      Description : "Two 2-input ORs into 2-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA22_DG_2 X  A1 A2 B1 B2
MPB1 I1 B1 N2 VDD pfet L=0.060u W=0.300u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 I1 A2 N3 VSS nfet L=0.060u W=0.240u M=1
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 I1 A1 N3 VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA22_DG_4
*      Description : "Two 2-input ORs into 2-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA22_DG_4 X  A1 A2 B1 B2
MPB1 I1 B1 N2 VDD pfet L=0.060u W=0.600u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 I1 A2 N3 VSS nfet L=0.060u W=0.480u M=1
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 I1 A1 N3 VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA22_DG_8
*      Description : "Two 2-input ORs into 2-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA22_DG_8 X  A1 A2 B1 B2
MPB1 I1 B1 N2 VDD pfet L=0.060u W=0.600u M=2
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 I1 A2 N3 VSS nfet L=0.060u W=0.480u M=2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 I1 A1 N3 VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA22_8
*      Description : "Two 2-input ORs into 2-input AND"
*      Equation    : X=(A1|A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA22_8 X  A1 A2 B1 B2
MPB1 I1 B1 N2 VDD pfet L=0.060u W=0.600u M=7
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=7
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=7
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=7
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=7
MNA2 I1 A2 N3 VSS nfet L=0.060u W=0.480u M=7
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=7
MNA1 I1 A1 N3 VSS nfet L=0.060u W=0.480u M=7
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA2BB2_0P5
*      Description : "One 2-input OR with inverted inputs + 2-input OR into 2-input AND"
*      Equation    : X=(!A1|!A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA2BB2_0P5 X  A1 A2 B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.175u M=1
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.175u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.240u M=1
MPI1 X I1 N2 VDD pfet L=0.060u W=0.300u M=1
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.225u M=1
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 N2 A1 VDD VDD pfet L=0.060u W=0.300u M=1
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.225u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA2BB2_1
*      Description : "One 2-input OR with inverted inputs + 2-input OR into 2-input AND"
*      Equation    : X=(!A1|!A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA2BB2_1 X  A1 A2 B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.06u W=0.35u M=1
MNB1 I1 B1 VSS VSS nfet L=0.06u W=0.35u M=1
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=1
MPI1 X I1 N2 VDD pfet L=0.06u W=0.6u M=1
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.59u M=1
MPA2 N2 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 N2 A1 VDD VDD pfet L=0.06u W=0.6u M=1
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.59u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA2BB2_2
*      Description : "One 2-input OR with inverted inputs + 2-input OR into 2-input AND"
*      Equation    : X=(!A1|!A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA2BB2_2 X  A1 A2 B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.06u W=0.35u M=2
MNB1 I1 B1 VSS VSS nfet L=0.06u W=0.35u M=2
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=2
MPI1 X I1 N2 VDD pfet L=0.06u W=0.6u M=2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.59u M=2
MPA2 N2 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 N2 A1 VDD VDD pfet L=0.06u W=0.6u M=2
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.59u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA2BB2_3
*      Description : "One 2-input OR with inverted inputs + 2-input OR into 2-input AND"
*      Equation    : X=(!A1|!A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA2BB2_3 X  A1 A2 B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.350u M=2
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.350u M=2
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=3
MPI1 X I1 N2 VDD pfet L=0.060u W=0.600u M=3
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.445u M=3
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 N2 A1 VDD VDD pfet L=0.060u W=0.600u M=3
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.445u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA2BB2_4
*      Description : "One 2-input OR with inverted inputs + 2-input OR into 2-input AND"
*      Equation    : X=(!A1|!A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA2BB2_4 X  A1 A2 B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.06u W=0.465u M=3
MNB1 I1 B1 VSS VSS nfet L=0.06u W=0.465u M=3
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=4
MPI1 X I1 N2 VDD pfet L=0.06u W=0.6u M=4
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.59u M=4
MPA2 N2 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 N2 A1 VDD VDD pfet L=0.06u W=0.6u M=4
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.59u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA2BB2_8
*      Description : "One 2-input OR with inverted inputs + 2-input OR into 2-input AND"
*      Equation    : X=(!A1|!A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA2BB2_8 X  A1 A2 B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.465u M=4
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.465u M=4
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=8
MPI1 X I1 N2 VDD pfet L=0.060u W=0.600u M=8
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.595u M=6
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 N2 A1 VDD VDD pfet L=0.060u W=0.600u M=8
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.595u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA2BB2_DG_1
*      Description : "One 2-input OR with inverted inputs + 2-input OR into 2-input AND"
*      Equation    : X=(!A1|!A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA2BB2_DG_1 X  A1 A2 B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.220u M=1
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=1
MPI1 X I1 N2 VDD pfet L=0.060u W=0.600u M=1
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.245u M=1
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 N2 A1 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA2BB2_DG_2
*      Description : "One 2-input OR with inverted inputs + 2-input OR into 2-input AND"
*      Equation    : X=(!A1|!A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA2BB2_DG_2 X  A1 A2 B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.240u M=1
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=2
MPI1 X I1 N2 VDD pfet L=0.060u W=0.600u M=2
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 N2 A1 VDD VDD pfet L=0.060u W=0.600u M=2
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA2BB2_DG_3
*      Description : "One 2-input OR with inverted inputs + 2-input OR into 2-input AND"
*      Equation    : X=(!A1|!A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA2BB2_DG_3 X  A1 A2 B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.355u M=1
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.355u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=3
MPI1 X I1 N2 VDD pfet L=0.060u W=0.600u M=3
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 N2 A1 VDD VDD pfet L=0.060u W=0.600u M=3
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA2BB2_DG_4
*      Description : "One 2-input OR with inverted inputs + 2-input OR into 2-input AND"
*      Equation    : X=(!A1|!A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA2BB2_DG_4 X  A1 A2 B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=4
MPI1 X I1 N2 VDD pfet L=0.060u W=0.600u M=4
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 N2 A1 VDD VDD pfet L=0.060u W=0.600u M=4
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA2BB2_DG_8
*      Description : "One 2-input OR with inverted inputs + 2-input OR into 2-input AND"
*      Equation    : X=(!A1|!A2)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA2BB2_DG_8 X  A1 A2 B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.480u M=2
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=8
MPI1 X I1 N2 VDD pfet L=0.060u W=0.600u M=8
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 N2 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 N2 A1 VDD VDD pfet L=0.060u W=0.600u M=8
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA31_0P5
*      Description : "One 3-input OR into 2-input AND"
*      Equation    : X=(A1|A2|A3)&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA31_0P5 X  A1 A2 A3 B
MNB I1 B N3 VSS nfet L=0.060u W=0.175u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.175u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MPB I1 B VDD VDD pfet L=0.060u W=0.160u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.255u M=1
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.255u M=1
MPA1 I1 A1 N2 VDD pfet L=0.060u W=0.255u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA31_1
*      Description : "One 3-input OR into 2-input AND"
*      Equation    : X=(A1|A2|A3)&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA31_1 X  A1 A2 A3 B
MNB I1 B N3 VSS nfet L=0.06u W=0.44u M=1
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.44u M=1
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.44u M=1
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.44u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MPB I1 B VDD VDD pfet L=0.06u W=0.42u M=1
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.59u M=1
MPA2 N2 A2 N1 VDD pfet L=0.06u W=0.59u M=1
MPA1 I1 A1 N2 VDD pfet L=0.06u W=0.59u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA31_2
*      Description : "One 3-input OR into 2-input AND"
*      Equation    : X=(A1|A2|A3)&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA31_2 X  A1 A2 A3 B
MNB I1 B N3 VSS nfet L=0.06u W=0.44u M=2
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.44u M=2
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.44u M=2
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.44u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MPB I1 B VDD VDD pfet L=0.06u W=0.42u M=2
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.59u M=2
MPA2 N2 A2 N1 VDD pfet L=0.06u W=0.59u M=2
MPA1 I1 A1 N2 VDD pfet L=0.06u W=0.59u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA31_4
*      Description : "One 3-input OR into 2-input AND"
*      Equation    : X=(A1|A2|A3)&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA31_4 X  A1 A2 A3 B
MNB I1 B N3 VSS nfet L=0.06u W=0.44u M=4
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.44u M=4
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.44u M=4
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.44u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MPB I1 B VDD VDD pfet L=0.06u W=0.56u M=3
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.59u M=4
MPA2 N2 A2 N1 VDD pfet L=0.06u W=0.59u M=4
MPA1 I1 A1 N2 VDD pfet L=0.06u W=0.59u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA31_8
*      Description : "One 3-input OR into 2-input AND"
*      Equation    : X=(A1|A2|A3)&B
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA31_8 X  A1 A2 A3 B
MNB I1 B N3 VSS nfet L=0.060u W=0.450u M=5
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.450u M=5
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.450u M=5
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.450u M=5
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MPB I1 B VDD VDD pfet L=0.060u W=0.535u M=4
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.570u M=6
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.570u M=6
MPA1 I1 A1 N2 VDD pfet L=0.060u W=0.570u M=6
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA32_1
*      Description : "One 3-input OR + one 2-input OR into 2-input AND"
*      Equation    : X=(A1|A2|A3)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA32_1 X  A1 A2 A3 B1 B2
MNB2 I1 B2 N4 VSS nfet L=0.06u W=0.44u M=1
MNA3 N4 A3 VSS VSS nfet L=0.06u W=0.44u M=1
MNB1 I1 B1 N4 VSS nfet L=0.06u W=0.44u M=1
MNA2 N4 A2 VSS VSS nfet L=0.06u W=0.44u M=1
MNA1 N4 A1 VSS VSS nfet L=0.06u W=0.44u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MPB2 N3 B2 VDD VDD pfet L=0.06u W=0.59u M=1
MPB1 I1 B1 N3 VDD pfet L=0.06u W=0.59u M=1
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.59u M=1
MPA2 N2 A2 N1 VDD pfet L=0.06u W=0.59u M=1
MPA1 I1 A1 N2 VDD pfet L=0.06u W=0.59u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA32_2
*      Description : "One 3-input OR + one 2-input OR into 2-input AND"
*      Equation    : X=(A1|A2|A3)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA32_2 X  A1 A2 A3 B1 B2
MNB2 I1 B2 N4 VSS nfet L=0.06u W=0.44u M=2
MNA3 N4 A3 VSS VSS nfet L=0.06u W=0.44u M=2
MNB1 I1 B1 N4 VSS nfet L=0.06u W=0.44u M=2
MNA2 N4 A2 VSS VSS nfet L=0.06u W=0.44u M=2
MNA1 N4 A1 VSS VSS nfet L=0.06u W=0.44u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MPB2 N3 B2 VDD VDD pfet L=0.06u W=0.59u M=2
MPB1 I1 B1 N3 VDD pfet L=0.06u W=0.59u M=2
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.59u M=2
MPA2 N2 A2 N1 VDD pfet L=0.06u W=0.59u M=2
MPA1 I1 A1 N2 VDD pfet L=0.06u W=0.59u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA32_4
*      Description : "One 3-input OR + one 2-input OR into 2-input AND"
*      Equation    : X=(A1|A2|A3)&(B1|B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA32_4 X  A1 A2 A3 B1 B2
MNB2 I1 B2 N4 VSS nfet L=0.06u W=0.44u M=4
MNA3 N4 A3 VSS VSS nfet L=0.06u W=0.44u M=4
MNB1 I1 B1 N4 VSS nfet L=0.06u W=0.44u M=4
MNA2 N4 A2 VSS VSS nfet L=0.06u W=0.44u M=4
MNA1 N4 A1 VSS VSS nfet L=0.06u W=0.44u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MPB2 N3 B2 VDD VDD pfet L=0.06u W=0.59u M=4
MPB1 I1 B1 N3 VDD pfet L=0.06u W=0.59u M=4
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.59u M=4
MPA2 N2 A2 N1 VDD pfet L=0.06u W=0.59u M=4
MPA1 I1 A1 N2 VDD pfet L=0.06u W=0.59u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA33_0P5
*      Description : "Two 3-input ORs into a 2-input AND"
*      Equation    : X=(A1|A2|A3)&(B1|B2|B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA33_0P5 X  A1 A2 A3 B1 B2 B3
MNB3 I1 B3 N5 VSS nfet L=0.060u W=0.175u M=1
MNB2 I1 B2 N5 VSS nfet L=0.060u W=0.175u M=1
MNA3 N5 A3 VSS VSS nfet L=0.060u W=0.175u M=1
MNB1 I1 B1 N5 VSS nfet L=0.060u W=0.175u M=1
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.240u M=1
MPB3 N3 B3 VDD VDD pfet L=0.060u W=0.180u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.180u M=1
MPB2 N4 B2 N3 VDD pfet L=0.060u W=0.180u M=1
MPB1 I1 B1 N4 VDD pfet L=0.060u W=0.180u M=1
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.180u M=1
MPA1 I1 A1 N2 VDD pfet L=0.060u W=0.180u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA33_1
*      Description : "Two 3-input ORs into a 2-input AND"
*      Equation    : X=(A1|A2|A3)&(B1|B2|B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA33_1 X  A1 A2 A3 B1 B2 B3
MNB3 I1 B3 N5 VSS nfet L=0.060u W=0.260u M=1
MNB2 I1 B2 N5 VSS nfet L=0.060u W=0.260u M=1
MNA3 N5 A3 VSS VSS nfet L=0.060u W=0.260u M=1
MNB1 I1 B1 N5 VSS nfet L=0.060u W=0.260u M=1
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.260u M=1
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.260u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MPB3 N3 B3 VDD VDD pfet L=0.060u W=0.355u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.355u M=1
MPB2 N4 B2 N3 VDD pfet L=0.060u W=0.355u M=1
MPB1 I1 B1 N4 VDD pfet L=0.060u W=0.355u M=1
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.355u M=1
MPA1 I1 A1 N2 VDD pfet L=0.060u W=0.355u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA33_1P5
*      Description : "Two 3-input ORs into a 2-input AND"
*      Equation    : X=(A1|A2|A3)&(B1|B2|B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA33_1P5 X  A1 A2 A3 B1 B2 B3
MNB3 I1 B3 N5 VSS nfet L=0.060u W=0.380u M=1
MNB2 I1 B2 N5 VSS nfet L=0.060u W=0.380u M=1
MNA3 N5 A3 VSS VSS nfet L=0.060u W=0.380u M=1
MNB1 I1 B1 N5 VSS nfet L=0.060u W=0.380u M=1
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.380u M=1
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.380u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.355u M=2
MPB3 N3 B3 VDD VDD pfet L=0.060u W=0.525u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.525u M=1
MPB2 N4 B2 N3 VDD pfet L=0.060u W=0.525u M=1
MPB1 I1 B1 N4 VDD pfet L=0.060u W=0.525u M=1
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.525u M=1
MPA1 I1 A1 N2 VDD pfet L=0.060u W=0.525u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.445u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA33_2
*      Description : "Two 3-input ORs into a 2-input AND"
*      Equation    : X=(A1|A2|A3)&(B1|B2|B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA33_2 X  A1 A2 A3 B1 B2 B3
MNB3 I1 B3 N5 VSS nfet L=0.060u W=0.480u M=1
MNB2 I1 B2 N5 VSS nfet L=0.060u W=0.480u M=1
MNA3 N5 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 I1 B1 N5 VSS nfet L=0.060u W=0.480u M=1
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MPB3 N3 B3 VDD VDD pfet L=0.060u W=0.340u M=2
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.340u M=2
MPB2 N4 B2 N3 VDD pfet L=0.060u W=0.340u M=2
MPB1 I1 B1 N4 VDD pfet L=0.060u W=0.340u M=2
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.340u M=2
MPA1 I1 A1 N2 VDD pfet L=0.060u W=0.340u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA33_3
*      Description : "Two 3-input ORs into a 2-input AND"
*      Equation    : X=(A1|A2|A3)&(B1|B2|B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA33_3 X  A1 A2 A3 B1 B2 B3
MNB3 I1 B3 N5 VSS nfet L=0.060u W=0.365u M=2
MNB2 I1 B2 N5 VSS nfet L=0.060u W=0.365u M=2
MNA3 N5 A3 VSS VSS nfet L=0.060u W=0.365u M=2
MNB1 I1 B1 N5 VSS nfet L=0.060u W=0.365u M=2
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.365u M=2
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.365u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
MPB3 N3 B3 VDD VDD pfet L=0.060u W=0.490u M=2
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.490u M=2
MPB2 N4 B2 N3 VDD pfet L=0.060u W=0.490u M=2
MPB1 I1 B1 N4 VDD pfet L=0.060u W=0.490u M=2
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.490u M=2
MPA1 I1 A1 N2 VDD pfet L=0.060u W=0.490u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OA33_4
*      Description : "Two 3-input ORs into a 2-input AND"
*      Equation    : X=(A1|A2|A3)&(B1|B2|B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OA33_4 X  A1 A2 A3 B1 B2 B3
MNB3 I1 B3 N5 VSS nfet L=0.060u W=0.475u M=2
MNB2 I1 B2 N5 VSS nfet L=0.060u W=0.475u M=2
MNA3 N5 A3 VSS VSS nfet L=0.060u W=0.475u M=2
MNB1 I1 B1 N5 VSS nfet L=0.060u W=0.475u M=2
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.475u M=2
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.475u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MPB3 N3 B3 VDD VDD pfet L=0.060u W=0.600u M=2
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=2
MPB2 N4 B2 N3 VDD pfet L=0.060u W=0.600u M=2
MPB1 I1 B1 N4 VDD pfet L=0.060u W=0.600u M=2
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.600u M=2
MPA1 I1 A1 N2 VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI2111_0P5
*      Description : "One 2-input OR into 4-input NAND"
*      Equation    : X=!((A1|A2)&B1&B2&B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI2111_0P5 X  A1 A2 B1 B2 B3
MPB3 X B3 VDD VDD pfet L=0.060u W=0.190u M=1
MPB2 X B2 VDD VDD pfet L=0.060u W=0.190u M=1
MPB1 X B1 VDD VDD pfet L=0.060u W=0.190u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.230u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.230u M=1
MNB3 N3 B3 N4 VSS nfet L=0.060u W=0.240u M=1
MNB2 N2 B2 N3 VSS nfet L=0.060u W=0.240u M=1
MNB1 X B1 N2 VSS nfet L=0.060u W=0.240u M=1
MNA1 N4 A1 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 N4 A2 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI2111_1
*      Description : "One 2-input OR into 4-input NAND"
*      Equation    : X=!((A1|A2)&B1&B2&B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI2111_1 X  A1 A2 B1 B2 B3
MPB3 X B3 VDD VDD pfet L=0.06u W=0.6u M=1
MPB2 X B2 VDD VDD pfet L=0.06u W=0.6u M=1
MPB1 X B1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MNB3 N3 B3 N4 VSS nfet L=0.06u W=0.48u M=1
MNB2 N2 B2 N3 VSS nfet L=0.06u W=0.48u M=1
MNB1 X B1 N2 VSS nfet L=0.06u W=0.48u M=1
MNA1 N4 A1 VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 N4 A2 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI2111_2
*      Description : "One 2-input OR into 4-input NAND"
*      Equation    : X=!((A1|A2)&B1&B2&B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI2111_2 X  A1 A2 B1 B2 B3
MPB3 X B3 VDD VDD pfet L=0.06u W=0.6u M=2
MPB2 X B2 VDD VDD pfet L=0.06u W=0.6u M=2
MPB1 X B1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MNB3 N3 B3 N4 VSS nfet L=0.06u W=0.48u M=2
MNB2 N2 B2 N3 VSS nfet L=0.06u W=0.48u M=2
MNB1 X B1 N2 VSS nfet L=0.06u W=0.48u M=2
MNA1 N4 A1 VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 N4 A2 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI2111_4
*      Description : "One 2-input OR into 4-input NAND"
*      Equation    : X=!((A1|A2)&B1&B2&B3)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI2111_4 X  A1 A2 B1 B2 B3
MPB3 X B3 VDD VDD pfet L=0.06u W=0.6u M=4
MPB2 X B2 VDD VDD pfet L=0.06u W=0.6u M=4
MPB1 X B1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MNB3 N3 B3 N4 VSS nfet L=0.06u W=0.48u M=4
MNB2 N2 B2 N3 VSS nfet L=0.06u W=0.48u M=4
MNB1 X B1 N2 VSS nfet L=0.06u W=0.48u M=4
MNA1 N4 A1 VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 N4 A2 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI211_0P5
*      Description : "One 2-input OR into 3-input NAND"
*      Equation    : X=!((A1|A2)&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI211_0P5 X  A1 A2 B1 B2
MPB2 X B2 VDD VDD pfet L=0.06u W=0.295u M=1
MPB1 X B1 VDD VDD pfet L=0.06u W=0.295u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.3u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.3u M=1
MNB2 N2 B2 N3 VSS nfet L=0.06u W=0.24u M=1
MNB1 X B1 N2 VSS nfet L=0.06u W=0.24u M=1
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.24u M=1
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.24u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI211_1
*      Description : "One 2-input OR into 3-input NAND"
*      Equation    : X=!((A1|A2)&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI211_1 X  A1 A2 B1 B2
MPB2 X B2 VDD VDD pfet L=0.06u W=0.59u M=1
MPB1 X B1 VDD VDD pfet L=0.06u W=0.59u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MNB2 N2 B2 N3 VSS nfet L=0.06u W=0.48u M=1
MNB1 X B1 N2 VSS nfet L=0.06u W=0.48u M=1
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI211_2
*      Description : "One 2-input OR into 3-input NAND"
*      Equation    : X=!((A1|A2)&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI211_2 X  A1 A2 B1 B2
MPB2 X B2 VDD VDD pfet L=0.06u W=0.59u M=2
MPB1 X B1 VDD VDD pfet L=0.06u W=0.59u M=2
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MNB2 N2 B2 N3 VSS nfet L=0.06u W=0.48u M=2
MNB1 X B1 N2 VSS nfet L=0.06u W=0.48u M=2
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI211_3
*      Description : "One 2-input OR into 3-input NAND"
*      Equation    : X=!((A1|A2)&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI211_3 X  A1 A2 B1 B2
MPB2 X B2 VDD VDD pfet L=0.06u W=0.59u M=3
MPB1 X B1 VDD VDD pfet L=0.06u W=0.59u M=3
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=3
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=3
MNB2 N2 B2 N3 VSS nfet L=0.06u W=0.48u M=3
MNB1 X B1 N2 VSS nfet L=0.06u W=0.48u M=3
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.48u M=3
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI211_4
*      Description : "One 2-input OR into 3-input NAND"
*      Equation    : X=!((A1|A2)&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI211_4 X  A1 A2 B1 B2
MPB2 X B2 VDD VDD pfet L=0.06u W=0.59u M=4
MPB1 X B1 VDD VDD pfet L=0.06u W=0.59u M=4
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MNB2 N2 B2 N3 VSS nfet L=0.06u W=0.48u M=4
MNB1 X B1 N2 VSS nfet L=0.06u W=0.48u M=4
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI211_8
*      Description : "One 2-input OR into 3-input NAND"
*      Equation    : X=!((A1|A2)&B1&B2)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI211_8 X  A1 A2 B1 B2
MPB2 X B2 VDD VDD pfet L=0.060u W=0.560u M=8
MPB1 X B1 VDD VDD pfet L=0.060u W=0.560u M=8
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MNB2 N2 B2 N3 VSS nfet L=0.060u W=0.480u M=8
MNB1 X B1 N2 VSS nfet L=0.060u W=0.480u M=8
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_0P5
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_0P5 X  A1 A2 B
MPB X B VDD VDD pfet L=0.06u W=0.3u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.3u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.3u M=1
MNB X B N2 VSS nfet L=0.06u W=0.235u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.235u M=1
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.235u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_1
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_1 X  A1 A2 B
MPB X B VDD VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=1
MNB X B N2 VSS nfet L=0.06u W=0.47u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.47u M=1
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.47u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_2
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_2 X  A1 A2 B
MPB X B VDD VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=2
MNB X B N2 VSS nfet L=0.06u W=0.47u M=2
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.47u M=2
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.47u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_3
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_3 X  A1 A2 B
MPB X B VDD VDD pfet L=0.06u W=0.6u M=3
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=3
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=3
MNB X B N2 VSS nfet L=0.06u W=0.47u M=3
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.47u M=3
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.47u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_4
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_4 X  A1 A2 B
MPB X B VDD VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=4
MNB X B N2 VSS nfet L=0.06u W=0.47u M=4
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.47u M=4
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.47u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_16
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_16 X  A1 A2 B
MNB X B N2 VSS nfet L=0.060u W=0.480u M=16
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=16
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=16
MPA1C14 X A1 N1C14 VDD pfet L=0.060u W=0.600u M=1
MPA2C14 N1C14 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C13 N1C13 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C13 X A1 N1C13 VDD pfet L=0.060u W=0.600u M=1
MPA2C15 N1C15 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C15 X A1 N1C15 VDD pfet L=0.060u W=0.600u M=1
MPA2C16 N1C16 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C16 X A1 N1C16 VDD pfet L=0.060u W=0.600u M=1
MPA1C12 X A1 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPA2C12 N1C12 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C11 N1C11 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C11 X A1 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPA1C10 X A1 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPA2C10 N1C10 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C9 N1C9 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C9 X A1 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB X B VDD VDD pfet L=0.060u W=0.600u M=16
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_6
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_6 X  A1 A2 B
MNB X B N2 VSS nfet L=0.060u W=0.480u M=6
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=6
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB X B VDD VDD pfet L=0.060u W=0.600u M=6
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_8
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_8 X  A1 A2 B
MNB X B N2 VSS nfet L=0.060u W=0.480u M=8
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=8
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB X B VDD VDD pfet L=0.060u W=0.600u M=8
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_G_12
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_G_12 X  A1 A2 B
MNB X B N2 VSS nfet L=0.060u W=0.480u M=12
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=12
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=12
MPA1C12 X A1 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPA2C12 N1C12 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C11 N1C11 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C11 X A1 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPA1C10 X A1 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPA2C10 N1C10 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C9 N1C9 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C9 X A1 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB X B VDD VDD pfet L=0.060u W=0.600u M=12
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_G_16
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_G_16 X  A1 A2 B
MNB X B N2 VSS nfet L=0.060u W=0.480u M=16
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=16
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=16
MPA1C14 X A1 N1C14 VDD pfet L=0.060u W=0.600u M=1
MPA2C14 N1C14 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C13 N1C13 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C13 X A1 N1C13 VDD pfet L=0.060u W=0.600u M=1
MPA2C15 N1C15 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C15 X A1 N1C15 VDD pfet L=0.060u W=0.600u M=1
MPA2C16 N1C16 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C16 X A1 N1C16 VDD pfet L=0.060u W=0.600u M=1
MPA1C12 X A1 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPA2C12 N1C12 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C11 N1C11 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C11 X A1 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPA1C10 X A1 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPA2C10 N1C10 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C9 N1C9 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C9 X A1 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB X B VDD VDD pfet L=0.060u W=0.600u M=16
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_G_6
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_G_6 X  A1 A2 B
MNB X B N2 VSS nfet L=0.060u W=0.480u M=6
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=6
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB X B VDD VDD pfet L=0.060u W=0.600u M=6
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_G_8
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_G_8 X  A1 A2 B
MNB X B N2 VSS nfet L=0.060u W=0.480u M=8
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=8
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB X B VDD VDD pfet L=0.060u W=0.600u M=8
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_S_0P5
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_S_0P5 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.155u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MNB X B N2 VSS nfet L=0.060u W=0.175u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.175u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_S_1
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_S_1 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.255u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MNB X B N2 VSS nfet L=0.060u W=0.305u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.305u M=1
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.305u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_S_1P5
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_S_1P5 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.385u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.445u M=2
MNB X B N2 VSS nfet L=0.060u W=0.460u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.460u M=1
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.460u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_S_2
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_S_2 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.510u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MNB X B N2 VSS nfet L=0.060u W=0.305u M=2
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.305u M=2
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.305u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_S_3
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_S_3 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.385u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=3
MNB X B N2 VSS nfet L=0.060u W=0.460u M=2
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.460u M=2
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.460u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_S_4
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_S_4 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.510u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MNB X B N2 VSS nfet L=0.060u W=0.405u M=3
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.405u M=3
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.405u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_S_8
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_S_8 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.510u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=8
MNB X B N2 VSS nfet L=0.060u W=0.405u M=6
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.405u M=6
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.405u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_0P75
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_0P75 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.430u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.445u M=1
MNB X B N2 VSS nfet L=0.060u W=0.355u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.355u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_5
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_5 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.575u M=5
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=5
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=5
MNB X B N2 VSS nfet L=0.060u W=0.480u M=5
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=5
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_T_0P5
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_T_0P5 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.285u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MNB X B N2 VSS nfet L=0.060u W=0.240u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_T_1
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_T_1 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.575u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MNB X B N2 VSS nfet L=0.060u W=0.480u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_T_2
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_T_2 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.575u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MNB X B N2 VSS nfet L=0.060u W=0.480u M=2
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_T_3
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_T_3 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.575u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=3
MNB X B N2 VSS nfet L=0.060u W=0.480u M=3
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_T_4
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_T_4 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.575u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MNB X B N2 VSS nfet L=0.060u W=0.480u M=4
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_T_6
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_T_6 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.575u M=6
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=6
MNB X B N2 VSS nfet L=0.060u W=0.480u M=6
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=12
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_T_8
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_T_8 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.575u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=8
MNB X B N2 VSS nfet L=0.060u W=0.480u M=8
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=16
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_G_0P5
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_G_0P5 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MNB X B N2 VSS nfet L=0.060u W=0.240u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_G_1
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_G_1 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MNB X B N2 VSS nfet L=0.060u W=0.480u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_G_2
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_G_2 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MNB X B N2 VSS nfet L=0.060u W=0.480u M=2
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21_G_4
*      Description : "One 2-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21_G_4 X  A1 A2 B
MPB X B VDD VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MNB X B N2 VSS nfet L=0.060u W=0.480u M=4
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21B_0P5
*      Description : "One 2-input OR into 2-input NAND (other input inverted)"
*      Equation    : X=!((A1|A2)&!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21B_0P5 X  A1 A2 B
MPB I1 B VDD VDD pfet L=0.060u W=0.155u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MNB I1 B VSS VSS nfet L=0.060u W=0.175u M=1
MNI1 X I1 N2 VSS nfet L=0.060u W=0.240u M=1
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21B_1
*      Description : "One 2-input OR into 2-input NAND (other input inverted)"
*      Equation    : X=!((A1|A2)&!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21B_1 X  A1 A2 B
MPB I1 B VDD VDD pfet L=0.06u W=0.25u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MNB I1 B VSS VSS nfet L=0.06u W=0.24u M=1
MNI1 X I1 N2 VSS nfet L=0.06u W=0.47u M=1
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.47u M=1
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.47u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21B_2
*      Description : "One 2-input OR into 2-input NAND (other input inverted)"
*      Equation    : X=!((A1|A2)&!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21B_2 X  A1 A2 B
MPB I1 B VDD VDD pfet L=0.06u W=0.5u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MNB I1 B VSS VSS nfet L=0.06u W=0.48u M=1
MNI1 X I1 N2 VSS nfet L=0.06u W=0.47u M=2
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.47u M=2
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.47u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21B_3
*      Description : "One 2-input OR into 2-input NAND (other input inverted)"
*      Equation    : X=!((A1|A2)&!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21B_3 X  A1 A2 B
MPB I1 B VDD VDD pfet L=0.06u W=0.375u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=3
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=3
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=3
MNB I1 B VSS VSS nfet L=0.06u W=0.36u M=2
MNI1 X I1 N2 VSS nfet L=0.06u W=0.47u M=3
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.47u M=3
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.47u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21B_4
*      Description : "One 2-input OR into 2-input NAND (other input inverted)"
*      Equation    : X=!((A1|A2)&!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21B_4 X  A1 A2 B
MPB I1 B VDD VDD pfet L=0.06u W=0.5u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MNB I1 B VSS VSS nfet L=0.06u W=0.48u M=2
MNI1 X I1 N2 VSS nfet L=0.06u W=0.47u M=4
MNA2 N2 A2 VSS VSS nfet L=0.06u W=0.47u M=4
MNA1 N2 A1 VSS VSS nfet L=0.06u W=0.47u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21B_6
*      Description : "One 2-input OR into 2-input NAND (other input inverted)"
*      Equation    : X=!((A1|A2)&!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21B_6 X  A1 A2 B
MPB I1 B VDD VDD pfet L=0.060u W=0.485u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=6
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
MNB I1 B VSS VSS nfet L=0.060u W=0.405u M=3
MNI1 X I1 N2 VSS nfet L=0.060u W=0.480u M=6
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI21B_8
*      Description : "One 2-input OR into 2-input NAND (other input inverted)"
*      Equation    : X=!((A1|A2)&!B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI21B_8 X  A1 A2 B
MPB I1 B VDD VDD pfet L=0.060u W=0.600u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
MNB I1 B VSS VSS nfet L=0.060u W=0.405u M=4
MNI1 X I1 N2 VSS nfet L=0.060u W=0.480u M=8
MNA2 N2 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 N2 A1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI221_0P5
*      Description : "Two 2-input ORs into 3-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI221_0P5 X  A1 A2 B1 B2 C
MPC X C VDD VDD pfet L=0.060u W=0.300u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.300u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MNC X C N3 VSS nfet L=0.060u W=0.240u M=1
MNB2 N3 B2 N4 VSS nfet L=0.060u W=0.240u M=1
MNA2 N4 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNB1 N3 B1 N4 VSS nfet L=0.060u W=0.240u M=1
MNA1 N4 A1 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI221_1
*      Description : "Two 2-input ORs into 3-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI221_1 X  A1 A2 B1 B2 C
MPC X C VDD VDD pfet L=0.06u W=0.6u M=1
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=1
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MNC X C N3 VSS nfet L=0.06u W=0.48u M=1
MNB2 N3 B2 N4 VSS nfet L=0.06u W=0.48u M=1
MNA2 N4 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNB1 N3 B1 N4 VSS nfet L=0.06u W=0.48u M=1
MNA1 N4 A1 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI221_2
*      Description : "Two 2-input ORs into 3-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI221_2 X  A1 A2 B1 B2 C
MPC X C VDD VDD pfet L=0.06u W=0.6u M=2
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=2
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MNC X C N3 VSS nfet L=0.06u W=0.48u M=2
MNB2 N3 B2 N4 VSS nfet L=0.06u W=0.48u M=2
MNA2 N4 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNB1 N3 B1 N4 VSS nfet L=0.06u W=0.48u M=2
MNA1 N4 A1 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI221_4
*      Description : "Two 2-input ORs into 3-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2)&C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI221_4 X  A1 A2 B1 B2 C
MPC X C VDD VDD pfet L=0.06u W=0.6u M=4
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=4
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MNC X C N3 VSS nfet L=0.06u W=0.48u M=4
MNB2 N3 B2 N4 VSS nfet L=0.06u W=0.48u M=4
MNA2 N4 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNB1 N3 B1 N4 VSS nfet L=0.06u W=0.48u M=4
MNA1 N4 A1 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI222_1
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2)&(C1|C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI222_1 X  A1 A2 B1 B2 C1 C2
MNC2 X C2 N4 VSS nfet L=0.06u W=0.48u M=1
MNC1 X C1 N4 VSS nfet L=0.06u W=0.48u M=1
MNB2 N4 B2 N5 VSS nfet L=0.06u W=0.48u M=1
MNA2 N5 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MNB1 N4 B1 N5 VSS nfet L=0.06u W=0.48u M=1
MNA1 N5 A1 VSS VSS nfet L=0.06u W=0.48u M=1
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=1
MPC1 X C1 N3 VDD pfet L=0.06u W=0.6u M=1
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
MPC2 N3 C2 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI222_2
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2)&(C1|C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI222_2 X  A1 A2 B1 B2 C1 C2
MNC2 X C2 N4 VSS nfet L=0.06u W=0.48u M=2
MNC1 X C1 N4 VSS nfet L=0.06u W=0.48u M=2
MNB2 N4 B2 N5 VSS nfet L=0.06u W=0.48u M=2
MNA2 N5 A2 VSS VSS nfet L=0.06u W=0.48u M=2
MNB1 N4 B1 N5 VSS nfet L=0.06u W=0.48u M=2
MNA1 N5 A1 VSS VSS nfet L=0.06u W=0.48u M=2
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=2
MPC1 X C1 N3 VDD pfet L=0.06u W=0.6u M=2
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
MPC2 N3 C2 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI222_4
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2)&(C1|C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI222_4 X  A1 A2 B1 B2 C1 C2
MNC2 X C2 N4 VSS nfet L=0.06u W=0.48u M=4
MNC1 X C1 N4 VSS nfet L=0.06u W=0.48u M=4
MNB2 N4 B2 N5 VSS nfet L=0.06u W=0.48u M=4
MNA2 N5 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNB1 N4 B1 N5 VSS nfet L=0.06u W=0.48u M=4
MNA1 N5 A1 VSS VSS nfet L=0.06u W=0.48u M=4
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=4
MPC1 X C1 N3 VDD pfet L=0.06u W=0.6u M=4
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
MPC2 N3 C2 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI222_0P5
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2)&(C1|C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI222_0P5 X  A1 A2 B1 B2 C1 C2
MNC2 X C2 N4 VSS nfet L=0.060u W=0.240u M=1
MNC1 X C1 N4 VSS nfet L=0.060u W=0.240u M=1
MNB2 N4 B2 N5 VSS nfet L=0.060u W=0.240u M=1
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNB1 N4 B1 N5 VSS nfet L=0.060u W=0.240u M=1
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.240u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.300u M=1
MPC1 X C1 N3 VDD pfet L=0.060u W=0.300u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MPC2 N3 C2 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI222_0P75
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2)&(C1|C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI222_0P75 X  A1 A2 B1 B2 C1 C2
MNC2 X C2 N4 VSS nfet L=0.060u W=0.355u M=1
MNC1 X C1 N4 VSS nfet L=0.060u W=0.355u M=1
MNB2 N4 B2 N5 VSS nfet L=0.060u W=0.355u M=1
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.355u M=1
MNB1 N4 B1 N5 VSS nfet L=0.060u W=0.355u M=1
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.355u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.445u M=1
MPC1 X C1 N3 VDD pfet L=0.060u W=0.445u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.445u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.445u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
MPC2 N3 C2 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI222_3
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2)&(C1|C2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI222_3 X  A1 A2 B1 B2 C1 C2
MNC2 X C2 N4 VSS nfet L=0.060u W=0.480u M=3
MNC1 X C1 N4 VSS nfet L=0.060u W=0.480u M=3
MNB2 N4 B2 N5 VSS nfet L=0.060u W=0.480u M=3
MNA2 N5 A2 VSS VSS nfet L=0.060u W=0.480u M=3
MNB1 N4 B1 N5 VSS nfet L=0.060u W=0.480u M=3
MNA1 N5 A1 VSS VSS nfet L=0.060u W=0.480u M=3
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=3
MPC1 X C1 N3 VDD pfet L=0.060u W=0.600u M=3
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=3
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MPC2 N3 C2 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_0P5
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_0P5 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.06u W=0.24u M=1
MNA2 X A2 N3 VSS nfet L=0.06u W=0.24u M=1
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.24u M=1
MNA1 X A1 N3 VSS nfet L=0.06u W=0.24u M=1
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.3u M=1
MPB1 X B1 N2 VDD pfet L=0.06u W=0.3u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.3u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.3u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_1
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_1 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 X A2 N3 VSS nfet L=0.06u W=0.48u M=1
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.48u M=1
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=1
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=1
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_2
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_2 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 X A2 N3 VSS nfet L=0.06u W=0.48u M=2
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.48u M=2
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=2
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=2
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_3
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_3 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.06u W=0.48u M=3
MNA2 X A2 N3 VSS nfet L=0.06u W=0.48u M=3
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.48u M=3
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=3
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=3
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=3
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=3
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_4
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_4 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 X A2 N3 VSS nfet L=0.06u W=0.48u M=4
MNB2 N3 B2 VSS VSS nfet L=0.06u W=0.48u M=4
MNA1 X A1 N3 VSS nfet L=0.06u W=0.48u M=4
MPB2 N2 B2 VDD VDD pfet L=0.06u W=0.6u M=4
MPB1 X B1 N2 VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 N1 VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_12
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_12 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=12
MNA2 X A2 N3 VSS nfet L=0.060u W=0.480u M=12
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=12
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=12
MPA1C11 X A1 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPA2C11 N1C11 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C12 N1C12 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C12 X A1 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPB1C11 X B1 N2C11 VDD pfet L=0.060u W=0.600u M=1
MPB2C11 N2C11 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB2C12 N2C12 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C12 X B1 N2C12 VDD pfet L=0.060u W=0.600u M=1
MPB1C9 X B1 N2C9 VDD pfet L=0.060u W=0.600u M=1
MPB2C9 N2C9 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB2C10 N2C10 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C10 X B1 N2C10 VDD pfet L=0.060u W=0.600u M=1
MPA1C9 X A1 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPA2C9 N1C9 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C10 N1C10 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C10 X A1 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPB1C8 X B1 N2C8 VDD pfet L=0.060u W=0.600u M=1
MPB2C8 N2C8 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB2C7 N2C7 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C7 X B1 N2C7 VDD pfet L=0.060u W=0.600u M=1
MPB1C6 X B1 N2C6 VDD pfet L=0.060u W=0.600u M=1
MPB2C6 N2C6 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C5 X B1 N2C5 VDD pfet L=0.060u W=0.600u M=1
MPB2C5 N2C5 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C4 X B1 N2C4 VDD pfet L=0.060u W=0.600u M=1
MPB2C4 N2C4 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C3 X B1 N2C3 VDD pfet L=0.060u W=0.600u M=1
MPB2C3 N2C3 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C2 X B1 N2C2 VDD pfet L=0.060u W=0.600u M=1
MPB2C2 N2C2 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPB2C1 N2C1 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C1 X B1 N2C1 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_6
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_6 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 X A2 N3 VSS nfet L=0.060u W=0.480u M=6
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=6
MPB1C6 X B1 N2C6 VDD pfet L=0.060u W=0.600u M=1
MPB2C6 N2C6 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C5 X B1 N2C5 VDD pfet L=0.060u W=0.600u M=1
MPB2C5 N2C5 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C4 X B1 N2C4 VDD pfet L=0.060u W=0.600u M=1
MPB2C4 N2C4 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C3 X B1 N2C3 VDD pfet L=0.060u W=0.600u M=1
MPB2C3 N2C3 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C2 X B1 N2C2 VDD pfet L=0.060u W=0.600u M=1
MPB2C2 N2C2 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPB2C1 N2C1 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C1 X B1 N2C1 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_8
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_8 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 X A2 N3 VSS nfet L=0.060u W=0.480u M=8
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=8
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPB1C8 X B1 N2C8 VDD pfet L=0.060u W=0.600u M=1
MPB2C8 N2C8 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB2C7 N2C7 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C7 X B1 N2C7 VDD pfet L=0.060u W=0.600u M=1
MPB1C6 X B1 N2C6 VDD pfet L=0.060u W=0.600u M=1
MPB2C6 N2C6 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C5 X B1 N2C5 VDD pfet L=0.060u W=0.600u M=1
MPB2C5 N2C5 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C4 X B1 N2C4 VDD pfet L=0.060u W=0.600u M=1
MPB2C4 N2C4 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C3 X B1 N2C3 VDD pfet L=0.060u W=0.600u M=1
MPB2C3 N2C3 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C2 X B1 N2C2 VDD pfet L=0.060u W=0.600u M=1
MPB2C2 N2C2 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPB2C1 N2C1 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1C1 X B1 N2C1 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_S_0P5
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_S_0P5 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.175u M=1
MNA2 X A2 N3 VSS nfet L=0.060u W=0.175u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.175u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.175u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.300u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_S_1
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_S_1 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.335u M=1
MNA2 X A2 N3 VSS nfet L=0.060u W=0.335u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.335u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.335u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_S_2
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_S_2 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.335u M=2
MNA2 X A2 N3 VSS nfet L=0.060u W=0.335u M=2
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.335u M=2
MNA1 X A1 N3 VSS nfet L=0.060u W=0.335u M=2
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=2
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_S_3
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_S_3 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.335u M=3
MNA2 X A2 N3 VSS nfet L=0.060u W=0.335u M=3
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.335u M=3
MNA1 X A1 N3 VSS nfet L=0.060u W=0.335u M=3
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=3
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=3
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_S_4
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_S_4 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.445u M=3
MNA2 X A2 N3 VSS nfet L=0.060u W=0.445u M=3
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.445u M=3
MNA1 X A1 N3 VSS nfet L=0.060u W=0.445u M=3
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=4
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_S_8
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_S_8 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.445u M=6
MNA2 X A2 N3 VSS nfet L=0.060u W=0.445u M=6
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.445u M=6
MNA1 X A1 N3 VSS nfet L=0.060u W=0.445u M=6
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=8
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_0P75
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_0P75 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.355u M=1
MNA2 X A2 N3 VSS nfet L=0.060u W=0.355u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.355u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.355u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.445u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.445u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.445u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_T_0P5
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_T_0P5 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 X A2 N3 VSS nfet L=0.060u W=0.240u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 X A1 N3 VSS nfet L=0.060u W=0.240u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.300u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_T_1
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_T_1 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 X A2 N3 VSS nfet L=0.060u W=0.480u M=1
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=1
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_T_1P5
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_T_1P5 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 X A2 N3 VSS nfet L=0.060u W=0.355u M=2
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=3
MNA1 X A1 N3 VSS nfet L=0.060u W=0.355u M=2
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.445u M=2
MPB1 X B1 N2 VDD pfet L=0.060u W=0.445u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.445u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_T_2
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_T_2 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 X A2 N3 VSS nfet L=0.060u W=0.480u M=2
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=2
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=2
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_T_3
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_T_3 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 X A2 N3 VSS nfet L=0.060u W=0.480u M=3
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=3
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=3
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=3
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_T_4
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_T_4 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 X A2 N3 VSS nfet L=0.060u W=0.480u M=4
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=4
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=4
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI22_T_8
*      Description : "Two 2-input ORs into 2-input NAND"
*      Equation    : X=!((A1|A2)&(B1|B2))
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI22_T_8 X  A1 A2 B1 B2
MNB1 N3 B1 VSS VSS nfet L=0.060u W=0.480u M=16
MNA2 X A2 N3 VSS nfet L=0.060u W=0.480u M=8
MNB2 N3 B2 VSS VSS nfet L=0.060u W=0.480u M=16
MNA1 X A1 N3 VSS nfet L=0.060u W=0.480u M=8
MPB2 N2 B2 VDD VDD pfet L=0.060u W=0.600u M=8
MPB1 X B1 N2 VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N1 VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=16
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_1
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_1 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.06u W=0.6u M=1
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=1
MPA2 N2 A2 N1 VDD pfet L=0.06u W=0.6u M=1
MPA1 X A1 N2 VDD pfet L=0.06u W=0.6u M=1
MNB X B N3 VSS nfet L=0.06u W=0.47u M=1
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.47u M=1
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.47u M=1
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.47u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_2
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_2 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.06u W=0.6u M=2
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=2
MPA2 N2 A2 N1 VDD pfet L=0.06u W=0.6u M=2
MPA1 X A1 N2 VDD pfet L=0.06u W=0.6u M=2
MNB X B N3 VSS nfet L=0.06u W=0.47u M=2
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.47u M=2
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.47u M=2
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.47u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_3
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_3 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.06u W=0.6u M=3
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=3
MPA2 N2 A2 N1 VDD pfet L=0.06u W=0.6u M=3
MPA1 X A1 N2 VDD pfet L=0.06u W=0.6u M=3
MNB X B N3 VSS nfet L=0.06u W=0.47u M=3
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.47u M=3
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.47u M=3
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.47u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_4
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_4 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.06u W=0.6u M=4
MPA3 N1 A3 VDD VDD pfet L=0.06u W=0.6u M=4
MPA2 N2 A2 N1 VDD pfet L=0.06u W=0.6u M=4
MPA1 X A1 N2 VDD pfet L=0.06u W=0.6u M=4
MNB X B N3 VSS nfet L=0.06u W=0.47u M=4
MNA2 N3 A2 VSS VSS nfet L=0.06u W=0.47u M=4
MNA3 N3 A3 VSS VSS nfet L=0.06u W=0.47u M=4
MNA1 N3 A1 VSS VSS nfet L=0.06u W=0.47u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_12
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_12 X  A1 A2 A3 B
MNB X B N3 VSS nfet L=0.060u W=0.435u M=12
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=12
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.435u M=12
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=12
MPA3C12 N1C12 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C12 N2C12 A2 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPA1C12 X A1 N2C12 VDD pfet L=0.060u W=0.600u M=1
MPA3C11 N1C11 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C11 N2C11 A2 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPA1C11 X A1 N2C11 VDD pfet L=0.060u W=0.600u M=1
MPA3C10 N1C10 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C10 N2C10 A2 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPA1C10 X A1 N2C10 VDD pfet L=0.060u W=0.600u M=1
MPA3C9 N1C9 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C9 N2C9 A2 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPA1C9 X A1 N2C9 VDD pfet L=0.060u W=0.600u M=1
MPA3C8 N1C8 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N2C8 A2 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N2C8 VDD pfet L=0.060u W=0.600u M=1
MPA3C7 N1C7 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N2C7 A2 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N2C7 VDD pfet L=0.060u W=0.600u M=1
MPA3C2 N1C2 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N2C2 A2 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N2C2 VDD pfet L=0.060u W=0.600u M=1
MPA3C3 N1C3 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N2C3 A2 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N2C3 VDD pfet L=0.060u W=0.600u M=1
MPA3C4 N1C4 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N2C4 A2 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N2C4 VDD pfet L=0.060u W=0.600u M=1
MPA3C5 N1C5 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N2C5 A2 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N2C5 VDD pfet L=0.060u W=0.600u M=1
MPA3C6 N1C6 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N2C6 A2 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N2C6 VDD pfet L=0.060u W=0.600u M=1
MPB X B VDD VDD pfet L=0.060u W=0.585u M=12
MPA3C1 N1C1 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N2C1 A2 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N2C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_6
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_6 X  A1 A2 A3 B
MNB X B N3 VSS nfet L=0.060u W=0.435u M=6
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=6
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.435u M=6
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=6
MPA3C2 N1C2 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N2C2 A2 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N2C2 VDD pfet L=0.060u W=0.600u M=1
MPA3C3 N1C3 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N2C3 A2 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N2C3 VDD pfet L=0.060u W=0.600u M=1
MPA3C4 N1C4 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N2C4 A2 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N2C4 VDD pfet L=0.060u W=0.600u M=1
MPA3C5 N1C5 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N2C5 A2 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N2C5 VDD pfet L=0.060u W=0.600u M=1
MPA3C6 N1C6 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N2C6 A2 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N2C6 VDD pfet L=0.060u W=0.600u M=1
MPB X B VDD VDD pfet L=0.060u W=0.585u M=6
MPA3C1 N1C1 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N2C1 A2 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N2C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_8
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_8 X  A1 A2 A3 B
MNB X B N3 VSS nfet L=0.060u W=0.435u M=8
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=8
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.435u M=8
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=8
MPA3C8 N1C8 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N2C8 A2 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA1C8 X A1 N2C8 VDD pfet L=0.060u W=0.600u M=1
MPA3C7 N1C7 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N2C7 A2 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 X A1 N2C7 VDD pfet L=0.060u W=0.600u M=1
MPA3C2 N1C2 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N2C2 A2 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA1C2 X A1 N2C2 VDD pfet L=0.060u W=0.600u M=1
MPA3C3 N1C3 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N2C3 A2 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPA1C3 X A1 N2C3 VDD pfet L=0.060u W=0.600u M=1
MPA3C4 N1C4 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N2C4 A2 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA1C4 X A1 N2C4 VDD pfet L=0.060u W=0.600u M=1
MPA3C5 N1C5 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N2C5 A2 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 X A1 N2C5 VDD pfet L=0.060u W=0.600u M=1
MPA3C6 N1C6 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N2C6 A2 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C6 X A1 N2C6 VDD pfet L=0.060u W=0.600u M=1
MPB X B VDD VDD pfet L=0.060u W=0.585u M=8
MPA3C1 N1C1 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N2C1 A2 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA1C1 X A1 N2C1 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_0P5
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_0P5 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.060u W=0.295u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N2 VDD pfet L=0.060u W=0.300u M=1
MNB X B N3 VSS nfet L=0.060u W=0.220u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.220u M=1
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.220u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_0P75
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_0P75 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.060u W=0.440u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.445u M=1
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.445u M=1
MPA1 X A1 N2 VDD pfet L=0.060u W=0.445u M=1
MNB X B N3 VSS nfet L=0.060u W=0.325u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.325u M=1
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.325u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.325u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_T_0P5
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_T_0P5 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.060u W=0.295u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N2 VDD pfet L=0.060u W=0.300u M=1
MNB X B N3 VSS nfet L=0.060u W=0.220u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=1
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.435u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_T_1
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_T_1 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.060u W=0.585u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=1
MNB X B N3 VSS nfet L=0.060u W=0.435u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=2
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.435u M=2
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_T_2
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_T_2 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.060u W=0.585u M=2
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=2
MNB X B N3 VSS nfet L=0.060u W=0.435u M=2
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=4
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.435u M=4
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_T_4
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_T_4 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.060u W=0.585u M=4
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=4
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=4
MNB X B N3 VSS nfet L=0.060u W=0.435u M=4
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=8
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.435u M=8
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_T_8
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_T_8 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.060u W=0.585u M=8
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=8
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.600u M=8
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=8
MNB X B N3 VSS nfet L=0.060u W=0.435u M=8
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.465u M=15
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.465u M=15
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.465u M=15
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_G_0P5
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_G_0P5 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.060u W=0.300u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.300u M=1
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.300u M=1
MPA1 X A1 N2 VDD pfet L=0.060u W=0.300u M=1
MNB X B N3 VSS nfet L=0.060u W=0.240u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_G_1
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_G_1 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.060u W=0.600u M=1
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=1
MNB X B N3 VSS nfet L=0.060u W=0.480u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_G_2
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_G_2 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.060u W=0.600u M=2
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=2
MNB X B N3 VSS nfet L=0.060u W=0.480u M=2
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI31_G_4
*      Description : "3-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI31_G_4 X  A1 A2 A3 B
MPB X B VDD VDD pfet L=0.060u W=0.600u M=4
MPA3 N1 A3 VDD VDD pfet L=0.060u W=0.600u M=4
MPA2 N2 A2 N1 VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=4
MNB X B N3 VSS nfet L=0.060u W=0.480u M=4
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA3 N3 A3 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI41_1
*      Description : "4-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3|A4)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI41_1 X  A1 A2 A3 A4 B
MNB X B N1 VSS nfet L=0.060u W=0.350u M=1
MNA4 N1 A4 VSS VSS nfet L=0.060u W=0.350u M=1
MNA3 N1 A3 VSS VSS nfet L=0.060u W=0.350u M=1
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.350u M=1
MNA1 N1 A1 VSS VSS nfet L=0.060u W=0.350u M=1
MPB X B VDD VDD pfet L=0.060u W=0.485u M=1
MPA4 N4 A4 VDD VDD pfet L=0.060u W=0.600u M=1
MPA3 N3 A3 N4 VDD pfet L=0.060u W=0.600u M=1
MPA2 N2 A2 N3 VDD pfet L=0.060u W=0.600u M=1
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI41_2
*      Description : "4-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3|A4)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI41_2 X  A1 A2 A3 A4 B
MNB X B N1 VSS nfet L=0.060u W=0.350u M=2
MNA4 N1 A4 VSS VSS nfet L=0.060u W=0.350u M=2
MNA3 N1 A3 VSS VSS nfet L=0.060u W=0.350u M=2
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.350u M=2
MNA1 N1 A1 VSS VSS nfet L=0.060u W=0.350u M=2
MPB X B VDD VDD pfet L=0.060u W=0.485u M=2
MPA4 N4 A4 VDD VDD pfet L=0.060u W=0.600u M=2
MPA3 N3 A3 N4 VDD pfet L=0.060u W=0.600u M=2
MPA2 N2 A2 N3 VDD pfet L=0.060u W=0.600u M=2
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAI41_4
*      Description : "4-input OR into 2-input NAND"
*      Equation    : X=!((A1|A2|A3|A4)&B)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAI41_4 X  A1 A2 A3 A4 B
MNB X B N1 VSS nfet L=0.060u W=0.465u M=3
MNA4 N1 A4 VSS VSS nfet L=0.060u W=0.465u M=3
MNA3 N1 A3 VSS VSS nfet L=0.060u W=0.465u M=3
MNA2 N1 A2 VSS VSS nfet L=0.060u W=0.465u M=3
MNA1 N1 A1 VSS VSS nfet L=0.060u W=0.465u M=3
MPB X B VDD VDD pfet L=0.060u W=0.485u M=4
MPA4 N4 A4 VDD VDD pfet L=0.060u W=0.600u M=4
MPA3 N3 A3 N4 VDD pfet L=0.060u W=0.600u M=4
MPA2 N2 A2 N3 VDD pfet L=0.060u W=0.600u M=4
MPA1 X A1 N2 VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAO211_DG_1
*      Description : "One 2-input OR into 2-input AND into 2-input OR"
*      Equation    : X=((A1|A2)&B)|C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAO211_DG_1 X  A1 A2 B C
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPB1 N2 B VDD VDD pfet L=0.060u W=0.245u M=1
MPC1 I1 C N2 VDD pfet L=0.060u W=0.245u M=1
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.245u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.245u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNB1 I1 B N3 VSS nfet L=0.060u W=0.220u M=1
MNC1 I1 C VSS VSS nfet L=0.060u W=0.220u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.220u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAO211_DG_2
*      Description : "One 2-input OR into 2-input AND into 2-input OR"
*      Equation    : X=((A1|A2)&B)|C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAO211_DG_2 X  A1 A2 B C
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPB1 N2 B VDD VDD pfet L=0.060u W=0.300u M=1
MPC1 I1 C N2 VDD pfet L=0.060u W=0.300u M=1
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNB1 I1 B N3 VSS nfet L=0.060u W=0.240u M=1
MNC1 I1 C VSS VSS nfet L=0.060u W=0.240u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.240u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.240u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAO211_DG_4
*      Description : "One 2-input OR into 2-input AND into 2-input OR"
*      Equation    : X=((A1|A2)&B)|C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAO211_DG_4 X  A1 A2 B C
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPB1 N2 B VDD VDD pfet L=0.060u W=0.600u M=1
MPC1 I1 C N2 VDD pfet L=0.060u W=0.600u M=1
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNB1 I1 B N3 VSS nfet L=0.060u W=0.480u M=1
MNC1 I1 C VSS VSS nfet L=0.060u W=0.480u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAO211_DG_8
*      Description : "One 2-input OR into 2-input AND into 2-input OR"
*      Equation    : X=((A1|A2)&B)|C
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAO211_DG_8 X  A1 A2 B C
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPB1 N2 B VDD VDD pfet L=0.060u W=0.600u M=2
MPC1 I1 C N2 VDD pfet L=0.060u W=0.600u M=2
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNB1 I1 B N3 VSS nfet L=0.060u W=0.480u M=2
MNC1 I1 C VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAOI211_12
*      Description : "One 2-input OR into 2-input AND into 2-input NOR"
*      Equation    : X=!(((A1|A2)&B)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAOI211_12 X  A1 A2 B C
MNC X C VSS VSS nfet L=0.060u W=0.435u M=12
MNB X B N3 VSS nfet L=0.060u W=0.435u M=12
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=12
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=12
MPA1C12 N2 A1 N1C12 VDD pfet L=0.060u W=0.600u M=1
MPA2C11 N1C11 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C12 N1C12 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C11 N2 A1 N1C11 VDD pfet L=0.060u W=0.600u M=1
MPA1C10 N2 A1 N1C10 VDD pfet L=0.060u W=0.600u M=1
MPA2C9 N1C9 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C10 N1C10 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C9 N2 A1 N1C9 VDD pfet L=0.060u W=0.600u M=1
MPA1C8 N2 A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 N2 A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 N2 A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 N2 A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 N2 A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 N2 A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 N2 A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPC X C N2 VDD pfet L=0.060u W=0.600u M=12
MPB N2 B VDD VDD pfet L=0.060u W=0.600u M=12
MPA1C1 N2 A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAOI211_8
*      Description : "One 2-input OR into 2-input AND into 2-input NOR"
*      Equation    : X=!(((A1|A2)&B)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAOI211_8 X  A1 A2 B C
MNC X C VSS VSS nfet L=0.060u W=0.435u M=8
MNB X B N3 VSS nfet L=0.060u W=0.435u M=8
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=8
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=8
MPA1C8 N2 A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 N2 A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 N2 A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 N2 A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 N2 A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 N2 A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 N2 A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPC X C N2 VDD pfet L=0.060u W=0.600u M=8
MPB N2 B VDD VDD pfet L=0.060u W=0.600u M=8
MPA1C1 N2 A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAOI211_G_8
*      Description : "One 2-input OR into 2-input AND into 2-input NOR"
*      Equation    : X=!(((A1|A2)&B)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAOI211_G_8 X  A1 A2 B C
MNC X C VSS VSS nfet L=0.060u W=0.480u M=8
MNB X B N3 VSS nfet L=0.060u W=0.480u M=8
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=8
MPA1C8 N2 A1 N1C8 VDD pfet L=0.060u W=0.600u M=1
MPA1C7 N2 A1 N1C7 VDD pfet L=0.060u W=0.600u M=1
MPA2C7 N1C7 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C8 N1C8 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C6 N2 A1 N1C6 VDD pfet L=0.060u W=0.600u M=1
MPA1C5 N2 A1 N1C5 VDD pfet L=0.060u W=0.600u M=1
MPA2C5 N1C5 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C4 N2 A1 N1C4 VDD pfet L=0.060u W=0.600u M=1
MPA2C4 N1C4 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C2 N1C2 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C2 N2 A1 N1C2 VDD pfet L=0.060u W=0.600u M=1
MPA2C3 N1C3 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2C6 N1C6 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MPA1C3 N2 A1 N1C3 VDD pfet L=0.060u W=0.600u M=1
MPC X C N2 VDD pfet L=0.060u W=0.600u M=8
MPB N2 B VDD VDD pfet L=0.060u W=0.600u M=8
MPA1C1 N2 A1 N1C1 VDD pfet L=0.060u W=0.600u M=1
MPA2C1 N1C1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAOI211_0P5
*      Description : "One 2-input OR into 2-input AND into 2-input NOR"
*      Equation    : X=!(((A1|A2)&B)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAOI211_0P5 X  A1 A2 B C
MPC X C N2 VDD pfet L=0.060u W=0.300u M=1
MPB N2 B VDD VDD pfet L=0.060u W=0.300u M=1
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
MNC X C VSS VSS nfet L=0.060u W=0.220u M=1
MNB X B N3 VSS nfet L=0.060u W=0.220u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.220u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.220u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAOI211_1
*      Description : "One 2-input OR into 2-input AND into 2-input NOR"
*      Equation    : X=!(((A1|A2)&B)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAOI211_1 X  A1 A2 B C
MPC X C N2 VDD pfet L=0.060u W=0.600u M=1
MPB N2 B VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MNC X C VSS VSS nfet L=0.060u W=0.435u M=1
MNB X B N3 VSS nfet L=0.060u W=0.435u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAOI211_2
*      Description : "One 2-input OR into 2-input AND into 2-input NOR"
*      Equation    : X=!(((A1|A2)&B)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAOI211_2 X  A1 A2 B C
MPC X C N2 VDD pfet L=0.060u W=0.600u M=2
MPB N2 B VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MNC X C VSS VSS nfet L=0.060u W=0.435u M=2
MNB X B N3 VSS nfet L=0.060u W=0.435u M=2
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=2
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAOI211_3
*      Description : "One 2-input OR into 2-input AND into 2-input NOR"
*      Equation    : X=!(((A1|A2)&B)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAOI211_3 X  A1 A2 B C
MPC X C N2 VDD pfet L=0.060u W=0.600u M=3
MPB N2 B VDD VDD pfet L=0.060u W=0.600u M=3
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=3
MNC X C VSS VSS nfet L=0.060u W=0.435u M=3
MNB X B N3 VSS nfet L=0.060u W=0.435u M=3
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=3
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAOI211_4
*      Description : "One 2-input OR into 2-input AND into 2-input NOR"
*      Equation    : X=!(((A1|A2)&B)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAOI211_4 X  A1 A2 B C
MPC X C N2 VDD pfet L=0.060u W=0.600u M=4
MPB N2 B VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MNC X C VSS VSS nfet L=0.060u W=0.435u M=4
MNB X B N3 VSS nfet L=0.060u W=0.435u M=4
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.435u M=4
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.435u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAOI211_G_1
*      Description : "One 2-input OR into 2-input AND into 2-input NOR"
*      Equation    : X=!(((A1|A2)&B)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAOI211_G_1 X  A1 A2 B C
MPC X C N2 VDD pfet L=0.060u W=0.600u M=1
MPB N2 B VDD VDD pfet L=0.060u W=0.600u M=1
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
MNC X C VSS VSS nfet L=0.060u W=0.480u M=1
MNB X B N3 VSS nfet L=0.060u W=0.480u M=1
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAOI211_G_2
*      Description : "One 2-input OR into 2-input AND into 2-input NOR"
*      Equation    : X=!(((A1|A2)&B)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAOI211_G_2 X  A1 A2 B C
MPC X C N2 VDD pfet L=0.060u W=0.600u M=2
MPB N2 B VDD VDD pfet L=0.060u W=0.600u M=2
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
MNC X C VSS VSS nfet L=0.060u W=0.480u M=2
MNB X B N3 VSS nfet L=0.060u W=0.480u M=2
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OAOI211_G_4
*      Description : "One 2-input OR into 2-input AND into 2-input NOR"
*      Equation    : X=!(((A1|A2)&B)|C)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OAOI211_G_4 X  A1 A2 B C
MPC X C N2 VDD pfet L=0.060u W=0.600u M=4
MPB N2 B VDD VDD pfet L=0.060u W=0.600u M=4
MPA1 N2 A1 N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=4
MNC X C VSS VSS nfet L=0.060u W=0.480u M=4
MNB X B N3 VSS nfet L=0.060u W=0.480u M=4
MNA1 N3 A1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 N3 A2 VSS VSS nfet L=0.060u W=0.480u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_1
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_1 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.36u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.36u M=1
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.57u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.57u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_12
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_12 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.39u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=12
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.39u M=2
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.57u M=12
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=12
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.57u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_2
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_2 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.37u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.37u M=1
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.57u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.57u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_3
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_3 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.375u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=3
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.375u M=1
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.57u M=3
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=3
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.57u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_4
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_4 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.38u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.38u M=1
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.57u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.57u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_6
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_6 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.39u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=6
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.39u M=1
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.57u M=6
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=6
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.57u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_8
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_8 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.48u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=8
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.48u M=1
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.57u M=8
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=8
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.57u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_DG_1
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_DG_1 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.220u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=1
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.220u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.245u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.245u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_DG_2
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_DG_2 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.240u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.300u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_DG_3
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_DG_3 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.355u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.355u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.445u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_DG_4
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_DG_4 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.480u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_DG_6
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_DG_6 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.355u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.355u M=2
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.445u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=6
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.445u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_DG_8
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_DG_8 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_10
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_10 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.480u M=7
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=10
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.480u M=7
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=9
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=10
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=9
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_16
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_16 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.480u M=12
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=16
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.480u M=12
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=15
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=16
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=15
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_1P5
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_1P5 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.270u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.355u M=2
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.270u M=2
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.430u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.445u M=2
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.430u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_24
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_24 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.480u M=18
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=24
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.480u M=18
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=22
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=24
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=22
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_2P5
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_2P5 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.450u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.400u M=3
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.450u M=2
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.480u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.500u M=3
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.480u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR2_5
*      Description : "2-Input OR"
*      Equation    : X=A1|A2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR2_5 X  A1 A2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.450u M=4
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=5
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.450u M=4
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.575u M=5
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=5
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.575u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3_1
*      Description : "3-Input OR"
*      Equation    : X=A1|A2|A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3_1 X  A1 A2 A3
MPA2 N1 A2 N2 VDD pfet L=0.06u W=0.59u M=1
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.59u M=1
MPA3 N2 A3 VDD VDD pfet L=0.06u W=0.59u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MNA3 I1 A3 VSS VSS nfet L=0.06u W=0.35u M=1
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.35u M=1
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.35u M=1
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3_2
*      Description : "3-Input OR"
*      Equation    : X=A1|A2|A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3_2 X  A1 A2 A3
MPA2 N1 A2 N2 VDD pfet L=0.06u W=0.59u M=2
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.59u M=2
MPA3 N2 A3 VDD VDD pfet L=0.06u W=0.59u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MNA3 I1 A3 VSS VSS nfet L=0.06u W=0.35u M=2
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.35u M=2
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.35u M=2
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3_4
*      Description : "3-Input OR"
*      Equation    : X=A1|A2|A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3_4 X  A1 A2 A3
MPA2 N1 A2 N2 VDD pfet L=0.06u W=0.59u M=4
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.59u M=4
MPA3 N2 A3 VDD VDD pfet L=0.06u W=0.59u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MNA3 I1 A3 VSS VSS nfet L=0.06u W=0.465u M=3
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.465u M=3
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.465u M=3
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3_6
*      Description : "3-Input OR"
*      Equation    : X=A1|A2|A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3_6 X  A1 A2 A3
MPA2 N1 A2 N2 VDD pfet L=0.06u W=0.59u M=6
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.59u M=6
MPA3 N2 A3 VDD VDD pfet L=0.06u W=0.59u M=6
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=6
MNA3 I1 A3 VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.48u M=4
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.48u M=4
MNI1 X I1 VSS VSS nfet L=0.06u W=0.48u M=6
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3_3
*      Description : "3-Input OR"
*      Equation    : X=A1|A2|A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3_3 X  A1 A2 A3
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=3
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=3
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=3
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=3
MNA3 I1 A3 VSS VSS nfet L=0.060u W=0.480u M=2
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.480u M=2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=3
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3_8
*      Description : "3-Input OR"
*      Equation    : X=A1|A2|A3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3_8 X  A1 A2 A3
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=8
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=8
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=8
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MNA3 I1 A3 VSS VSS nfet L=0.060u W=0.445u M=6
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.445u M=6
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.445u M=6
MNI1 X I1 VSS VSS nfet L=0.060u W=0.480u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3B_0P5
*      Description : "3-Input OR (A inverted input)"
*      Equation    : X=!A|B1|B2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3B_0P5 X  A B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.175u M=1
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.175u M=1
MNA N2 A VSS VSS nfet L=0.060u W=0.240u M=1
MNI1 X I1 N2 VSS nfet L=0.060u W=0.240u M=1
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.215u M=1
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.215u M=1
MPA X A VDD VDD pfet L=0.060u W=0.300u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.300u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3B_1
*      Description : "3-Input OR (A inverted input)"
*      Equation    : X=!A|B1|B2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3B_1 X  A B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.06u W=0.34u M=1
MNB1 I1 B1 VSS VSS nfet L=0.06u W=0.34u M=1
MNA N2 A VSS VSS nfet L=0.06u W=0.48u M=1
MNI1 X I1 N2 VSS nfet L=0.06u W=0.48u M=1
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.55u M=1
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.55u M=1
MPA X A VDD VDD pfet L=0.06u W=0.6u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3B_12
*      Description : "3-Input OR (A inverted input)"
*      Equation    : X=!A|B1|B2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3B_12 X  A B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.430u M=5
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.430u M=5
MNA N2 A VSS VSS nfet L=0.060u W=0.480u M=12
MNI1 X I1 N2 VSS nfet L=0.060u W=0.480u M=12
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.600u M=7
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.600u M=7
MPA X A VDD VDD pfet L=0.060u W=0.600u M=12
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=12
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3B_2
*      Description : "3-Input OR (A inverted input)"
*      Equation    : X=!A|B1|B2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3B_2 X  A B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.06u W=0.34u M=2
MNB1 I1 B1 VSS VSS nfet L=0.06u W=0.34u M=2
MNA N2 A VSS VSS nfet L=0.06u W=0.48u M=2
MNI1 X I1 N2 VSS nfet L=0.06u W=0.48u M=2
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.55u M=2
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.55u M=2
MPA X A VDD VDD pfet L=0.06u W=0.6u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3B_4
*      Description : "3-Input OR (A inverted input)"
*      Equation    : X=!A|B1|B2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3B_4 X  A B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.06u W=0.455u M=3
MNB1 I1 B1 VSS VSS nfet L=0.06u W=0.455u M=3
MNA N2 A VSS VSS nfet L=0.06u W=0.48u M=4
MNI1 X I1 N2 VSS nfet L=0.06u W=0.48u M=4
MPB2 N1 B2 VDD VDD pfet L=0.06u W=0.55u M=4
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.55u M=4
MPA X A VDD VDD pfet L=0.06u W=0.6u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR3B_8
*      Description : "3-Input OR (A inverted input)"
*      Equation    : X=!A|B1|B2
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR3B_8 X  A B1 B2
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.475u M=3
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.475u M=3
MNA N2 A VSS VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 N2 VSS nfet L=0.060u W=0.480u M=8
MPB2 N1 B2 VDD VDD pfet L=0.060u W=0.575u M=5
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.575u M=5
MPA X A VDD VDD pfet L=0.060u W=0.600u M=8
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR4_1
*      Description : "4-Input OR"
*      Equation    : X=A1|A2|A3|A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR4_1 X  A1 A2 A3 A4
MNA3 I2 A3 VSS VSS nfet L=0.06u W=0.34u M=1
MNI1 X I1 N3 VSS nfet L=0.06u W=0.48u M=1
MNI2 N3 I2 VSS VSS nfet L=0.06u W=0.48u M=1
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.34u M=1
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.34u M=1
MNA4 I2 A4 VSS VSS nfet L=0.06u W=0.34u M=1
MPA3 I2 A3 N2 VDD pfet L=0.06u W=0.55u M=1
MPI2 X I2 VDD VDD pfet L=0.06u W=0.6u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.55u M=1
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.55u M=1
MPA4 N2 A4 VDD VDD pfet L=0.06u W=0.55u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR4_2
*      Description : "4-Input OR"
*      Equation    : X=A1|A2|A3|A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR4_2 X  A1 A2 A3 A4
MNA3 I2 A3 VSS VSS nfet L=0.06u W=0.34u M=2
MNI1 X I1 N3 VSS nfet L=0.06u W=0.48u M=2
MNI2 N3 I2 VSS VSS nfet L=0.06u W=0.48u M=2
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.34u M=2
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.34u M=2
MNA4 I2 A4 VSS VSS nfet L=0.06u W=0.34u M=2
MPA3 I2 A3 N2 VDD pfet L=0.06u W=0.55u M=2
MPI2 X I2 VDD VDD pfet L=0.06u W=0.6u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.55u M=2
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.55u M=2
MPA4 N2 A4 VDD VDD pfet L=0.06u W=0.55u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR4_4
*      Description : "4-Input OR"
*      Equation    : X=A1|A2|A3|A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR4_4 X  A1 A2 A3 A4
MNA3 I2 A3 VSS VSS nfet L=0.06u W=0.455u M=3
MNI1 X I1 N3 VSS nfet L=0.06u W=0.48u M=4
MNI2 N3 I2 VSS VSS nfet L=0.06u W=0.48u M=4
MNA2 I1 A2 VSS VSS nfet L=0.06u W=0.455u M=3
MNA1 I1 A1 VSS VSS nfet L=0.06u W=0.455u M=3
MNA4 I2 A4 VSS VSS nfet L=0.06u W=0.455u M=3
MPA3 I2 A3 N2 VDD pfet L=0.06u W=0.55u M=4
MPI2 X I2 VDD VDD pfet L=0.06u W=0.6u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
MPA1 I1 A1 N1 VDD pfet L=0.06u W=0.55u M=4
MPA2 N1 A2 VDD VDD pfet L=0.06u W=0.55u M=4
MPA4 N2 A4 VDD VDD pfet L=0.06u W=0.55u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR4_6
*      Description : "4-Input OR"
*      Equation    : X=A1|A2|A3|A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR4_6 X  A1 A2 A3 A4
MNA3 I2 A3 VSS VSS nfet L=0.060u W=0.480u M=4
MNI1 X I1 N3 VSS nfet L=0.060u W=0.480u M=6
MNI2 N3 I2 VSS VSS nfet L=0.060u W=0.480u M=6
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.480u M=4
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.480u M=4
MNA4 I2 A4 VSS VSS nfet L=0.060u W=0.480u M=4
MPA3 I2 A3 N2 VDD pfet L=0.060u W=0.600u M=5
MPI2 X I2 VDD VDD pfet L=0.060u W=0.600u M=6
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=6
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=5
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=5
MPA4 N2 A4 VDD VDD pfet L=0.060u W=0.600u M=5
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR4_8
*      Description : "4-Input OR"
*      Equation    : X=A1|A2|A3|A4
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR4_8 X  A1 A2 A3 A4
MNA3 I2 A3 VSS VSS nfet L=0.060u W=0.480u M=5
MNI1 X I1 N3 VSS nfet L=0.060u W=0.480u M=8
MNI2 N3 I2 VSS VSS nfet L=0.060u W=0.480u M=8
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.480u M=5
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.480u M=5
MNA4 I2 A4 VSS VSS nfet L=0.060u W=0.480u M=5
MPA3 I2 A3 N2 VDD pfet L=0.060u W=0.600u M=7
MPI2 X I2 VDD VDD pfet L=0.060u W=0.600u M=8
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=7
MPA2 N1 A2 VDD VDD pfet L=0.060u W=0.600u M=7
MPA4 N2 A4 VDD VDD pfet L=0.060u W=0.600u M=7
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR4B_1
*      Description : "4-Input OR (A inverted input)"
*      Equation    : X=!A|B1|B2|B3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR4B_1 X  A B1 B2 B3
MNB1 I1 B1 VSS VSS nfet L=0.06u W=0.35u M=1
MNB2 I1 B2 VSS VSS nfet L=0.06u W=0.35u M=1
MNB3 I1 B3 VSS VSS nfet L=0.06u W=0.35u M=1
MNA N3 A VSS VSS nfet L=0.06u W=0.48u M=1
MNI1 X I1 N3 VSS nfet L=0.06u W=0.48u M=1
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.59u M=1
MPB2 N1 B2 N2 VDD pfet L=0.06u W=0.59u M=1
MPB3 N2 B3 VDD VDD pfet L=0.06u W=0.59u M=1
MPA X A VDD VDD pfet L=0.06u W=0.6u M=1
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR4B_2
*      Description : "4-Input OR (A inverted input)"
*      Equation    : X=!A|B1|B2|B3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR4B_2 X  A B1 B2 B3
MNB1 I1 B1 VSS VSS nfet L=0.06u W=0.35u M=2
MNB2 I1 B2 VSS VSS nfet L=0.06u W=0.35u M=2
MNB3 I1 B3 VSS VSS nfet L=0.06u W=0.35u M=2
MNA N3 A VSS VSS nfet L=0.06u W=0.48u M=2
MNI1 X I1 N3 VSS nfet L=0.06u W=0.48u M=2
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.59u M=2
MPB2 N1 B2 N2 VDD pfet L=0.06u W=0.59u M=2
MPB3 N2 B3 VDD VDD pfet L=0.06u W=0.59u M=2
MPA X A VDD VDD pfet L=0.06u W=0.6u M=2
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR4B_4
*      Description : "4-Input OR (A inverted input)"
*      Equation    : X=!A|B1|B2|B3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR4B_4 X  A B1 B2 B3
MNB1 I1 B1 VSS VSS nfet L=0.06u W=0.465u M=3
MNB2 I1 B2 VSS VSS nfet L=0.06u W=0.465u M=3
MNB3 I1 B3 VSS VSS nfet L=0.06u W=0.465u M=3
MNA N3 A VSS VSS nfet L=0.06u W=0.48u M=4
MNI1 X I1 N3 VSS nfet L=0.06u W=0.48u M=4
MPB1 I1 B1 N1 VDD pfet L=0.06u W=0.59u M=4
MPB2 N1 B2 N2 VDD pfet L=0.06u W=0.59u M=4
MPB3 N2 B3 VDD VDD pfet L=0.06u W=0.59u M=4
MPA X A VDD VDD pfet L=0.06u W=0.6u M=4
MPI1 X I1 VDD VDD pfet L=0.06u W=0.6u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR4B_8
*      Description : "4-Input OR (A inverted input)"
*      Equation    : X=!A|B1|B2|B3
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR4B_8 X  A B1 B2 B3
MNB1 I1 B1 VSS VSS nfet L=0.060u W=0.475u M=3
MNB2 I1 B2 VSS VSS nfet L=0.060u W=0.475u M=3
MNB3 I1 B3 VSS VSS nfet L=0.060u W=0.475u M=3
MNA N3 A VSS VSS nfet L=0.060u W=0.480u M=8
MNI1 X I1 N3 VSS nfet L=0.060u W=0.480u M=8
MPB1 I1 B1 N1 VDD pfet L=0.060u W=0.580u M=6
MPB2 N1 B2 N2 VDD pfet L=0.060u W=0.580u M=6
MPB3 N2 B3 VDD VDD pfet L=0.060u W=0.580u M=6
MPA X A VDD VDD pfet L=0.060u W=0.600u M=8
MPI1 X I1 VDD VDD pfet L=0.060u W=0.600u M=8
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR5_1
*      Description : "5-Input OR"
*      Equation    : X=A1|A2|A3|A4|A5
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR5_1 X  A1 A2 A3 A4 A5
MNA5 I2 A5 VSS VSS nfet L=0.060u W=0.305u M=1
MNA3 I1 A3 VSS VSS nfet L=0.060u W=0.320u M=1
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.320u M=1
MNI2 N4 I2 VSS VSS nfet L=0.060u W=0.480u M=1
MNI1 X I1 N4 VSS nfet L=0.060u W=0.480u M=1
MNA4 I2 A4 VSS VSS nfet L=0.060u W=0.305u M=1
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.320u M=1
MPA4 I2 A4 N3 VDD pfet L=0.060u W=0.500u M=1
MPI2 X I2 VDD VDD pfet L=0.060u W=0.550u M=1
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=1
MPA5 N3 A5 VDD VDD pfet L=0.060u W=0.500u M=1
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=1
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=1
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR5_2
*      Description : "5-Input OR"
*      Equation    : X=A1|A2|A3|A4|A5
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR5_2 X  A1 A2 A3 A4 A5
MNA5 I2 A5 VSS VSS nfet L=0.060u W=0.305u M=2
MNA3 I1 A3 VSS VSS nfet L=0.060u W=0.320u M=2
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.320u M=2
MNI2 N4 I2 VSS VSS nfet L=0.060u W=0.480u M=2
MNI1 X I1 N4 VSS nfet L=0.060u W=0.480u M=2
MNA4 I2 A4 VSS VSS nfet L=0.060u W=0.305u M=2
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.320u M=2
MPA4 I2 A4 N3 VDD pfet L=0.060u W=0.500u M=2
MPI2 X I2 VDD VDD pfet L=0.060u W=0.550u M=2
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=2
MPA5 N3 A5 VDD VDD pfet L=0.060u W=0.500u M=2
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=2
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=2
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=2
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_OR5_4
*      Description : "5-Input OR"
*      Equation    : X=A1|A2|A3|A4|A5
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_OR5_4 X  A1 A2 A3 A4 A5
MNA5 I2 A5 VSS VSS nfet L=0.060u W=0.405u M=3
MNA3 I1 A3 VSS VSS nfet L=0.060u W=0.430u M=3
MNA2 I1 A2 VSS VSS nfet L=0.060u W=0.430u M=3
MNI2 N4 I2 VSS VSS nfet L=0.060u W=0.480u M=4
MNI1 X I1 N4 VSS nfet L=0.060u W=0.480u M=4
MNA4 I2 A4 VSS VSS nfet L=0.060u W=0.405u M=3
MNA1 I1 A1 VSS VSS nfet L=0.060u W=0.430u M=3
MPA4 I2 A4 N3 VDD pfet L=0.060u W=0.500u M=4
MPI2 X I2 VDD VDD pfet L=0.060u W=0.550u M=4
MPI1 X I1 VDD VDD pfet L=0.060u W=0.550u M=4
MPA5 N3 A5 VDD VDD pfet L=0.060u W=0.500u M=4
MPA1 I1 A1 N1 VDD pfet L=0.060u W=0.600u M=4
MPA2 N1 A2 N2 VDD pfet L=0.060u W=0.600u M=4
MPA3 N2 A3 VDD VDD pfet L=0.060u W=0.600u M=4
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_TIE0_1
*      Description : "Tie low"
*      Equation    : X=0
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_TIE0_1 X  
MN3 X NH VSS VSS nfet L=0.06u W=0.48u M=1
MN1 NL NH VSS VSS nfet L=0.06u W=0.24u M=1
MN2 NL NL VSS VSS nfet L=0.06u W=0.24u M=1
MP1 NH NL VDD VDD pfet L=0.06u W=0.235u M=1
MP2 NH NH VDD VDD pfet L=0.06u W=0.235u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_TIE1_1
*      Description : "Tie high"
*      Equation    : X=1
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_TIE1_1 X  
MN2 NL NL VSS VSS nfet L=0.06u W=0.24u M=1
MN1 NL NH VSS VSS nfet L=0.06u W=0.24u M=1
MP3 X NL VDD VDD pfet L=0.06u W=0.6u M=1
MP1 NH NL VDD VDD pfet L=0.06u W=0.235u M=1
MP2 NH NH VDD VDD pfet L=0.06u W=0.235u M=1
.ENDS
*-----------------------------------------------------------------------
*      Cell        : SEN_TIEDIN_1
*      Description : "Antenna diode with N+/Pwell Diode"
*      Equation    : X=tristate(enable=0,data=0)
*      Version     : 5.6
*      Created     : 2007/10/29 19:10:27
*
.SUBCKT SEN_TIEDIN_1  X 
DN1 VSS X tdndsx AREA=0.144P PJ=1.68U
.ENDS
