

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_3'
================================================================
* Date:           Fri Jun  5 20:14:31 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.474 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2130|     2286| 6.390 us | 6.858 us |  2130|  2286|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_karastuba_mul_templa_fu_423    |karastuba_mul_templa    |     1203|     1359| 3.609 us | 4.077 us |  1203|  1359|   none  |
        |grp_karastuba_mul_templa_4_fu_432  |karastuba_mul_templa_4  |     1128|     1284| 3.384 us | 3.852 us |  1128|  1284|   none  |
        |grp_karastuba_mul_templa_4_fu_443  |karastuba_mul_templa_4  |     1128|     1284| 3.384 us | 3.852 us |  1128|  1284|   none  |
        |grp_CAT_I_I_I_O_fu_454             |CAT_I_I_I_O             |      399|      399| 1.197 us | 1.197 us |   399|   399|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 2  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 3  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 4  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 5  |       67|       67|         5|          1|          1|    64|    yes   |
        |- Loop 6  |       67|       67|         5|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     734|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |      256|     27|   116316|  112298|    0|
|Memory           |       32|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|     733|    -|
|Register         |        0|      -|     1180|     128|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |      288|     27|   117496|  113893|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        8|      3|       10|      21|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |grp_CAT_I_I_I_O_fu_454             |CAT_I_I_I_O             |        0|      0|   1259|   1210|    0|
    |grp_karastuba_mul_templa_fu_423    |karastuba_mul_templa    |       88|      9|  39073|  37650|    0|
    |grp_karastuba_mul_templa_4_fu_432  |karastuba_mul_templa_4  |       84|      9|  37992|  36719|    0|
    |grp_karastuba_mul_templa_4_fu_443  |karastuba_mul_templa_4  |       84|      9|  37992|  36719|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |Total                              |                        |      256|     27| 116316| 112298|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |lhs0_digits_data_V_U    |karastuba_mul_temEe0  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |lhs1_digits_data_V_U    |karastuba_mul_temEe0  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |rhs0_digits_data_V_U    |karastuba_mul_temEe0  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |rhs1_digits_data_V_U    |karastuba_mul_temEe0  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |lhs0_tmp_digits_data_U  |karastuba_mul_temEe0  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |lhs1_tmp_digits_data_U  |karastuba_mul_temEe0  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |rhs0_tmp_digits_data_U  |karastuba_mul_temEe0  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |rhs1_tmp_digits_data_U  |karastuba_mul_temEe0  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |z0_digits_data_V_U      |karastuba_mul_temQgW  |        4|  0|   0|    0|    64|   64|     1|         4096|
    |z2_digits_data_V_U      |karastuba_mul_temQgW  |        4|  0|   0|    0|    64|   64|     1|         4096|
    |cross_mul_digits_dat_U  |karastuba_mul_temQgW  |        4|  0|   0|    0|    64|   64|     1|         4096|
    |add2_digits_data_V_U    |karastuba_mul_temThq  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |z1_digits_data_V_U      |karastuba_mul_temThq  |        2|  0|   0|    0|    64|   64|     1|         4096|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       32|  0|   0|    0|   576|  832|    13|        36864|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add2_tmp_bits_fu_663_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln209_13_fu_623_p2            |     +    |      0|  0|  64|          64|          64|
    |add_ln209_fu_628_p2               |     +    |      0|  0|  64|          64|          64|
    |add_ln63_fu_653_p2                |     +    |      0|  0|  15|           5|           5|
    |add_ln700_15_fu_735_p2            |     +    |      0|  0|  71|          64|          64|
    |add_ln700_fu_600_p2               |     +    |      0|  0|  72|          65|          65|
    |add_ln95_fu_749_p2                |     +    |      0|  0|  15|           5|           5|
    |i_16_fu_503_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_17_fu_532_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_18_fu_549_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_19_fu_582_p2                    |     +    |      0|  0|  15|           7|           1|
    |i_20_fu_679_p2                    |     +    |      0|  0|  15|           7|           1|
    |i_fu_486_p2                       |     +    |      0|  0|  15|           6|           1|
    |tmp_V_11_fu_722_p2                |     +    |      0|  0|  72|          65|          65|
    |tmp_V_fu_617_p2                   |     +    |      0|  0|  73|          66|          66|
    |tmp_V_10_fu_697_p2                |     -    |      0|  0|  72|          65|          65|
    |z1_tmp_bits_fu_758_p2             |     -    |      0|  0|  15|           7|           7|
    |exitcond_i_fu_673_p2              |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln255_fu_480_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln256_fu_497_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln257_fu_526_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln258_fu_543_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln53_fu_576_p2               |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state14_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |empty_45_fu_741_p3                |  select  |      0|  0|   2|           1|           2|
    |select_ln701_3_fu_711_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln701_fu_703_p3            |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln256_fu_509_p2               |    xor   |      0|  0|   7|           6|           7|
    |xor_ln258_fu_555_p2               |    xor   |      0|  0|   7|           6|           7|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 734|         574|         553|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |add2_digits_data_V_address0          |  15|          3|    6|         18|
    |ap_NS_fsm                            |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4              |   9|          2|    1|          2|
    |ap_phi_mux_op2_assign_phi_fu_404_p4  |   9|          2|    1|          2|
    |ap_phi_mux_p_088_0_i_phi_fu_381_p4   |   9|          2|    2|          4|
    |cross_mul_digits_dat_address0        |  15|          3|    6|         18|
    |cross_mul_digits_dat_ce0             |  15|          3|    1|          3|
    |cross_mul_digits_dat_ce1             |   9|          2|    1|          2|
    |cross_mul_digits_dat_we0             |   9|          2|    1|          2|
    |cross_mul_digits_dat_we1             |   9|          2|    1|          2|
    |i1_0_reg_342                         |   9|          2|    6|         12|
    |i2_0_reg_354                         |   9|          2|    6|         12|
    |i3_0_reg_365                         |   9|          2|    6|         12|
    |i_0_i1_reg_412                       |   9|          2|    7|         14|
    |i_0_i_reg_389                        |   9|          2|    7|         14|
    |i_0_reg_331                          |   9|          2|    6|         12|
    |lhs0_digits_data_V_address0          |  15|          3|    5|         15|
    |lhs0_digits_data_V_ce0               |  15|          3|    1|          3|
    |lhs0_tmp_digits_data_address0        |  15|          3|    5|         15|
    |lhs0_tmp_digits_data_ce0             |  15|          3|    1|          3|
    |lhs1_digits_data_V_address0          |  15|          3|    5|         15|
    |lhs1_digits_data_V_ce0               |  15|          3|    1|          3|
    |lhs1_tmp_digits_data_address0        |  15|          3|    5|         15|
    |lhs1_tmp_digits_data_ce0             |  15|          3|    1|          3|
    |lhs_digits_data_V_address0           |  15|          3|    6|         18|
    |op2_assign_reg_400                   |   9|          2|    1|          2|
    |p_088_0_i_reg_377                    |   9|          2|    2|          4|
    |rhs0_digits_data_V_address0          |  15|          3|    5|         15|
    |rhs0_digits_data_V_ce0               |  15|          3|    1|          3|
    |rhs0_tmp_digits_data_address0        |  15|          3|    5|         15|
    |rhs0_tmp_digits_data_ce0             |  15|          3|    1|          3|
    |rhs1_digits_data_V_address0          |  15|          3|    5|         15|
    |rhs1_digits_data_V_ce0               |  15|          3|    1|          3|
    |rhs1_tmp_digits_data_address0        |  15|          3|    5|         15|
    |rhs1_tmp_digits_data_ce0             |  15|          3|    1|          3|
    |rhs_digits_data_V_address0           |  15|          3|    6|         18|
    |z0_digits_data_V_address0            |  21|          4|    6|         24|
    |z0_digits_data_V_ce0                 |  21|          4|    1|          4|
    |z0_digits_data_V_ce1                 |   9|          2|    1|          2|
    |z0_digits_data_V_we0                 |   9|          2|    1|          2|
    |z0_digits_data_V_we1                 |   9|          2|    1|          2|
    |z1_digits_data_V_address0            |  15|          3|    6|         18|
    |z1_digits_data_V_ce0                 |  15|          3|    1|          3|
    |z2_digits_data_V_address0            |  21|          4|    6|         24|
    |z2_digits_data_V_ce0                 |  21|          4|    1|          4|
    |z2_digits_data_V_ce1                 |   9|          2|    1|          2|
    |z2_digits_data_V_we0                 |   9|          2|    1|          2|
    |z2_digits_data_V_we1                 |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 733|        151|  152|        430|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add2_digits_data_V_l_reg_928                    |  64|   0|   64|          0|
    |add_ln209_reg_884                               |  64|   0|   64|          0|
    |add_ln700_15_reg_944                            |  64|   0|   64|          0|
    |add_ln700_reg_879                               |  65|   0|   65|          0|
    |ap_CS_fsm                                       |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                         |   1|   0|    1|          0|
    |cross_mul_digits_dat_6_reg_923                  |  64|   0|   64|          0|
    |exitcond_i_reg_899                              |   1|   0|    1|          0|
    |grp_CAT_I_I_I_O_fu_454_ap_start_reg             |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_4_fu_432_ap_start_reg  |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_4_fu_443_ap_start_reg  |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_fu_423_ap_start_reg    |   1|   0|    1|          0|
    |i1_0_reg_342                                    |   6|   0|    6|          0|
    |i2_0_reg_354                                    |   6|   0|    6|          0|
    |i3_0_reg_365                                    |   6|   0|    6|          0|
    |i_0_i1_reg_412                                  |   7|   0|    7|          0|
    |i_0_i_reg_389                                   |   7|   0|    7|          0|
    |i_0_reg_331                                     |   6|   0|    6|          0|
    |i_16_reg_786                                    |   6|   0|    6|          0|
    |i_17_reg_799                                    |   6|   0|    6|          0|
    |i_18_reg_818                                    |   6|   0|    6|          0|
    |i_reg_767                                       |   6|   0|    6|          0|
    |icmp_ln53_reg_843                               |   1|   0|    1|          0|
    |op2_assign_reg_400                              |   1|   0|    1|          0|
    |p_088_0_i_reg_377                               |   2|   0|    2|          0|
    |reg_464                                         |  64|   0|   64|          0|
    |reg_472                                         |  64|   0|   64|          0|
    |tmp_V_10_reg_933                                |  65|   0|   65|          0|
    |tmp_reg_939                                     |   1|   0|    1|          0|
    |trunc_ln_reg_889                                |   2|   0|    2|          0|
    |z0_digits_data_V_loa_reg_867                    |  64|   0|   64|          0|
    |z0_digits_data_V_loa_reg_867_pp0_iter2_reg      |  64|   0|   64|          0|
    |z0_tmp_bits_reg_828                             |   4|   0|    4|          0|
    |z1_tmp_bits_reg_949                             |   7|   0|    7|          0|
    |z2_digits_data_V_loa_reg_873                    |  64|   0|   64|          0|
    |z2_digits_data_V_loa_reg_873_pp0_iter2_reg      |  64|   0|   64|          0|
    |z2_tmp_bits_reg_833                             |   4|   0|    4|          0|
    |zext_ln255_reg_772                              |   6|   0|   64|         58|
    |zext_ln257_reg_804                              |   6|   0|   64|         58|
    |zext_ln266_reg_838                              |   4|   0|    5|          1|
    |zext_ln58_reg_852                               |   7|   0|   64|         57|
    |zext_ln63_9_reg_894                             |   6|   0|    7|          1|
    |zext_ln80_reg_908                               |   7|   0|   64|         57|
    |exitcond_i_reg_899                              |  64|  32|    1|          0|
    |icmp_ln53_reg_843                               |  64|  32|    1|          0|
    |zext_ln58_reg_852                               |  64|  32|   64|         57|
    |zext_ln80_reg_908                               |  64|  32|   64|         57|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |1180| 128| 1286|        346|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_done                     | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | karastuba_mul_templa.3 | return value |
|lhs_digits_data_V_address0  | out |    6|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_ce0       | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_q0        |  in |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|rhs_digits_data_V_address0  | out |    6|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_ce0       | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_q0        |  in |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|res_digits_data_V_address0  | out |    7|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_ce0       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_we0       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_d0        | out |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_q0        |  in |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_address1  | out |    7|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_ce1       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_we1       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_d1        | out |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_q1        |  in |   64|  ap_memory |    res_digits_data_V   |     array    |
+----------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 15 16 17 18 19 }
  Pipeline-1 : II = 1, D = 5, States = { 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 11 
9 --> 10 
10 --> 8 
11 --> 12 14 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 20 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 21 
21 --> 26 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 21 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "%lhs0_digits_data_V = alloca [32 x i64], align 8" [multest.cc:253]   --->   Operation 28 'alloca' 'lhs0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "%lhs1_digits_data_V = alloca [32 x i64], align 8" [multest.cc:253]   --->   Operation 29 'alloca' 'lhs1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "%rhs0_digits_data_V = alloca [32 x i64], align 8" [multest.cc:253]   --->   Operation 30 'alloca' 'rhs0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "%rhs1_digits_data_V = alloca [32 x i64], align 8" [multest.cc:253]   --->   Operation 31 'alloca' 'rhs1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "%lhs0_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:253]   --->   Operation 32 'alloca' 'lhs0_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "%lhs1_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:253]   --->   Operation 33 'alloca' 'lhs1_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "%rhs0_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:253]   --->   Operation 34 'alloca' 'rhs0_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "%rhs1_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:253]   --->   Operation 35 'alloca' 'rhs1_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "%z0_digits_data_V = alloca [64 x i64], align 8" [multest.cc:261]   --->   Operation 36 'alloca' 'z0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "%z2_digits_data_V = alloca [64 x i64], align 8" [multest.cc:263]   --->   Operation 37 'alloca' 'z2_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "%cross_mul_digits_dat = alloca [64 x i64], align 8"   --->   Operation 38 'alloca' 'cross_mul_digits_dat' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "%add2_digits_data_V = alloca [64 x i64], align 8" [multest.cc:270]   --->   Operation 39 'alloca' 'add2_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "%z1_digits_data_V = alloca [64 x i64], align 8" [multest.cc:272]   --->   Operation 40 'alloca' 'z1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 41 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:255]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 42 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.82ns)   --->   "%icmp_ln255 = icmp eq i6 %i_0, -32" [multest.cc:255]   --->   Operation 43 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.02ns)   --->   "%i = add i6 %i_0, 1" [multest.cc:255]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln255, label %.preheader270.preheader, label %2" [multest.cc:255]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i6 %i_0 to i64" [multest.cc:255]   --->   Operation 47 'zext' 'zext_ln255' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad = getelementptr [64 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln255" [multest.cc:255]   --->   Operation 48 'getelementptr' 'lhs_digits_data_V_ad' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:255]   --->   Operation 49 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln255)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (0.95ns)   --->   "br label %.preheader270" [multest.cc:256]   --->   Operation 50 'br' <Predicate = (icmp_ln255)> <Delay = 0.95>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 51 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:255]   --->   Operation 51 'load' 'lhs_digits_data_V_lo' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data_3 = getelementptr [32 x i64]* %lhs0_tmp_digits_data, i64 0, i64 %zext_ln255" [multest.cc:255]   --->   Operation 52 'getelementptr' 'lhs0_tmp_digits_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_tmp_digits_data_3, align 8" [multest.cc:255]   --->   Operation 53 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%lhs0_digits_data_V_a = getelementptr [32 x i64]* %lhs0_digits_data_V, i64 0, i64 %zext_ln255" [multest.cc:255]   --->   Operation 54 'getelementptr' 'lhs0_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_digits_data_V_a, align 8" [multest.cc:255]   --->   Operation 55 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:255]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.26>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_16, %3 ], [ 0, %.preheader270.preheader ]"   --->   Operation 57 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.82ns)   --->   "%icmp_ln256 = icmp eq i6 %i1_0, -32" [multest.cc:256]   --->   Operation 58 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 59 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.02ns)   --->   "%i_16 = add i6 %i1_0, 1" [multest.cc:256]   --->   Operation 60 'add' 'i_16' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln256, label %.preheader269.preheader, label %3" [multest.cc:256]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.49ns)   --->   "%xor_ln256 = xor i6 %i1_0, -32" [multest.cc:256]   --->   Operation 62 'xor' 'xor_ln256' <Predicate = (!icmp_ln256)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln256_1 = zext i6 %xor_ln256 to i64" [multest.cc:256]   --->   Operation 63 'zext' 'zext_ln256_1' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad_5 = getelementptr [64 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln256_1" [multest.cc:256]   --->   Operation 64 'getelementptr' 'lhs_digits_data_V_ad_5' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_5 = load i64* %lhs_digits_data_V_ad_5, align 8" [multest.cc:256]   --->   Operation 65 'load' 'lhs_digits_data_V_lo_5' <Predicate = (!icmp_ln256)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 66 [1/1] (0.95ns)   --->   "br label %.preheader269" [multest.cc:257]   --->   Operation 66 'br' <Predicate = (icmp_ln256)> <Delay = 0.95>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 67 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_5 = load i64* %lhs_digits_data_V_ad_5, align 8" [multest.cc:256]   --->   Operation 67 'load' 'lhs_digits_data_V_lo_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i6 %i1_0 to i64" [multest.cc:256]   --->   Operation 68 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data_3 = getelementptr [32 x i64]* %lhs1_tmp_digits_data, i64 0, i64 %zext_ln256" [multest.cc:256]   --->   Operation 69 'getelementptr' 'lhs1_tmp_digits_data_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_5, i64* %lhs1_tmp_digits_data_3, align 8" [multest.cc:256]   --->   Operation 70 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%lhs1_digits_data_V_a = getelementptr [32 x i64]* %lhs1_digits_data_V, i64 0, i64 %zext_ln256" [multest.cc:256]   --->   Operation 71 'getelementptr' 'lhs1_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_5, i64* %lhs1_digits_data_V_a, align 8" [multest.cc:256]   --->   Operation 72 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader270" [multest.cc:256]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.76>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%i2_0 = phi i6 [ %i_17, %4 ], [ 0, %.preheader269.preheader ]"   --->   Operation 74 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.82ns)   --->   "%icmp_ln257 = icmp eq i6 %i2_0, -32" [multest.cc:257]   --->   Operation 75 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 76 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.02ns)   --->   "%i_17 = add i6 %i2_0, 1" [multest.cc:257]   --->   Operation 77 'add' 'i_17' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln257, label %.preheader268.preheader, label %4" [multest.cc:257]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i6 %i2_0 to i64" [multest.cc:257]   --->   Operation 79 'zext' 'zext_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad = getelementptr [64 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln257" [multest.cc:257]   --->   Operation 80 'getelementptr' 'rhs_digits_data_V_ad' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:257]   --->   Operation 81 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln257)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_8 : Operation 82 [1/1] (0.95ns)   --->   "br label %.preheader268" [multest.cc:258]   --->   Operation 82 'br' <Predicate = (icmp_ln257)> <Delay = 0.95>

State 9 <SV = 4> <Delay = 1.76>
ST_9 : Operation 83 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:257]   --->   Operation 83 'load' 'rhs_digits_data_V_lo' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 10 <SV = 5> <Delay = 1.76>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data_3 = getelementptr [32 x i64]* %rhs0_tmp_digits_data, i64 0, i64 %zext_ln257" [multest.cc:257]   --->   Operation 84 'getelementptr' 'rhs0_tmp_digits_data_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_tmp_digits_data_3, align 8" [multest.cc:257]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%rhs0_digits_data_V_a = getelementptr [32 x i64]* %rhs0_digits_data_V, i64 0, i64 %zext_ln257" [multest.cc:257]   --->   Operation 86 'getelementptr' 'rhs0_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_digits_data_V_a, align 8" [multest.cc:257]   --->   Operation 87 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader269" [multest.cc:257]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.26>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%i3_0 = phi i6 [ %i_18, %5 ], [ 0, %.preheader268.preheader ]"   --->   Operation 89 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.82ns)   --->   "%icmp_ln258 = icmp eq i6 %i3_0, -32" [multest.cc:258]   --->   Operation 90 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 91 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.02ns)   --->   "%i_18 = add i6 %i3_0, 1" [multest.cc:258]   --->   Operation 92 'add' 'i_18' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln258, label %._crit_edge, label %5" [multest.cc:258]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.49ns)   --->   "%xor_ln258 = xor i6 %i3_0, -32" [multest.cc:258]   --->   Operation 94 'xor' 'xor_ln258' <Predicate = (!icmp_ln258)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i6 %xor_ln258 to i64" [multest.cc:258]   --->   Operation 95 'zext' 'zext_ln258_1' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad_5 = getelementptr [64 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln258_1" [multest.cc:258]   --->   Operation 96 'getelementptr' 'rhs_digits_data_V_ad_5' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_5 = load i64* %rhs_digits_data_V_ad_5, align 8" [multest.cc:258]   --->   Operation 97 'load' 'rhs_digits_data_V_lo_5' <Predicate = (!icmp_ln258)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 98 [2/2] (0.95ns)   --->   "%z0_tmp_bits = call fastcc i4 @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs0_digits_data_V, i2 0, [32 x i64]* %rhs0_digits_data_V, [64 x i64]* %z0_digits_data_V)" [multest.cc:262]   --->   Operation 98 'call' 'z0_tmp_bits' <Predicate = (icmp_ln258)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 99 [2/2] (0.95ns)   --->   "%z2_tmp_bits = call fastcc i4 @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs1_digits_data_V, i2 0, [32 x i64]* %rhs1_digits_data_V, [64 x i64]* %z2_digits_data_V)" [multest.cc:264]   --->   Operation 99 'call' 'z2_tmp_bits' <Predicate = (icmp_ln258)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 100 [2/2] (0.00ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa([32 x i64]* %lhs0_tmp_digits_data, [32 x i64]* %lhs1_tmp_digits_data, [32 x i64]* %rhs0_tmp_digits_data, [32 x i64]* %rhs1_tmp_digits_data, [64 x i64]* %cross_mul_digits_dat)" [multest.cc:266]   --->   Operation 100 'call' 'cross_mul_tmp_bits' <Predicate = (icmp_ln258)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 1.76>
ST_12 : Operation 101 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_5 = load i64* %rhs_digits_data_V_ad_5, align 8" [multest.cc:258]   --->   Operation 101 'load' 'rhs_digits_data_V_lo_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 13 <SV = 6> <Delay = 1.76>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i6 %i3_0 to i64" [multest.cc:258]   --->   Operation 102 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data_3 = getelementptr [32 x i64]* %rhs1_tmp_digits_data, i64 0, i64 %zext_ln258" [multest.cc:258]   --->   Operation 103 'getelementptr' 'rhs1_tmp_digits_data_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_5, i64* %rhs1_tmp_digits_data_3, align 8" [multest.cc:258]   --->   Operation 104 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%rhs1_digits_data_V_a = getelementptr [32 x i64]* %rhs1_digits_data_V, i64 0, i64 %zext_ln258" [multest.cc:258]   --->   Operation 105 'getelementptr' 'rhs1_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_5, i64* %rhs1_digits_data_V_a, align 8" [multest.cc:258]   --->   Operation 106 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader268" [multest.cc:258]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 1.49>
ST_14 : Operation 108 [1/2] (1.49ns)   --->   "%z0_tmp_bits = call fastcc i4 @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs0_digits_data_V, i2 0, [32 x i64]* %rhs0_digits_data_V, [64 x i64]* %z0_digits_data_V)" [multest.cc:262]   --->   Operation 108 'call' 'z0_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 109 [1/2] (1.49ns)   --->   "%z2_tmp_bits = call fastcc i4 @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs1_digits_data_V, i2 0, [32 x i64]* %rhs1_digits_data_V, [64 x i64]* %z2_digits_data_V)" [multest.cc:264]   --->   Operation 109 'call' 'z2_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 110 [1/2] (1.49ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa([32 x i64]* %lhs0_tmp_digits_data, [32 x i64]* %lhs1_tmp_digits_data, [32 x i64]* %rhs0_tmp_digits_data, [32 x i64]* %rhs1_tmp_digits_data, [64 x i64]* %cross_mul_digits_dat)" [multest.cc:266]   --->   Operation 110 'call' 'cross_mul_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i4 %cross_mul_tmp_bits to i5" [multest.cc:266]   --->   Operation 111 'zext' 'zext_ln266' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:53->multest.cc:271]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.95>

State 15 <SV = 6> <Delay = 1.76>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%p_088_0_i = phi i2 [ %trunc_ln, %hls_label_24 ], [ 0, %._crit_edge ]" [multest.cc:61->multest.cc:271]   --->   Operation 113 'phi' 'p_088_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ %i_19, %hls_label_24 ], [ 0, %._crit_edge ]"   --->   Operation 114 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.82ns)   --->   "%icmp_ln53 = icmp eq i7 %i_0_i, -64" [multest.cc:53->multest.cc:271]   --->   Operation 115 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 116 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (1.10ns)   --->   "%i_19 = add i7 %i_0_i, 1" [multest.cc:53->multest.cc:271]   --->   Operation 117 'add' 'i_19' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %"add_I_O<Bignum<64, 64>, Bignum<64, 64> >.exit", label %hls_label_24" [multest.cc:53->multest.cc:271]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i7 %i_0_i to i64" [multest.cc:58->multest.cc:271]   --->   Operation 119 'zext' 'zext_ln58' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%z0_digits_data_V_add = getelementptr [64 x i64]* %z0_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:58->multest.cc:271]   --->   Operation 120 'getelementptr' 'z0_digits_data_V_add' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 121 [2/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:58->multest.cc:271]   --->   Operation 121 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%z2_digits_data_V_add = getelementptr [64 x i64]* %z2_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:59->multest.cc:271]   --->   Operation 122 'getelementptr' 'z2_digits_data_V_add' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 123 [2/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:59->multest.cc:271]   --->   Operation 123 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 16 <SV = 7> <Delay = 1.76>
ST_16 : Operation 124 [1/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:58->multest.cc:271]   --->   Operation 124 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_16 : Operation 125 [1/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:59->multest.cc:271]   --->   Operation 125 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 17 <SV = 8> <Delay = 1.64>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i64 %z0_digits_data_V_loa to i65" [multest.cc:59->multest.cc:271]   --->   Operation 126 'zext' 'zext_ln209' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %z2_digits_data_V_loa to i65" [multest.cc:58->multest.cc:271]   --->   Operation 127 'zext' 'zext_ln700' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln209, %zext_ln700" [multest.cc:59->multest.cc:271]   --->   Operation 128 'add' 'add_ln700' <Predicate = (!icmp_ln53)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 1.64>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i2 %p_088_0_i to i66" [multest.cc:53->multest.cc:271]   --->   Operation 129 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln700_24 = zext i2 %p_088_0_i to i64" [multest.cc:58->multest.cc:271]   --->   Operation 130 'zext' 'zext_ln700_24' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln700_25 = zext i65 %add_ln700 to i66" [multest.cc:59->multest.cc:271]   --->   Operation 131 'zext' 'zext_ln700_25' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_25, %zext_ln53" [multest.cc:59->multest.cc:271]   --->   Operation 132 'add' 'tmp_V' <Predicate = (!icmp_ln53)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_13 = add i64 %z2_digits_data_V_loa, %zext_ln700_24" [multest.cc:60->multest.cc:271]   --->   Operation 133 'add' 'add_ln209_13' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 134 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i64 %add_ln209_13, %z0_digits_data_V_loa" [multest.cc:60->multest.cc:271]   --->   Operation 134 'add' 'add_ln209' <Predicate = (!icmp_ln53)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:61->multest.cc:271]   --->   Operation 135 'partselect' 'trunc_ln' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 1.76>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [multest.cc:54->multest.cc:271]   --->   Operation 136 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:55->multest.cc:271]   --->   Operation 137 'specpipeline' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a = getelementptr [64 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:60->multest.cc:271]   --->   Operation 138 'getelementptr' 'add2_digits_data_V_a' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (1.76ns)   --->   "store i64 %add_ln209, i64* %add2_digits_data_V_a, align 8" [multest.cc:60->multest.cc:271]   --->   Operation 139 'store' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_i)" [multest.cc:62->multest.cc:271]   --->   Operation 140 'specregionend' 'empty_42' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:53->multest.cc:271]   --->   Operation 141 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 1.81>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i2 %p_088_0_i to i6" [multest.cc:63->multest.cc:271]   --->   Operation 142 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i4 %z0_tmp_bits to i5" [multest.cc:63->multest.cc:271]   --->   Operation 143 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i4 %z2_tmp_bits to i5" [multest.cc:63->multest.cc:271]   --->   Operation 144 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.87ns)   --->   "%add_ln63 = add i5 %zext_ln63_2, %zext_ln63_1" [multest.cc:63->multest.cc:271]   --->   Operation 145 'add' 'add_ln63' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i5 %add_ln63 to i6" [multest.cc:63->multest.cc:271]   --->   Operation 146 'zext' 'zext_ln63_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.94ns)   --->   "%add2_tmp_bits = add i6 %zext_ln63, %zext_ln63_8" [multest.cc:63->multest.cc:271]   --->   Operation 147 'add' 'add2_tmp_bits' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i6 %add2_tmp_bits to i7" [multest.cc:63->multest.cc:271]   --->   Operation 148 'zext' 'zext_ln63_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.95ns)   --->   "br label %.preheader.i2"   --->   Operation 149 'br' <Predicate = true> <Delay = 0.95>

State 21 <SV = 8> <Delay = 1.76>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%op2_assign = phi i1 [ %tmp, %hls_label_25 ], [ false, %"add_I_O<Bignum<64, 64>, Bignum<64, 64> >.exit" ]" [multest.cc:84->multest.cc:273]   --->   Operation 150 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i7 [ %i_20, %hls_label_25 ], [ 0, %"add_I_O<Bignum<64, 64>, Bignum<64, 64> >.exit" ]"   --->   Operation 151 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.82ns)   --->   "%exitcond_i = icmp eq i7 %i_0_i1, -64" [multest.cc:77->multest.cc:273]   --->   Operation 152 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 153 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (1.10ns)   --->   "%i_20 = add i7 %i_0_i1, 1" [multest.cc:77->multest.cc:273]   --->   Operation 154 'add' 'i_20' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"sub_I_O<Bignum<64, 64>, Bignum<64, 64> >.exit", label %hls_label_25" [multest.cc:77->multest.cc:273]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i7 %i_0_i1 to i64" [multest.cc:80->multest.cc:273]   --->   Operation 156 'zext' 'zext_ln80' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat_5 = getelementptr [64 x i64]* %cross_mul_digits_dat, i64 0, i64 %zext_ln80" [multest.cc:80->multest.cc:273]   --->   Operation 157 'getelementptr' 'cross_mul_digits_dat_5' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 158 [2/2] (1.76ns)   --->   "%cross_mul_digits_dat_6 = load i64* %cross_mul_digits_dat_5, align 8" [multest.cc:80->multest.cc:273]   --->   Operation 158 'load' 'cross_mul_digits_dat_6' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a_3 = getelementptr [64 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln80" [multest.cc:81->multest.cc:273]   --->   Operation 159 'getelementptr' 'add2_digits_data_V_a_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 160 [2/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_3, align 8" [multest.cc:81->multest.cc:273]   --->   Operation 160 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 22 <SV = 9> <Delay = 1.76>
ST_22 : Operation 161 [1/2] (1.76ns)   --->   "%cross_mul_digits_dat_6 = load i64* %cross_mul_digits_dat_5, align 8" [multest.cc:80->multest.cc:273]   --->   Operation 161 'load' 'cross_mul_digits_dat_6' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_22 : Operation 162 [1/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_3, align 8" [multest.cc:81->multest.cc:273]   --->   Operation 162 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 23 <SV = 10> <Delay = 1.64>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i64 %cross_mul_digits_dat_6 to i65" [multest.cc:80->multest.cc:273]   --->   Operation 163 'zext' 'zext_ln180' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln701 = zext i64 %add2_digits_data_V_l to i65" [multest.cc:81->multest.cc:273]   --->   Operation 164 'zext' 'zext_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (1.64ns)   --->   "%tmp_V_10 = sub i65 %zext_ln180, %zext_ln701" [multest.cc:81->multest.cc:273]   --->   Operation 165 'sub' 'tmp_V_10' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 1.64>
ST_24 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_11)   --->   "%select_ln701 = select i1 %op2_assign, i65 -1, i65 0" [multest.cc:82->multest.cc:273]   --->   Operation 166 'select' 'select_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_15)   --->   "%select_ln701_3 = select i1 %op2_assign, i64 -1, i64 0" [multest.cc:82->multest.cc:273]   --->   Operation 167 'select' 'select_ln701_3' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_15)   --->   "%trunc_ln701 = trunc i65 %tmp_V_10 to i64" [multest.cc:82->multest.cc:273]   --->   Operation 168 'trunc' 'trunc_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (1.64ns) (out node of the LUT)   --->   "%tmp_V_11 = add i65 %select_ln701, %tmp_V_10" [multest.cc:82->multest.cc:273]   --->   Operation 169 'add' 'tmp_V_11' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %tmp_V_11, i32 64)" [multest.cc:84->multest.cc:273]   --->   Operation 170 'bitselect' 'tmp' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (1.64ns) (out node of the LUT)   --->   "%add_ln700_15 = add i64 %trunc_ln701, %select_ln701_3" [multest.cc:87->multest.cc:273]   --->   Operation 171 'add' 'add_ln700_15' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 1.76>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)" [multest.cc:78->multest.cc:273]   --->   Operation 172 'specregionbegin' 'tmp_i3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:79->multest.cc:273]   --->   Operation 173 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%z1_digits_data_V_add = getelementptr [64 x i64]* %z1_digits_data_V, i64 0, i64 %zext_ln80" [multest.cc:88->multest.cc:273]   --->   Operation 174 'getelementptr' 'z1_digits_data_V_add' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (1.76ns)   --->   "store i64 %add_ln700_15, i64* %z1_digits_data_V_add, align 8" [multest.cc:88->multest.cc:273]   --->   Operation 175 'store' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_i3)" [multest.cc:94->multest.cc:273]   --->   Operation 176 'specregionend' 'empty_44' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader.i2" [multest.cc:77->multest.cc:273]   --->   Operation 177 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 26 <SV = 9> <Delay = 1.97>
ST_26 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%empty_45 = select i1 %op2_assign, i5 -1, i5 0" [multest.cc:84->multest.cc:273]   --->   Operation 178 'select' 'empty_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 179 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln95 = add i5 %empty_45, %zext_ln266" [multest.cc:95->multest.cc:273]   --->   Operation 179 'add' 'add_ln95' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i5 %add_ln95 to i7" [multest.cc:95->multest.cc:273]   --->   Operation 180 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (1.02ns)   --->   "%z1_tmp_bits = sub i7 %sext_ln95, %zext_ln63_9" [multest.cc:95->multest.cc:273]   --->   Operation 181 'sub' 'z1_tmp_bits' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 182 [2/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O([64 x i64]* %z0_digits_data_V, i7 %z1_tmp_bits, [64 x i64]* %z1_digits_data_V, [64 x i64]* %z2_digits_data_V, [128 x i64]* %res_digits_data_V)" [multest.cc:275]   --->   Operation 182 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 10> <Delay = 0.00>
ST_27 : Operation 183 [1/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O([64 x i64]* %z0_digits_data_V, i7 %z1_tmp_bits, [64 x i64]* %z1_digits_data_V, [64 x i64]* %z2_digits_data_V, [128 x i64]* %res_digits_data_V)" [multest.cc:275]   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 184 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs0_digits_data_V     (alloca           ) [ 0011111111111110000000000000]
lhs1_digits_data_V     (alloca           ) [ 0011111111111110000000000000]
rhs0_digits_data_V     (alloca           ) [ 0011111111111110000000000000]
rhs1_digits_data_V     (alloca           ) [ 0011111111111110000000000000]
lhs0_tmp_digits_data   (alloca           ) [ 0011111111111110000000000000]
lhs1_tmp_digits_data   (alloca           ) [ 0011111111111110000000000000]
rhs0_tmp_digits_data   (alloca           ) [ 0011111111111110000000000000]
rhs1_tmp_digits_data   (alloca           ) [ 0011111111111110000000000000]
z0_digits_data_V       (alloca           ) [ 0011111111111111111111111111]
z2_digits_data_V       (alloca           ) [ 0011111111111111111111111111]
cross_mul_digits_dat   (alloca           ) [ 0011111111111111111111111100]
add2_digits_data_V     (alloca           ) [ 0011111111111111111111111100]
z1_digits_data_V       (alloca           ) [ 0011111111111111111111111111]
br_ln255               (br               ) [ 0111100000000000000000000000]
i_0                    (phi              ) [ 0010000000000000000000000000]
icmp_ln255             (icmp             ) [ 0011100000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000000]
i                      (add              ) [ 0111100000000000000000000000]
br_ln255               (br               ) [ 0000000000000000000000000000]
zext_ln255             (zext             ) [ 0001100000000000000000000000]
lhs_digits_data_V_ad   (getelementptr    ) [ 0001000000000000000000000000]
br_ln256               (br               ) [ 0011111100000000000000000000]
lhs_digits_data_V_lo   (load             ) [ 0000100000000000000000000000]
lhs0_tmp_digits_data_3 (getelementptr    ) [ 0000000000000000000000000000]
store_ln255            (store            ) [ 0000000000000000000000000000]
lhs0_digits_data_V_a   (getelementptr    ) [ 0000000000000000000000000000]
store_ln255            (store            ) [ 0000000000000000000000000000]
br_ln255               (br               ) [ 0111100000000000000000000000]
i1_0                   (phi              ) [ 0000011100000000000000000000]
icmp_ln256             (icmp             ) [ 0000011100000000000000000000]
empty_38               (speclooptripcount) [ 0000000000000000000000000000]
i_16                   (add              ) [ 0010011100000000000000000000]
br_ln256               (br               ) [ 0000000000000000000000000000]
xor_ln256              (xor              ) [ 0000000000000000000000000000]
zext_ln256_1           (zext             ) [ 0000000000000000000000000000]
lhs_digits_data_V_ad_5 (getelementptr    ) [ 0000001000000000000000000000]
br_ln257               (br               ) [ 0000011111100000000000000000]
lhs_digits_data_V_lo_5 (load             ) [ 0000000100000000000000000000]
zext_ln256             (zext             ) [ 0000000000000000000000000000]
lhs1_tmp_digits_data_3 (getelementptr    ) [ 0000000000000000000000000000]
store_ln256            (store            ) [ 0000000000000000000000000000]
lhs1_digits_data_V_a   (getelementptr    ) [ 0000000000000000000000000000]
store_ln256            (store            ) [ 0000000000000000000000000000]
br_ln256               (br               ) [ 0010011100000000000000000000]
i2_0                   (phi              ) [ 0000000010000000000000000000]
icmp_ln257             (icmp             ) [ 0000000011100000000000000000]
empty_39               (speclooptripcount) [ 0000000000000000000000000000]
i_17                   (add              ) [ 0000010011100000000000000000]
br_ln257               (br               ) [ 0000000000000000000000000000]
zext_ln257             (zext             ) [ 0000000001100000000000000000]
rhs_digits_data_V_ad   (getelementptr    ) [ 0000000001000000000000000000]
br_ln258               (br               ) [ 0000000011111100000000000000]
rhs_digits_data_V_lo   (load             ) [ 0000000000100000000000000000]
rhs0_tmp_digits_data_3 (getelementptr    ) [ 0000000000000000000000000000]
store_ln257            (store            ) [ 0000000000000000000000000000]
rhs0_digits_data_V_a   (getelementptr    ) [ 0000000000000000000000000000]
store_ln257            (store            ) [ 0000000000000000000000000000]
br_ln257               (br               ) [ 0000010011100000000000000000]
i3_0                   (phi              ) [ 0000000000011100000000000000]
icmp_ln258             (icmp             ) [ 0000000000011100000000000000]
empty_40               (speclooptripcount) [ 0000000000000000000000000000]
i_18                   (add              ) [ 0000000010011100000000000000]
br_ln258               (br               ) [ 0000000000000000000000000000]
xor_ln258              (xor              ) [ 0000000000000000000000000000]
zext_ln258_1           (zext             ) [ 0000000000000000000000000000]
rhs_digits_data_V_ad_5 (getelementptr    ) [ 0000000000001000000000000000]
rhs_digits_data_V_lo_5 (load             ) [ 0000000000000100000000000000]
zext_ln258             (zext             ) [ 0000000000000000000000000000]
rhs1_tmp_digits_data_3 (getelementptr    ) [ 0000000000000000000000000000]
store_ln258            (store            ) [ 0000000000000000000000000000]
rhs1_digits_data_V_a   (getelementptr    ) [ 0000000000000000000000000000]
store_ln258            (store            ) [ 0000000000000000000000000000]
br_ln258               (br               ) [ 0000000010011100000000000000]
z0_tmp_bits            (call             ) [ 0000000000000001111110000000]
z2_tmp_bits            (call             ) [ 0000000000000001111110000000]
cross_mul_tmp_bits     (call             ) [ 0000000000000000000000000000]
zext_ln266             (zext             ) [ 0000000000000001111111111110]
br_ln53                (br               ) [ 0000000000000011111100000000]
p_088_0_i              (phi              ) [ 0000000000000001111010000000]
i_0_i                  (phi              ) [ 0000000000000001000000000000]
icmp_ln53              (icmp             ) [ 0000000000000001111100000000]
empty_41               (speclooptripcount) [ 0000000000000000000000000000]
i_19                   (add              ) [ 0000000000000011111100000000]
br_ln53                (br               ) [ 0000000000000000000000000000]
zext_ln58              (zext             ) [ 0000000000000001111100000000]
z0_digits_data_V_add   (getelementptr    ) [ 0000000000000001100000000000]
z2_digits_data_V_add   (getelementptr    ) [ 0000000000000001100000000000]
z0_digits_data_V_loa   (load             ) [ 0000000000000001011000000000]
z2_digits_data_V_loa   (load             ) [ 0000000000000001011000000000]
zext_ln209             (zext             ) [ 0000000000000000000000000000]
zext_ln700             (zext             ) [ 0000000000000000000000000000]
add_ln700              (add              ) [ 0000000000000001001000000000]
zext_ln53              (zext             ) [ 0000000000000000000000000000]
zext_ln700_24          (zext             ) [ 0000000000000000000000000000]
zext_ln700_25          (zext             ) [ 0000000000000000000000000000]
tmp_V                  (add              ) [ 0000000000000000000000000000]
add_ln209_13           (add              ) [ 0000000000000000000000000000]
add_ln209              (add              ) [ 0000000000000001000100000000]
trunc_ln               (partselect       ) [ 0000000000000011000100000000]
tmp_i                  (specregionbegin  ) [ 0000000000000000000000000000]
specpipeline_ln55      (specpipeline     ) [ 0000000000000000000000000000]
add2_digits_data_V_a   (getelementptr    ) [ 0000000000000000000000000000]
store_ln60             (store            ) [ 0000000000000000000000000000]
empty_42               (specregionend    ) [ 0000000000000000000000000000]
br_ln53                (br               ) [ 0000000000000011111100000000]
zext_ln63              (zext             ) [ 0000000000000000000000000000]
zext_ln63_1            (zext             ) [ 0000000000000000000000000000]
zext_ln63_2            (zext             ) [ 0000000000000000000000000000]
add_ln63               (add              ) [ 0000000000000000000000000000]
zext_ln63_8            (zext             ) [ 0000000000000000000000000000]
add2_tmp_bits          (add              ) [ 0000000000000000000000000000]
zext_ln63_9            (zext             ) [ 0000000000000000000001111110]
br_ln0                 (br               ) [ 0000000000000000000011111100]
op2_assign             (phi              ) [ 0000000000000000000001111010]
i_0_i1                 (phi              ) [ 0000000000000000000001000000]
exitcond_i             (icmp             ) [ 0000000000000000000001111100]
empty_43               (speclooptripcount) [ 0000000000000000000000000000]
i_20                   (add              ) [ 0000000000000000000011111100]
br_ln77                (br               ) [ 0000000000000000000000000000]
zext_ln80              (zext             ) [ 0000000000000000000001111100]
cross_mul_digits_dat_5 (getelementptr    ) [ 0000000000000000000001100000]
add2_digits_data_V_a_3 (getelementptr    ) [ 0000000000000000000001100000]
cross_mul_digits_dat_6 (load             ) [ 0000000000000000000001010000]
add2_digits_data_V_l   (load             ) [ 0000000000000000000001010000]
zext_ln180             (zext             ) [ 0000000000000000000000000000]
zext_ln701             (zext             ) [ 0000000000000000000000000000]
tmp_V_10               (sub              ) [ 0000000000000000000001001000]
select_ln701           (select           ) [ 0000000000000000000000000000]
select_ln701_3         (select           ) [ 0000000000000000000000000000]
trunc_ln701            (trunc            ) [ 0000000000000000000000000000]
tmp_V_11               (add              ) [ 0000000000000000000000000000]
tmp                    (bitselect        ) [ 0000000000000000000011000100]
add_ln700_15           (add              ) [ 0000000000000000000001000100]
tmp_i3                 (specregionbegin  ) [ 0000000000000000000000000000]
specpipeline_ln79      (specpipeline     ) [ 0000000000000000000000000000]
z1_digits_data_V_add   (getelementptr    ) [ 0000000000000000000000000000]
store_ln88             (store            ) [ 0000000000000000000000000000]
empty_44               (specregionend    ) [ 0000000000000000000000000000]
br_ln77                (br               ) [ 0000000000000000000011111100]
empty_45               (select           ) [ 0000000000000000000000000000]
add_ln95               (add              ) [ 0000000000000000000000000000]
sext_ln95              (sext             ) [ 0000000000000000000000000000]
z1_tmp_bits            (sub              ) [ 0000000000000000000000000001]
call_ln275             (call             ) [ 0000000000000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs_digits_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rhs_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_digits_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_digits_data_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa.4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i65.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CAT_I_I_I_O"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="lhs0_digits_data_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="lhs1_digits_data_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="rhs0_digits_data_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="rhs1_digits_data_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="lhs0_tmp_digits_data_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="lhs1_tmp_digits_data_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="rhs0_tmp_digits_data_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rhs1_tmp_digits_data_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="z0_digits_data_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="z2_digits_data_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z2_digits_data_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cross_mul_digits_dat_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cross_mul_digits_dat/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add2_digits_data_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add2_digits_data_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="z1_digits_data_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="lhs_digits_data_V_ad_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_digits_data_V_lo/2 lhs_digits_data_V_lo_5/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="lhs0_tmp_digits_data_3_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="2"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_tmp_digits_data_3/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln255_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="1"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln255/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="lhs0_digits_data_V_a_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="2"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_digits_data_V_a/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln255_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="1"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln255/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lhs_digits_data_V_ad_5_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad_5/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="lhs1_tmp_digits_data_3_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_tmp_digits_data_3/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln256_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="1"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="lhs1_digits_data_V_a_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_digits_data_V_a/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln256_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="1"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="rhs_digits_data_V_ad_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_digits_data_V_lo/8 rhs_digits_data_V_lo_5/11 "/>
</bind>
</comp>

<comp id="208" class="1004" name="rhs0_tmp_digits_data_3_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="2"/>
<pin id="212" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_tmp_digits_data_3/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln257_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="1"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="rhs0_digits_data_V_a_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="2"/>
<pin id="224" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_digits_data_V_a/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln257_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="1"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="rhs_digits_data_V_ad_5_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad_5/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="rhs1_tmp_digits_data_3_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_tmp_digits_data_3/13 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln258_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="1"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/13 "/>
</bind>
</comp>

<comp id="252" class="1004" name="rhs1_digits_data_V_a_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_digits_data_V_a/13 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln258_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="1"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="z0_digits_data_V_add_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z0_digits_data_V_add/15 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z0_digits_data_V_loa/15 "/>
</bind>
</comp>

<comp id="276" class="1004" name="z2_digits_data_V_add_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z2_digits_data_V_add/15 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z2_digits_data_V_loa/15 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add2_digits_data_V_a_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="4"/>
<pin id="292" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add2_digits_data_V_a/19 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="1"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln60/19 add2_digits_data_V_l/21 "/>
</bind>
</comp>

<comp id="300" class="1004" name="cross_mul_digits_dat_5_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cross_mul_digits_dat_5/21 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cross_mul_digits_dat_6/21 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add2_digits_data_V_a_3_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="7" slack="0"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add2_digits_data_V_a_3/21 "/>
</bind>
</comp>

<comp id="319" class="1004" name="z1_digits_data_V_add_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="4"/>
<pin id="323" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z1_digits_data_V_add/25 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln88_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="1"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/25 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_0_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="1"/>
<pin id="333" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_0_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i1_0_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="1"/>
<pin id="344" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="i1_0_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="354" class="1005" name="i2_0_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="1"/>
<pin id="356" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="i2_0_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/8 "/>
</bind>
</comp>

<comp id="365" class="1005" name="i3_0_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="1"/>
<pin id="367" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="i3_0_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="1" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/11 "/>
</bind>
</comp>

<comp id="377" class="1005" name="p_088_0_i_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="1"/>
<pin id="379" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_088_0_i (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_088_0_i_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="1" slack="1"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_088_0_i/15 "/>
</bind>
</comp>

<comp id="389" class="1005" name="i_0_i_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="1"/>
<pin id="391" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="i_0_i_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="1" slack="1"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/15 "/>
</bind>
</comp>

<comp id="400" class="1005" name="op2_assign_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="op2_assign_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="1" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/21 "/>
</bind>
</comp>

<comp id="412" class="1005" name="i_0_i1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="1"/>
<pin id="414" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_0_i1_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="1" slack="1"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/21 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_karastuba_mul_templa_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="427" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="428" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="429" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="430" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cross_mul_tmp_bits/11 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_karastuba_mul_templa_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="436" dir="0" index="3" bw="1" slack="0"/>
<pin id="437" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="438" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="439" dir="1" index="6" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="z0_tmp_bits/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_karastuba_mul_templa_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="447" dir="0" index="3" bw="1" slack="0"/>
<pin id="448" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="449" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="450" dir="1" index="6" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="z2_tmp_bits/11 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_CAT_I_I_I_O_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="7" slack="0"/>
<pin id="458" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="459" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="460" dir="0" index="5" bw="64" slack="0"/>
<pin id="461" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln275/26 "/>
</bind>
</comp>

<comp id="464" class="1005" name="reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="1"/>
<pin id="466" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_lo lhs_digits_data_V_lo_5 "/>
</bind>
</comp>

<comp id="472" class="1005" name="reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_lo rhs_digits_data_V_lo_5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln255_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="6" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln255_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln256_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="0"/>
<pin id="499" dir="0" index="1" bw="6" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="i_16_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="xor_ln256_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="0" index="1" bw="6" slack="0"/>
<pin id="512" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln256/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln256_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln256_1/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln256_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="2"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln256/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln257_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="0" index="1" bw="6" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="i_17_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln257_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln258_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="0" index="1" bw="6" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln258/11 "/>
</bind>
</comp>

<comp id="549" class="1004" name="i_18_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/11 "/>
</bind>
</comp>

<comp id="555" class="1004" name="xor_ln258_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="0"/>
<pin id="557" dir="0" index="1" bw="6" slack="0"/>
<pin id="558" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln258/11 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln258_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258_1/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln258_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="2"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258/13 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln266_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266/14 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln53_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="0" index="1" bw="7" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/15 "/>
</bind>
</comp>

<comp id="582" class="1004" name="i_19_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/15 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln58_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="7" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/15 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln209_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="1"/>
<pin id="596" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/17 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln700_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="1"/>
<pin id="599" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/17 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln700_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="0"/>
<pin id="603" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/17 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln53_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="3"/>
<pin id="608" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/18 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln700_24_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="2" slack="3"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_24/18 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln700_25_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="65" slack="1"/>
<pin id="616" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_25/18 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_V_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="65" slack="0"/>
<pin id="619" dir="0" index="1" bw="2" slack="0"/>
<pin id="620" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/18 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln209_13_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="2"/>
<pin id="625" dir="0" index="1" bw="2" slack="0"/>
<pin id="626" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_13/18 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln209_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="0"/>
<pin id="630" dir="0" index="1" bw="64" slack="2"/>
<pin id="631" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/18 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="0"/>
<pin id="635" dir="0" index="1" bw="66" slack="0"/>
<pin id="636" dir="0" index="2" bw="8" slack="0"/>
<pin id="637" dir="0" index="3" bw="8" slack="0"/>
<pin id="638" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/18 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln63_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="1"/>
<pin id="645" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/20 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln63_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="2"/>
<pin id="649" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/20 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln63_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="2"/>
<pin id="652" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_2/20 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln63_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="0"/>
<pin id="655" dir="0" index="1" bw="4" slack="0"/>
<pin id="656" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/20 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln63_8_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="0"/>
<pin id="661" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_8/20 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add2_tmp_bits_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="2" slack="0"/>
<pin id="665" dir="0" index="1" bw="5" slack="0"/>
<pin id="666" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_tmp_bits/20 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln63_9_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="0"/>
<pin id="671" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_9/20 "/>
</bind>
</comp>

<comp id="673" class="1004" name="exitcond_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="7" slack="0"/>
<pin id="675" dir="0" index="1" bw="7" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/21 "/>
</bind>
</comp>

<comp id="679" class="1004" name="i_20_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/21 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln80_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="7" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/21 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln180_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="1"/>
<pin id="693" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/23 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln701_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="1"/>
<pin id="696" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln701/23 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_V_10_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="0"/>
<pin id="699" dir="0" index="1" bw="64" slack="0"/>
<pin id="700" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_10/23 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln701_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="3"/>
<pin id="705" dir="0" index="1" bw="65" slack="0"/>
<pin id="706" dir="0" index="2" bw="65" slack="0"/>
<pin id="707" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln701/24 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln701_3_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="3"/>
<pin id="713" dir="0" index="1" bw="64" slack="0"/>
<pin id="714" dir="0" index="2" bw="64" slack="0"/>
<pin id="715" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln701_3/24 "/>
</bind>
</comp>

<comp id="719" class="1004" name="trunc_ln701_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="65" slack="1"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln701/24 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_V_11_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="65" slack="0"/>
<pin id="724" dir="0" index="1" bw="65" slack="1"/>
<pin id="725" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_11/24 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="65" slack="0"/>
<pin id="730" dir="0" index="2" bw="8" slack="0"/>
<pin id="731" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/24 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln700_15_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="0"/>
<pin id="737" dir="0" index="1" bw="64" slack="0"/>
<pin id="738" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_15/24 "/>
</bind>
</comp>

<comp id="741" class="1004" name="empty_45_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="0" index="1" bw="5" slack="0"/>
<pin id="744" dir="0" index="2" bw="5" slack="0"/>
<pin id="745" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_45/26 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln95_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="0"/>
<pin id="751" dir="0" index="1" bw="4" slack="4"/>
<pin id="752" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/26 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln95_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="0"/>
<pin id="756" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln95/26 "/>
</bind>
</comp>

<comp id="758" class="1004" name="z1_tmp_bits_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="5" slack="0"/>
<pin id="760" dir="0" index="1" bw="6" slack="2"/>
<pin id="761" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z1_tmp_bits/26 "/>
</bind>
</comp>

<comp id="767" class="1005" name="i_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="6" slack="0"/>
<pin id="769" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="772" class="1005" name="zext_ln255_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="2"/>
<pin id="774" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln255 "/>
</bind>
</comp>

<comp id="778" class="1005" name="lhs_digits_data_V_ad_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="6" slack="1"/>
<pin id="780" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="786" class="1005" name="i_16_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="0"/>
<pin id="788" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="791" class="1005" name="lhs_digits_data_V_ad_5_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="1"/>
<pin id="793" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad_5 "/>
</bind>
</comp>

<comp id="799" class="1005" name="i_17_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="0"/>
<pin id="801" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="804" class="1005" name="zext_ln257_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="2"/>
<pin id="806" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln257 "/>
</bind>
</comp>

<comp id="810" class="1005" name="rhs_digits_data_V_ad_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="6" slack="1"/>
<pin id="812" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="818" class="1005" name="i_18_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="0"/>
<pin id="820" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="823" class="1005" name="rhs_digits_data_V_ad_5_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="6" slack="1"/>
<pin id="825" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad_5 "/>
</bind>
</comp>

<comp id="828" class="1005" name="z0_tmp_bits_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="2"/>
<pin id="830" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="z0_tmp_bits "/>
</bind>
</comp>

<comp id="833" class="1005" name="z2_tmp_bits_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="2"/>
<pin id="835" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="z2_tmp_bits "/>
</bind>
</comp>

<comp id="838" class="1005" name="zext_ln266_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="4"/>
<pin id="840" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln266 "/>
</bind>
</comp>

<comp id="843" class="1005" name="icmp_ln53_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="1"/>
<pin id="845" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="847" class="1005" name="i_19_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="7" slack="0"/>
<pin id="849" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="852" class="1005" name="zext_ln58_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="4"/>
<pin id="854" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln58 "/>
</bind>
</comp>

<comp id="857" class="1005" name="z0_digits_data_V_add_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="6" slack="1"/>
<pin id="859" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="z0_digits_data_V_add "/>
</bind>
</comp>

<comp id="862" class="1005" name="z2_digits_data_V_add_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="6" slack="1"/>
<pin id="864" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="z2_digits_data_V_add "/>
</bind>
</comp>

<comp id="867" class="1005" name="z0_digits_data_V_loa_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="1"/>
<pin id="869" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z0_digits_data_V_loa "/>
</bind>
</comp>

<comp id="873" class="1005" name="z2_digits_data_V_loa_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="64" slack="1"/>
<pin id="875" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z2_digits_data_V_loa "/>
</bind>
</comp>

<comp id="879" class="1005" name="add_ln700_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="65" slack="1"/>
<pin id="881" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="884" class="1005" name="add_ln209_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="1"/>
<pin id="886" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="889" class="1005" name="trunc_ln_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="2" slack="1"/>
<pin id="891" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="894" class="1005" name="zext_ln63_9_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="7" slack="2"/>
<pin id="896" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln63_9 "/>
</bind>
</comp>

<comp id="899" class="1005" name="exitcond_i_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="903" class="1005" name="i_20_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="7" slack="0"/>
<pin id="905" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="908" class="1005" name="zext_ln80_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="64" slack="4"/>
<pin id="910" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln80 "/>
</bind>
</comp>

<comp id="913" class="1005" name="cross_mul_digits_dat_5_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="6" slack="1"/>
<pin id="915" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cross_mul_digits_dat_5 "/>
</bind>
</comp>

<comp id="918" class="1005" name="add2_digits_data_V_a_3_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="6" slack="1"/>
<pin id="920" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add2_digits_data_V_a_3 "/>
</bind>
</comp>

<comp id="923" class="1005" name="cross_mul_digits_dat_6_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="1"/>
<pin id="925" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cross_mul_digits_dat_6 "/>
</bind>
</comp>

<comp id="928" class="1005" name="add2_digits_data_V_l_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="64" slack="1"/>
<pin id="930" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add2_digits_data_V_l "/>
</bind>
</comp>

<comp id="933" class="1005" name="tmp_V_10_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="65" slack="1"/>
<pin id="935" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_10 "/>
</bind>
</comp>

<comp id="939" class="1005" name="tmp_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="1"/>
<pin id="941" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="944" class="1005" name="add_ln700_15_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="64" slack="1"/>
<pin id="946" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_15 "/>
</bind>
</comp>

<comp id="949" class="1005" name="z1_tmp_bits_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="7" slack="1"/>
<pin id="951" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="z1_tmp_bits "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="183" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="312" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="324"><net_src comp="18" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="8" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="8" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="357"><net_src comp="8" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="8" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="376"><net_src comp="369" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="380"><net_src comp="22" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="388"><net_src comp="381" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="392"><net_src comp="26" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="411"><net_src comp="404" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="415"><net_src comp="26" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="440"><net_src comp="20" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="22" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="451"><net_src comp="20" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="22" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="22" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="4" pin="0"/><net_sink comp="454" pin=5"/></net>

<net id="467"><net_src comp="133" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="475"><net_src comp="202" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="484"><net_src comp="335" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="10" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="335" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="16" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="335" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="501"><net_src comp="346" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="10" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="346" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="16" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="346" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="10" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="523"><net_src comp="342" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="530"><net_src comp="358" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="10" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="358" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="16" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="358" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="547"><net_src comp="369" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="10" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="369" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="16" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="369" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="10" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="569"><net_src comp="365" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="575"><net_src comp="423" pin="6"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="393" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="28" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="393" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="32" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="393" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="377" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="377" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="606" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="610" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="623" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="639"><net_src comp="34" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="617" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="36" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="38" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="646"><net_src comp="377" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="647" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="643" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="659" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="416" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="28" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="416" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="32" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="416" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="701"><net_src comp="691" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="400" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="58" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="60" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="716"><net_src comp="400" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="62" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="18" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="726"><net_src comp="703" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="732"><net_src comp="64" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="722" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="36" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="719" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="711" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="746"><net_src comp="400" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="68" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="70" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="753"><net_src comp="741" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="758" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="770"><net_src comp="486" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="775"><net_src comp="492" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="781"><net_src comp="126" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="789"><net_src comp="503" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="794"><net_src comp="163" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="802"><net_src comp="532" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="807"><net_src comp="538" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="813"><net_src comp="195" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="821"><net_src comp="549" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="826"><net_src comp="232" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="831"><net_src comp="432" pin="6"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="836"><net_src comp="443" pin="6"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="841"><net_src comp="572" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="846"><net_src comp="576" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="582" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="855"><net_src comp="588" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="860"><net_src comp="264" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="865"><net_src comp="276" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="870"><net_src comp="270" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="876"><net_src comp="282" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="882"><net_src comp="600" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="887"><net_src comp="628" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="892"><net_src comp="633" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="897"><net_src comp="669" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="902"><net_src comp="673" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="679" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="911"><net_src comp="685" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="916"><net_src comp="300" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="921"><net_src comp="312" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="926"><net_src comp="306" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="931"><net_src comp="294" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="936"><net_src comp="697" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="942"><net_src comp="727" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="947"><net_src comp="735" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="952"><net_src comp="758" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="454" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_digits_data_V | {26 27 }
 - Input state : 
	Port: karastuba_mul_templa.3 : lhs_digits_data_V | {2 3 5 6 }
	Port: karastuba_mul_templa.3 : rhs_digits_data_V | {8 9 11 12 }
	Port: karastuba_mul_templa.3 : res_digits_data_V | {26 27 }
  - Chain level:
	State 1
	State 2
		icmp_ln255 : 1
		i : 1
		br_ln255 : 2
		zext_ln255 : 1
		lhs_digits_data_V_ad : 2
		lhs_digits_data_V_lo : 3
	State 3
	State 4
		store_ln255 : 1
		store_ln255 : 1
	State 5
		icmp_ln256 : 1
		i_16 : 1
		br_ln256 : 2
		xor_ln256 : 1
		zext_ln256_1 : 1
		lhs_digits_data_V_ad_5 : 2
		lhs_digits_data_V_lo_5 : 3
	State 6
	State 7
		lhs1_tmp_digits_data_3 : 1
		store_ln256 : 2
		lhs1_digits_data_V_a : 1
		store_ln256 : 2
	State 8
		icmp_ln257 : 1
		i_17 : 1
		br_ln257 : 2
		zext_ln257 : 1
		rhs_digits_data_V_ad : 2
		rhs_digits_data_V_lo : 3
	State 9
	State 10
		store_ln257 : 1
		store_ln257 : 1
	State 11
		icmp_ln258 : 1
		i_18 : 1
		br_ln258 : 2
		xor_ln258 : 1
		zext_ln258_1 : 1
		rhs_digits_data_V_ad_5 : 2
		rhs_digits_data_V_lo_5 : 3
	State 12
	State 13
		rhs1_tmp_digits_data_3 : 1
		store_ln258 : 2
		rhs1_digits_data_V_a : 1
		store_ln258 : 2
	State 14
		zext_ln266 : 1
	State 15
		icmp_ln53 : 1
		i_19 : 1
		br_ln53 : 2
		zext_ln58 : 1
		z0_digits_data_V_add : 2
		z0_digits_data_V_loa : 3
		z2_digits_data_V_add : 2
		z2_digits_data_V_loa : 3
	State 16
	State 17
		add_ln700 : 1
	State 18
		tmp_V : 1
		add_ln209_13 : 1
		add_ln209 : 2
		trunc_ln : 2
	State 19
		store_ln60 : 1
		empty_42 : 1
	State 20
		add_ln63 : 1
		zext_ln63_8 : 2
		add2_tmp_bits : 3
		zext_ln63_9 : 4
	State 21
		exitcond_i : 1
		i_20 : 1
		br_ln77 : 2
		zext_ln80 : 1
		cross_mul_digits_dat_5 : 2
		cross_mul_digits_dat_6 : 3
		add2_digits_data_V_a_3 : 2
		add2_digits_data_V_l : 3
	State 22
	State 23
		tmp_V_10 : 1
	State 24
		tmp_V_11 : 1
		tmp : 2
		add_ln700_15 : 1
	State 25
		store_ln88 : 1
		empty_44 : 1
	State 26
		add_ln95 : 1
		sext_ln95 : 2
		z1_tmp_bits : 3
		call_ln275 : 4
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_karastuba_mul_templa_fu_423  |    88   |    9    | 254.809 |  33275  |  27940  |    0    |
|   call   | grp_karastuba_mul_templa_4_fu_432 |    84   |    9    | 249.097 |  32579  |  27292  |    0    |
|          | grp_karastuba_mul_templa_4_fu_443 |    84   |    9    | 249.097 |  32579  |  27292  |    0    |
|          |       grp_CAT_I_I_I_O_fu_454      |    0    |    0    | 9.81575 |   845   |   918   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |              i_fu_486             |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_16_fu_503            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_17_fu_532            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_18_fu_549            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_19_fu_582            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |          add_ln700_fu_600         |    0    |    0    |    0    |    0    |    71   |    0    |
|          |            tmp_V_fu_617           |    0    |    0    |    0    |    0    |    72   |    0    |
|    add   |        add_ln209_13_fu_623        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |          add_ln209_fu_628         |    0    |    0    |    0    |    0    |    64   |    0    |
|          |          add_ln63_fu_653          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add2_tmp_bits_fu_663       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_20_fu_679            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |          tmp_V_11_fu_722          |    0    |    0    |    0    |    0    |    72   |    0    |
|          |        add_ln700_15_fu_735        |    0    |    0    |    0    |    0    |    71   |    0    |
|          |          add_ln95_fu_749          |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        select_ln701_fu_703        |    0    |    0    |    0    |    0    |    65   |    0    |
|  select  |       select_ln701_3_fu_711       |    0    |    0    |    0    |    0    |    64   |    0    |
|          |          empty_45_fu_741          |    0    |    0    |    0    |    0    |    5    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |          tmp_V_10_fu_697          |    0    |    0    |    0    |    0    |    71   |    0    |
|          |         z1_tmp_bits_fu_758        |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln255_fu_480         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln256_fu_497         |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |         icmp_ln257_fu_526         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln258_fu_543         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |          icmp_ln53_fu_576         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         exitcond_i_fu_673         |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |          xor_ln256_fu_509         |    0    |    0    |    0    |    0    |    6    |    0    |
|          |          xor_ln258_fu_555         |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         zext_ln255_fu_492         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln256_1_fu_515        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln256_fu_520         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln257_fu_538         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln258_1_fu_561        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln258_fu_566         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln266_fu_572         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln58_fu_588         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln209_fu_594         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln700_fu_597         |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |          zext_ln53_fu_606         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_24_fu_610       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_25_fu_614       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln63_fu_643         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln63_1_fu_647        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln63_2_fu_650        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln63_8_fu_659        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln63_9_fu_669        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln80_fu_685         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln180_fu_691         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln701_fu_694         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|          trunc_ln_fu_633          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |         trunc_ln701_fu_719        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|             tmp_fu_727            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |          sext_ln95_fu_754         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                   |   256   |    27   | 762.819 |  99278  |  84286  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
| add2_digits_data_V |    2   |    0   |    0   |    0   |
|cross_mul_digits_dat|    4   |    0   |    0   |    0   |
| lhs0_digits_data_V |    2   |    0   |    0   |    0   |
|lhs0_tmp_digits_data|    2   |    0   |    0   |    0   |
| lhs1_digits_data_V |    2   |    0   |    0   |    0   |
|lhs1_tmp_digits_data|    2   |    0   |    0   |    0   |
| rhs0_digits_data_V |    2   |    0   |    0   |    0   |
|rhs0_tmp_digits_data|    2   |    0   |    0   |    0   |
| rhs1_digits_data_V |    2   |    0   |    0   |    0   |
|rhs1_tmp_digits_data|    2   |    0   |    0   |    0   |
|  z0_digits_data_V  |    4   |    0   |    0   |    0   |
|  z1_digits_data_V  |    2   |    0   |    0   |    0   |
|  z2_digits_data_V  |    4   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   32   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|add2_digits_data_V_a_3_reg_918|    6   |
| add2_digits_data_V_l_reg_928 |   64   |
|       add_ln209_reg_884      |   64   |
|     add_ln700_15_reg_944     |   64   |
|       add_ln700_reg_879      |   65   |
|cross_mul_digits_dat_5_reg_913|    6   |
|cross_mul_digits_dat_6_reg_923|   64   |
|      exitcond_i_reg_899      |    1   |
|         i1_0_reg_342         |    6   |
|         i2_0_reg_354         |    6   |
|         i3_0_reg_365         |    6   |
|        i_0_i1_reg_412        |    7   |
|         i_0_i_reg_389        |    7   |
|          i_0_reg_331         |    6   |
|         i_16_reg_786         |    6   |
|         i_17_reg_799         |    6   |
|         i_18_reg_818         |    6   |
|         i_19_reg_847         |    7   |
|         i_20_reg_903         |    7   |
|           i_reg_767          |    6   |
|       icmp_ln53_reg_843      |    1   |
|lhs_digits_data_V_ad_5_reg_791|    6   |
| lhs_digits_data_V_ad_reg_778 |    6   |
|      op2_assign_reg_400      |    1   |
|       p_088_0_i_reg_377      |    2   |
|            reg_464           |   64   |
|            reg_472           |   64   |
|rhs_digits_data_V_ad_5_reg_823|    6   |
| rhs_digits_data_V_ad_reg_810 |    6   |
|       tmp_V_10_reg_933       |   65   |
|          tmp_reg_939         |    1   |
|       trunc_ln_reg_889       |    2   |
| z0_digits_data_V_add_reg_857 |    6   |
| z0_digits_data_V_loa_reg_867 |   64   |
|      z0_tmp_bits_reg_828     |    4   |
|      z1_tmp_bits_reg_949     |    7   |
| z2_digits_data_V_add_reg_862 |    6   |
| z2_digits_data_V_loa_reg_873 |   64   |
|      z2_tmp_bits_reg_833     |    4   |
|      zext_ln255_reg_772      |   64   |
|      zext_ln257_reg_804      |   64   |
|      zext_ln266_reg_838      |    5   |
|       zext_ln58_reg_852      |   64   |
|      zext_ln63_9_reg_894     |    7   |
|       zext_ln80_reg_908      |   64   |
+------------------------------+--------+
|             Total            |  1057  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_133   |  p0  |   4  |   6  |   24   ||    21   |
|    grp_access_fu_202   |  p0  |   4  |   6  |   24   ||    21   |
|    grp_access_fu_270   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_282   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_294   |  p0  |   3  |   6  |   18   ||    15   |
|    grp_access_fu_306   |  p0  |   2  |   6  |   12   ||    9    |
|      i1_0_reg_342      |  p0  |   2  |   6  |   12   ||    9    |
|      i3_0_reg_365      |  p0  |   2  |   6  |   12   ||    9    |
|    p_088_0_i_reg_377   |  p0  |   2  |   2  |    4   ||    9    |
|   op2_assign_reg_400   |  p0  |   2  |   1  |    2   ||    9    |
| grp_CAT_I_I_I_O_fu_454 |  p2  |   2  |   7  |   14   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   146  || 10.6832 ||   129   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   256  |   27   |   762  |  99278 |  84286 |    0   |
|   Memory  |   32   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   129  |    -   |
|  Register |    -   |    -   |    -   |  1057  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   288  |   27   |   773  | 100335 |  84415 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
