INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wrelks/FPGA/artyLogicExamples/artyLogicExamples.srcs/sources_1/new/logicEx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleAdder
