// Seed: 3780135648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri id_11 = -1;
endmodule
module module_1 (
    input  supply1 id_0,
    input  supply0 id_1,
    output logic   id_2
);
  localparam id_4 = 1;
  always begin : LABEL_0
    id_2 <= id_1;
    id_2 <= id_0;
    id_2 <= id_0;
    id_2 <= id_4 & -1'b0;
  end
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5
  );
endmodule
