AArch64 coRR-gic+cdpri+cfg-isb-cfg-isb
{
 [INTID(A)]=(priority:0);
 0:X1=gicval_t:(intid:A, priority:1);
 1:X0=gicval_t:(intid:A);
}
 P0            | P1                   ;
 GIC CDPRI, X1 | GIC CDRCFG, X0       ;
               | ISB                  ;
               | MRS X1, ICC_ICSR_EL1 ;
               | GIC CDRCFG, X0       ;
               | ISB                  ;
               | MRS X2, ICC_ICSR_EL1 ;

exists(1:X1=intval_t:(priority:1) /\ 1:X2=intval_t:(priority:0))

