// Seed: 1318121992
module module_0;
  assign id_1[1] = id_1;
  wire id_2;
  module_2 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1
);
  wire id_3;
  supply0 id_4, id_5;
  always @(1'b0 or posedge 1) begin : LABEL_0
    id_0 <= id_5 - 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2;
  reg id_2, id_3;
  reg id_4 = 1;
  always @(posedge id_4 or id_2) begin : LABEL_0
    begin : LABEL_0
      id_3 <= 1'b0;
    end
  end
endmodule
