// Seed: 3895076881
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_4;
  logic id_5;
  assign id_5 = 1;
  logic id_6;
  always @(id_2 or 1) begin
    id_4 = 1;
  end
  assign id_4 = 1;
endmodule
`resetall
