<?xml version="1.0" encoding="UTF-8"?>
<!-- Created by Kactus2 - Open source IP-Xact toolset -->
<!-- http://sourceforge.net/projects/kactus2/ -->
<!-- Date: 03.09.2012 -->
<!-- Time: 13:49:00 -->
<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
	<spirit:vendor>Altera</spirit:vendor>
	<spirit:library>ip.hwp.cpu</spirit:library>
	<spirit:name>nios_ii_sdram</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>clk</spirit:name>
			<spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.busdef" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.absDef" spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>clk_0</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>hibi_master</spirit:name>
			<spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="hibi_ip_r4.busdef" spirit:version="3.0"/>
			<spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="hibi_ip_r4.absdef" spirit:version="3.0"/>
			<spirit:master/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AV</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>hibi_av_out_from_the_hibi_pe_dma_1</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>COMM</spirit:name>
						<spirit:vector>
							<spirit:left>4</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>hibi_comm_out_from_the_hibi_pe_dma_1</spirit:name>
						<spirit:vector>
							<spirit:left>4</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>DATA</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>hibi_data_out_from_the_hibi_pe_dma_1</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RE</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>hibi_re_out_from_the_hibi_pe_dma_1</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WE</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>hibi_we_out_from_the_hibi_pe_dma_1</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>rst_n</spirit:name>
			<spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="reset.busdef" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="reset.absDef" spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RESETn</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>reset_n</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>sdram_if</spirit:name>
			<spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.storage" spirit:name="sdram_io.busdef" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.storage" spirit:name="sdram_io.absDef" spirit:version="1.0"/>
			<spirit:master/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sdram_address_out</spirit:name>
						<spirit:vector>
							<spirit:left>11</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>zs_addr_from_the_sdram_1</spirit:name>
						<spirit:vector>
							<spirit:left>11</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sdram_ba_out</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>zs_ba_from_the_sdram_1</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sdram_cas_n_out</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>zs_cas_n_from_the_sdram_1</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sdram_cke_out</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>zs_cke_from_the_sdram_1</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sdram_cs_n_out</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>zs_cs_n_from_the_sdram_1</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sdram_ras_n_out</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>zs_ras_n_from_the_sdram_1</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sdram_data_inout</spirit:name>
						<spirit:vector>
							<spirit:left>15</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>zs_dq_to_and_from_the_sdram_1</spirit:name>
						<spirit:vector>
							<spirit:left>15</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sdram_we_n_out</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>zs_we_n_from_the_sdram_1</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sdram_dqm_out</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>zs_dqm_from_the_sdram_1</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>hibi_slave</spirit:name>
			<spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="hibi_ip_r4.busdef" spirit:version="3.0"/>
			<spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="hibi_ip_r4.absdef" spirit:version="3.0"/>
			<spirit:slave/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AV</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>hibi_av_in_to_the_hibi_pe_dma_1</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>COMM</spirit:name>
						<spirit:vector>
							<spirit:left>4</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>hibi_comm_in_to_the_hibi_pe_dma_1</spirit:name>
						<spirit:vector>
							<spirit:left>4</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>DATA</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>hibi_data_in_to_the_hibi_pe_dma_1</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>EMPTY</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>hibi_empty_in_to_the_hibi_pe_dma_1</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>FULL</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>hibi_full_in_to_the_hibi_pe_dma_1</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:addressSpaces>
		<spirit:addressSpace>
			<spirit:name>instr_mem</spirit:name>
			<spirit:range>64K</spirit:range>
			<spirit:width>0</spirit:width>
			<spirit:addressUnitBits>8</spirit:addressUnitBits>
		</spirit:addressSpace>
	</spirit:addressSpaces>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>rtl</spirit:name>
				<spirit:envIdentifier>::</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>hdlSources</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>clk_0</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>hibi_av_in_to_the_hibi_pe_dma_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>hibi_av_out_from_the_hibi_pe_dma_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>hibi_comm_in_to_the_hibi_pe_dma_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>4</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>hibi_comm_out_from_the_hibi_pe_dma_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>4</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>hibi_data_in_to_the_hibi_pe_dma_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>hibi_data_out_from_the_hibi_pe_dma_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>hibi_empty_in_to_the_hibi_pe_dma_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>hibi_full_in_to_the_hibi_pe_dma_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>hibi_re_out_from_the_hibi_pe_dma_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>hibi_we_out_from_the_hibi_pe_dma_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>reset_n</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>zs_addr_from_the_sdram_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>11</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>zs_ba_from_the_sdram_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>zs_cas_n_from_the_sdram_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>zs_cke_from_the_sdram_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>zs_cs_n_from_the_sdram_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>zs_dq_to_and_from_the_sdram_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>inout</spirit:direction>
					<spirit:vector>
						<spirit:left>15</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>zs_dqm_from_the_sdram_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>zs_ras_n_from_the_sdram_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>zs_we_n_from_the_sdram_1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
		</spirit:ports>
	</spirit:model>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>hdlSources</spirit:name>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/cpu_1.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/cpu_1_jtag_debug_module_sysclk.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/cpu_1_jtag_debug_module_tck.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/cpu_1_jtag_debug_module_wrapper.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/cpu_1_mult_cell.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/hibi_pe_dma_1.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/jtag_uart_1.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/nios_ii_sdram.qip</spirit:name>
				<spirit:userFileType>quartusIPFile</spirit:userFileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/nios_ii_sdram.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/onchip_memory_1.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/sdram_1.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/timer_1.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/cpu_1_oci_test_bench.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>D:/user/matilail/funbase/repos/daci_ip/trunk/ip.hwp.cpu/nios_ii_sdram/1.0/../hdl/cpu_1_test_bench.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:cpus>
		<spirit:cpu>
			<spirit:name>nios2</spirit:name>
			<spirit:addressSpaceRef spirit:addressSpaceRef="instr_mem"/>
		</spirit:cpu>
	</spirit:cpus>
	<spirit:vendorExtensions>
		<kactus2:extensions>
			<kactus2:kts_attributes>
				<kactus2:kts_productHier>IP</kactus2:kts_productHier>
				<kactus2:kts_implementation>HW</kactus2:kts_implementation>
				<kactus2:kts_firmness>Fixed</kactus2:kts_firmness>
			</kactus2:kts_attributes>
			<kactus2:swViews>
				<kactus2:swView>
					<spirit:name>software</spirit:name>
					<spirit:hierarchyRef spirit:vendor="TUT" spirit:library="ip.hwp.cpu" spirit:name="nios_ii_sdram.swdesigncfg" spirit:version="1.0"/>
				</kactus2:swView>
			</kactus2:swViews>
		</kactus2:extensions>
	</spirit:vendorExtensions>
</spirit:component>
