Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug  1 01:39:02 2023
| Host         : binhkieudo-hotswap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file servant_control_sets_placed.rpt
| Design       : servant
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   281 |
|    Minimum number of control sets                        |   275 |
|    Addition due to synthesis replication                 |     6 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   807 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   281 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |    79 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |   128 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6397 |         1245 |
| No           | No                    | Yes                    |             164 |           49 |
| No           | Yes                   | No                     |            1990 |          649 |
| Yes          | No                    | No                     |            2004 |          552 |
| Yes          | No                    | Yes                    |             104 |           32 |
| Yes          | Yes                   | No                     |             878 |          206 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                          |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/o_RX_Byte[4]_i_1_n_0                                                                                                                                                                                                           | serv_dm/wb_rst                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/o_RX_Byte[1]_i_1_n_0                                                                                                                                                                                                           | serv_dm/wb_rst                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/o_SPI_MOSI_i_1_n_0                                                                                                                                                                                                             | serv_dm/wb_rst                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                          |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/o_RX_Byte[7]_i_1_n_0                                                                                                                                                                                                           | serv_dm/wb_rst                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/o_RX_Byte[6]_i_1_n_0                                                                                                                                                                                                           | serv_dm/wb_rst                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                        | serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                          |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/o_RX_Byte[5]_i_1_n_0                                                                                                                                                                                                           | serv_dm/wb_rst                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/o_RX_Byte[3]_i_1_n_0                                                                                                                                                                                                           | serv_dm/wb_rst                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/o_RX_Byte[2]_i_1_n_0                                                                                                                                                                                                           | serv_dm/wb_rst                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/o_RX_Byte[0]_i_1_n_0                                                                                                                                                                                                           | serv_dm/wb_rst                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/tap_sync_tck_falling                                                                                                                                                                                                                            | serv_dm/wb_rst                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                 | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                             |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/tap_sync_tck_rising                                                                                                                                                                                                                             | serv_dtm/tap_ctrl_state_reg0                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/bufreg/dbg_rden                                                                                                                                                                                                                                  | cpu/cpu/bufreg/data_reg[6]_0                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/r_stall0                                                                                                                                                                                                                                      | serv_flash/r_stall[3]_i_1_n_0                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/state/E[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                     | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                 | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                             |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/vpins/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/vpins/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | cpu/cpu/state/SR[0]                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/r_SPI_Clk_Edges[4]_i_1_n_0                                                                                                                                                                                                     | serv_dm/wb_rst                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  wb_clk_IBUF_BUFG                       | serv_dm/p_26_in                                                                                                                                                                                                                                          | serv_dm/wb_rst                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/decode/opcode_reg[0]_2[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/vpins/inst/DECODER_INST/E[0]                                                                                                                                                                                                                    | serv_dtm/vpins/inst/PROBE_IN_WIDTH_INST/addr_count[4]_i_1__0_n_0                                                                                                                                                                        |                1 |              5 |         5.00 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/decode/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                              |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/decode/opcode_reg[0]_1[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                              | serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                   |                2 |              6 |         3.00 |
|  wb_clk_IBUF_BUFG                       | serv_dm/dm_ctrl_cmderr                                                                                                                                                                                                                                   | serv_dm/wb_rst                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                     |                2 |              7 |         3.50 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                            | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                            | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/FSM_onehot_state_reg[17]                                                                                                                                                                                                       | serv_flash/spi_controller/o_RX_DV_reg_2                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/FSM_onehot_state_reg[5]                                                                                                                                                                                                        | serv_flash/spi_controller/o_RX_DV_reg_3                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/TX_DV                                                                                                                                                                                                                          | serv_dm/wb_rst                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/FSM_onehot_state_reg[13]                                                                                                                                                                                                       | serv_flash/spi_controller/o_RX_DV_reg_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  wb_clk_IBUF_BUFG                       | serv_flash/spi_controller/FSM_onehot_state_reg[15]                                                                                                                                                                                                       | serv_flash/spi_controller/o_RX_DV_reg_1                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/decode/opcode_reg[1]_1[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                      | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                 |                2 |              9 |         4.50 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                           | serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                        |                2 |             10 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                           | serv_dtm/debugger/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                              |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                   |                5 |             10 |         2.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01__6                                                                                                                                                                    |                6 |             10 |         1.67 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dm/dm_ctrl_ldsw_progbuf[31]_i_1_n_0                                                                                                                                                                                                                 | serv_dm/wb_rst                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/vpins/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[15]_i_1_n_0                                                                                                                                                                    |                2 |             14 |         7.00 |
|  wb_clk_IBUF_BUFG                       | serv_dm/wb_ibus_ack                                                                                                                                                                                                                                      | serv_dm/dm_reg_dmcontrol_dmactive_reg_0                                                                                                                                                                                                 |                6 |             14 |         2.33 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/vpins/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                            |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/vpins/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                   | serv_dtm/vpins/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             17 |         2.83 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/vpins/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                               | serv_dtm/vpins/inst/DECODER_INST/addr_count_reg0                                                                                                                                                                                        |                5 |             21 |         4.20 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/bufreg/dbg_rden                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             28 |         2.15 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  wb_clk_IBUF_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/decode/bufreg_en                                                                                                                                                                                                                                 | serv_dm/dm_reg_dmcontrol_dmactive_reg_0                                                                                                                                                                                                 |                9 |             30 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  wb_clk_IBUF_BUFG                       | serv_dm/dm_reg_progbuf0                                                                                                                                                                                                                                  | serv_dm/wb_rst                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  wb_clk_IBUF_BUFG                       | serv_dm/dm_reg_command[31]_i_1_n_0                                                                                                                                                                                                                       | serv_dm/wb_rst                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  wb_clk_IBUF_BUFG                       | serv_dm/dm_reg_progbuf1                                                                                                                                                                                                                                  | serv_dm/wb_rst                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/dmi_rdata[31]_i_1_n_0                                                                                                                                                                                                                           | serv_dm/wb_rst                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/decode/funct3_reg[1]_1[0]                                                                                                                                                                                                                        | serv_dm/dm_reg_dmcontrol_dmactive_reg_0                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/o_dmi_req_address[5]                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/ctrl/data_reg[6][0]                                                                                                                                                                                                                              | serv_dm/wb_rst                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/vpins/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                                   | serv_dtm/vpins/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/vpins/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                         | serv_dtm/vpins/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/dmi_wdata_reg0                                                                                                                                                                                                                                  | serv_dm/wb_rst                                                                                                                                                                                                                          |                9 |             38 |         4.22 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             47 |         3.13 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dm/dm_reg_dmcontrol_dmactive_reg_0                                                                                                                                                                                                 |               16 |             48 |         3.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             57 |         5.70 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/bufreg/E[0]                                                                                                                                                                                                                                      | serv_dm/wb_rst                                                                                                                                                                                                                          |                9 |             58 |         6.44 |
|  wb_clk_IBUF_BUFG                       | cpu/cpu/state/o_cnt_r_reg[2]_1                                                                                                                                                                                                                           | serv_dm/dm_reg_dmcontrol_dmactive_reg_0                                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             65 |         3.42 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             73 |         6.64 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/debugger/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                              |               59 |            134 |         2.27 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dm/wb_rst                                                                                                                                                                                                                          |               44 |            150 |         3.41 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/vpins/inst/PROBE_IN_INST/read_done_reg_rep__4_n_0                                                                                                                                                                              |               49 |            172 |         3.51 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/vpins/inst/PROBE_IN_INST/read_done_reg_rep_n_0                                                                                                                                                                                 |               53 |            177 |         3.34 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/vpins/inst/PROBE_IN_INST/read_done_reg_rep__3_n_0                                                                                                                                                                              |               52 |            177 |         3.40 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/vpins/inst/PROBE_IN_INST/read_done_reg_rep__2_n_0                                                                                                                                                                              |               48 |            177 |         3.69 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/vpins/inst/PROBE_IN_INST/read_done_reg_rep__0_n_0                                                                                                                                                                              |               50 |            177 |         3.54 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/vpins/inst/PROBE_IN_INST/read_done_reg_rep__1_n_0                                                                                                                                                                              |               54 |            177 |         3.28 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          | serv_dtm/vpins/inst/PROBE_IN_INST/read_done                                                                                                                                                                                             |               51 |            177 |         3.47 |
|  wb_clk_IBUF_BUFG                       | serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg_0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |              201 |            617 |         3.07 |
|  wb_clk_IBUF_BUFG                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1226 |           6921 |         5.65 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


