:DEFAULT_OPCODE:
<0
LATCH_IR_R
LATCH_IR_D
EMIT_PC_PC_ADDER
LATCH_PC
>0

# Load intermediate
:OPCODE mov_int_acc:
<0
LATCH_IR_R
LATCH_IR_D
EMIT_PC_PC_ADDER
LATCH_PC
>1
<1
EMIT_IR_D_DBUS
ALUM_SHORT_B
LATCH_ACC
>0

# Load Memory
:OPCODE 0x0a:
<0
LATCH_IR_R
LATCH_IR_D
EMIT_PC_PC_ADDER
LATCH_PC
>1
<1
EMIT_IR_D_DBUS
LATCH_RADDR_L
>2
<2
EMIT_RAM_DBUS
ALUM_SHORT_B
LATCH_ACC
>0

# Load Pointer
:OPCODE 0x0b:
<0
LATCH_IR_R
LATCH_IR_D
EMIT_PC_PC_ADDER
LATCH_PC
>1
<1
EMIT_IR_D_DBUS
LATCH_RADDR_L
>2
<2
EMIT_RAM_DBUS
LATCH_RADDR_L
>3
<3
EMIT_RAM_DBUS
ALUM_SHORT_B
LATCH_ACC
>0

# Store Memory
:OPCODE 0x12:
<0
LATCH_IR_R
LATCH_IR_D
EMIT_PC_PC_ADDER
LATCH_PC
>1
<1
EMIT_IR_D_DBUS
LATCH_RADDR_L
>2
# Workaround for stupid RAM chip, need to use two cycles instead of one for store :(
<2
ALUM_SHORT_A
EMIT_ALUO_DBUS
LATCH_RAM
>3
<3
ALUM_SHORT_A
EMIT_ALUO_DBUS
>0

# Store Pointer
:OPCODE 0x13:
<0
LATCH_IR_R
LATCH_IR_D
EMIT_PC_PC_ADDER
LATCH_PC
>1
<1
EMIT_IR_D_DBUS
LATCH_RADDR_L
>2
<2
EMIT_RAM_DBUS
LATCH_RADDR_L
>3
<3
ALUM_SHORT_A
EMIT_ALUO_DBUS
LATCH_RAM
>4
<5
ALUM_SHORT_A
EMIT_ALUO_DBUS
>0

# Add Intermediate
:OPCODE 0x20:
<0
LATCH_IR_R
LATCH_IR_D
EMIT_PC_PC_ADDER
LATCH_PC
>1
<1
EMIT_IR_D_DBUS
ALUM_ADD
LATCH_ACC
>0

# Sub Intermediate
:OPCODE 0x30:
<0
LATCH_IR_R
LATCH_IR_D
EMIT_PC_PC_ADDER
LATCH_PC
>1
<1
EMIT_IR_D_DBUS
ALUM_SUB_B
LATCH_ACC
>0

# Set bank selector
:OPCODE 0x68:
<0
LATCH_IR_R
LATCH_IR_D
EMIT_PC_PC_ADDER
LATCH_PC
>1
<1
EMIT_IR_D_DBUS
LATCH_RADDR_H
>0

# JT
:OPCODE 0xb0:
<0
LATCH_IR_R
LATCH_IR_D
EMIT_PC_PC_ADDER
LATCH_PC
>1
<1
EMIT_IR_D_DBUS
EMIT_DBUS_PC_ADDER
LATCH_PC
>0

# JNEZ
:OPCODE 0xb9:
<0
LATCH_IR_R
LATCH_IR_D
EMIT_PC_PC_ADDER
LATCH_PC
>1
<1
ALU_PASS_A
EMIT_IR_D_DBUS
EMIT_DBUS_PC_ADDER
@Z LATCH_PC
>0
