// Seed: 1926265748
module module_0 (
    input reg id_0,
    input id_1,
    input id_2,
    input id_3,
    output reg id_4,
    input id_5,
    output reg id_6
);
  type_12(
      id_0, id_6, id_1
  );
  reg   id_7;
  logic id_8;
  initial begin
    id_7 <= #1 id_0;
    id_4 <= id_5 - id_8;
  end
endmodule
