#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Aug 29 16:56:10 2023
# Process ID: 18832
# Current directory: C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/TCL
# Command line: vivado.exe -mode batch -source C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_00\DAC_Controller_test\DAC_Controller_test.tcl
# Log file: C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/TCL/vivado.log
# Journal file: C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/TCL\vivado.jou
#-----------------------------------------------------------
source {C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_00\DAC_Controller_test\DAC_Controller_test.tcl}
# set project_name "DAC_Controller_test"
# set project_dir "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu28dr-ffvg1517-2-e
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test/DAC_Controller_test'
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test/AXI2FIFO.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test/DAC_Controller.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test/DDS_Controller.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test/GPO_Core.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test/RFDC_DDS.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test/RTO_Core.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test/fifo_generator_0/fifo_generator_0.xci}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test/fifo_generator_1/fifo_generator_1.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test/fifo_generator_2/fifo_generator_2.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller_test/fifo_generator_3/fifo_generator_3.xci}
# set boardpath {C:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu111:part0:1.4 [current_project]
# create_ip -dir C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_00\DAC_Controller_test -name zynq_ultra_ps_e -vendor xilinx.com -library ip -version 3.3 -module_name zynq_ultra_ps_e_0
ERROR: [Common 17-69] Command failed: IP directory 'C:JeonghyunGITRFSoCRFSoC_Design_V1_1IP_File_00DAC_Controller_test' does not exist.

INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 16:56:18 2023...
