/*


EXERCICIO 2

*/

module ex1(
	input [3:0] D,
	input CLK,
	
	output[3:0] Q
);

	always @(posedge CLK or) begin
	
		if (RST == 1'b1)
			Q[0] <= D[0];
			Q[1] <= D[1];
			Q[2] <= D[2];
			Q[3] <= D[3];
	
		else
			Q <= 4'h00;
				
	end 
	
endmodule
		