A bistable [[Level Triggered]] [[Memory]] circuit

# See Also
[[SR Latch]]
[[Gated D Latch]]