Analysis & Synthesis report for cronometro
Mon Aug 21 22:17:11 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
  7. Source assignments for platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
  8. Source assignments for platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated
  9. Source assignments for platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated
 10. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux
 11. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux
 12. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_001
 13. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_002
 14. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_003
 15. Source assignments for platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux
 16. Source assignments for platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux
 17. Source assignments for platform:plat|altera_reset_controller:rst_controller
 18. Source assignments for platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 20. Parameter Settings for User Entity Instance: platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a
 21. Parameter Settings for User Entity Instance: platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 22. Parameter Settings for User Entity Instance: platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b
 23. Parameter Settings for User Entity Instance: platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 24. Parameter Settings for User Entity Instance: platform:plat|platform_ram_0:ram_0
 25. Parameter Settings for User Entity Instance: platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram
 26. Parameter Settings for User Entity Instance: platform:plat|platform_rom_0:rom_0
 27. Parameter Settings for User Entity Instance: platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram
 28. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 29. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator
 30. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 31. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_0_s1_translator
 32. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_0_s1_translator
 33. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 34. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent
 35. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 36. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo
 37. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 38. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 39. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 40. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_0_s1_agent
 41. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 42. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_0_s1_agent_rsp_fifo
 43. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_0_s1_agent
 44. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 45. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_0_s1_agent_rsp_fifo
 46. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode
 47. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
 48. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_002|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
 49. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_003|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
 50. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_004|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
 51. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 52. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 53. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 54. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 55. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 56. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 57. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 58. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator
 59. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 60. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent
 61. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 62. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo
 63. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode
 64. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode
 65. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 66. Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller
 67. Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Port Connectivity Checks: "platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 70. Port Connectivity Checks: "platform:plat|altera_reset_controller:rst_controller"
 71. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode"
 72. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode"
 73. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo"
 74. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent"
 75. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
 76. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator"
 77. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
 78. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 79. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode"
 80. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode"
 81. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_0_s1_agent_rsp_fifo"
 82. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_0_s1_agent"
 83. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_0_s1_agent_rsp_fifo"
 84. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_0_s1_agent"
 85. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
 86. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
 87. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo"
 88. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent"
 89. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
 90. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_0_s1_translator"
 91. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_0_s1_translator"
 92. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
 93. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator"
 94. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
 95. Port Connectivity Checks: "platform:plat|platform_rom_0:rom_0"
 96. Port Connectivity Checks: "platform:plat|platform_ram_0:ram_0"
 97. Port Connectivity Checks: "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_test_bench:the_platform_nios2_gen2_0_cpu_test_bench"
 98. Port Connectivity Checks: "platform:plat|platform_nios2_gen2_0:nios2_gen2_0"
 99. Port Connectivity Checks: "platform:plat"
100. Analysis & Synthesis Messages
101. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Aug 21 22:17:11 2023              ;
; Quartus Prime Version       ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name               ; cronometro                                     ;
; Top-level Entity Name       ; cronometro                                     ;
; Family                      ; Cyclone V                                      ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                      ;
; Total registers             ; N/A until Partition Merge                      ;
; Total pins                  ; N/A until Partition Merge                      ;
; Total virtual pins          ; N/A until Partition Merge                      ;
; Total block memory bits     ; N/A until Partition Merge                      ;
; Total PLLs                  ; N/A until Partition Merge                      ;
; Total DLLs                  ; N/A until Partition Merge                      ;
+-----------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6       ;                    ;
; Top-level entity name                                                           ; cronometro         ; cronometro         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                        ; IP Include File                                              ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; N/A    ; Qsys                            ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat                                                                                                                                                                                              ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_irq_mapper               ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_irq_mapper:irq_mapper                                                                                                                                                               ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_mm_interconnect          ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0                                                                                                                                                 ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                  ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                              ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                              ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                              ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                  ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                      ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                  ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                  ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                  ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_master_agent      ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                       ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                             ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_0_s1_agent                                                                                                   ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_0_s1_agent_rsp_fifo                                                                                              ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_0_s1_translator                                                                                         ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_0_s1_agent                                                                                                 ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_0_s1_agent_rsp_fifo                                                                                            ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_0_s1_translator                                                                                       ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent                                                                                                        ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo                                                                                                   ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator                                                                                              ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router                                                                                                        ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001                                                                                                ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_002                                                                                                ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_003                                                                                                ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_004                                                                                                ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                  ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                              ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                              ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                              ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                      ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                      ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                 ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                            ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_mm_interconnect          ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1                                                                                                                                                 ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                  ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                  ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                      ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_master_agent      ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                      ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent                                                                                                        ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo                                                                                                   ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator                                                                                              ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router                                                                                                        ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001                                                                                                ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux                                                                                                  ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                      ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_nios2_gen2               ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_nios2_gen2_0:nios2_gen2_0                                                                                                                                                           ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu                                                                                                                             ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_pio               ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_pio_leds_0:pio_leds_0                                                                                                                                                               ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_pio               ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_pio_switch_0:pio_switch_0                                                                                                                                                           ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_ram_0:ram_0                                                                                                                                                                         ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_rom_0:rom_0                                                                                                                                                                         ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|altera_reset_controller:rst_controller                                                                                                                                                       ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
; Altera ; altera_avalon_timer             ; 22.1    ; N/A          ; N/A          ; |cronometro|platform:plat|platform_timer_0:timer_0                                                                                                                                                                     ; C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/platform.qsys ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for platform:plat|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_ram_0:ram_0 ;
+----------------+--------------------+-------------------------------------------+
; Parameter Name ; Value              ; Type                                      ;
+----------------+--------------------+-------------------------------------------+
; INIT_FILE      ; platform_ram_0.hex ; String                                    ;
+----------------+--------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; platform_ram_0.hex   ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_acm1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_rom_0:rom_0 ;
+----------------+--------------------+-------------------------------------------+
; Parameter Name ; Value              ; Type                                      ;
+----------------+--------------------+-------------------------------------------+
; INIT_FILE      ; platform_rom_0.hex ; String                                    ;
+----------------+--------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; platform_rom_0.hex   ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 1024                 ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_ubm1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_002|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_003|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_004|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 12    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 12    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 68    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 68    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 66    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 66    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 65    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 65    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 78    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 75    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 71    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 71    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 53    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 12    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_rom_0:rom_0" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_ram_0:ram_0" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_test_bench:the_platform_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------+
; Port          ; Type   ; Severity ; Details                                  ;
+---------------+--------+----------+------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                   ;
+---------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat"                                                                                                                                                                             ;
+-------------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                      ; Type    ; Severity         ; Details                                                                                                                                      ;
+-------------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clck_clk                                  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; pio_switch_0_external_connection_export   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; clk_clk                                   ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pio_switch_0_external_connection_in_port  ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pio_switch_0_external_connection_out_port ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Mon Aug 21 22:16:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12248): Elaborating Platform Designer system entity "platform.qsys"
Info (12250): 2023.08.21.22:16:44 Progress: Loading CE4303-Tarea-1/platform.qsys
Info (12250): 2023.08.21.22:16:44 Progress: Reading input file
Info (12250): 2023.08.21.22:16:44 Progress: Adding clk_0 [clock_source 22.1]
Info (12250): 2023.08.21.22:16:45 Progress: Parameterizing module clk_0
Info (12250): 2023.08.21.22:16:45 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Info (12250): 2023.08.21.22:16:45 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2023.08.21.22:16:45 Progress: Adding pio_leds_0 [altera_avalon_pio 22.1]
Info (12250): 2023.08.21.22:16:45 Progress: Parameterizing module pio_leds_0
Info (12250): 2023.08.21.22:16:45 Progress: Adding pio_switch_0 [altera_avalon_pio 22.1]
Info (12250): 2023.08.21.22:16:45 Progress: Parameterizing module pio_switch_0
Info (12250): 2023.08.21.22:16:45 Progress: Adding ram_0 [altera_avalon_onchip_memory2 22.1]
Info (12250): 2023.08.21.22:16:45 Progress: Parameterizing module ram_0
Info (12250): 2023.08.21.22:16:45 Progress: Adding rom_0 [altera_avalon_onchip_memory2 22.1]
Info (12250): 2023.08.21.22:16:45 Progress: Parameterizing module rom_0
Info (12250): 2023.08.21.22:16:45 Progress: Adding timer_0 [altera_avalon_timer 22.1]
Info (12250): 2023.08.21.22:16:45 Progress: Parameterizing module timer_0
Info (12250): 2023.08.21.22:16:45 Progress: Building connections
Info (12250): 2023.08.21.22:16:45 Progress: Parameterizing connections
Info (12250): 2023.08.21.22:16:45 Progress: Validating
Info (12250): 2023.08.21.22:16:46 Progress: Done reading input file
Warning (12251): Platform.nios2_gen2_0: No Debugger.  You will not be able to download or debug programs
Info (12250): Platform.pio_switch_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Platform: Generating platform "platform" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has address signal 12 bit wide, but the slave is 10 bit wide.
Info (12250): Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Nios2_gen2_0: "platform" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Pio_leds_0: Starting RTL generation for module 'platform_pio_leds_0'
Info (12250): Pio_leds_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_pio_leds_0 --dir=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0002_pio_leds_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0002_pio_leds_0_gen//platform_pio_leds_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_leds_0: Done RTL generation for module 'platform_pio_leds_0'
Info (12250): Pio_leds_0: "platform" instantiated altera_avalon_pio "pio_leds_0"
Info (12250): Pio_switch_0: Starting RTL generation for module 'platform_pio_switch_0'
Info (12250): Pio_switch_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_pio_switch_0 --dir=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0003_pio_switch_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0003_pio_switch_0_gen//platform_pio_switch_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_switch_0: Done RTL generation for module 'platform_pio_switch_0'
Info (12250): Pio_switch_0: "platform" instantiated altera_avalon_pio "pio_switch_0"
Info (12250): Ram_0: Starting RTL generation for module 'platform_ram_0'
Info (12250): Ram_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_ram_0 --dir=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0004_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0004_ram_0_gen//platform_ram_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Ram_0: Done RTL generation for module 'platform_ram_0'
Info (12250): Ram_0: "platform" instantiated altera_avalon_onchip_memory2 "ram_0"
Info (12250): Rom_0: Starting RTL generation for module 'platform_rom_0'
Info (12250): Rom_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_rom_0 --dir=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0005_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0005_rom_0_gen//platform_rom_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Rom_0: Done RTL generation for module 'platform_rom_0'
Info (12250): Rom_0: "platform" instantiated altera_avalon_onchip_memory2 "rom_0"
Info (12250): Timer_0: Starting RTL generation for module 'platform_timer_0'
Info (12250): Timer_0:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_0 --dir=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0006_timer_0_gen//platform_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'platform_timer_0'
Info (12250): Timer_0: "platform" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "platform" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "platform" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "platform" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "platform" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'platform_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=platform_nios2_gen2_0_cpu --dir=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/ranma/AppData/Local/Temp/alt9591_54367568684860623.dir/0009_cpu_gen//platform_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2023.08.21 22:17:04 (*) Starting Nios II generation
Info (12250): Cpu: # 2023.08.21 22:17:04 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2023.08.21 22:17:04 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2023.08.21 22:17:04 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2023.08.21 22:17:04 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2023.08.21 22:17:04 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'platform_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Ram_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ram_0_s1_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Ram_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ram_0_s1_agent"
Info (12250): Ram_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ram_0_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Platform: Done "platform" with 30 modules, 39 files
Info (12249): Finished elaborating Platform Designer system entity "platform.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file cronometro.sv
    Info (12023): Found entity 1: cronometro File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/cronometro.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/platform.v
    Info (12023): Found entity 1: platform File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/platform.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_irq_mapper.sv
    Info (12023): Found entity 1: platform_irq_mapper File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0.v
    Info (12023): Found entity 1: platform_mm_interconnect_0 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_demux File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_mux File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_default_decode File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_001_default_decode File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_001 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_demux File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_mux File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1.v
    Info (12023): Found entity 1: platform_mm_interconnect_1 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_cmd_demux File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_cmd_mux File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_router_default_decode File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_1_router File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_router_001_default_decode File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_1_router_001 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_rsp_mux File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_nios2_gen2_0.v
    Info (12023): Found entity 1: platform_nios2_gen2_0 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0.v Line: 9
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: platform_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: platform_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: platform_nios2_gen2_0_cpu File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: platform_nios2_gen2_0_cpu_test_bench File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_pio_leds_0.v
    Info (12023): Found entity 1: platform_pio_leds_0 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_pio_leds_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_pio_switch_0.v
    Info (12023): Found entity 1: platform_pio_switch_0 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_pio_switch_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_ram_0.v
    Info (12023): Found entity 1: platform_ram_0 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_ram_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_rom_0.v
    Info (12023): Found entity 1: platform_rom_0 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_rom_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_timer_0.v
    Info (12023): Found entity 1: platform_timer_0 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_timer_0.v Line: 21
Info (12127): Elaborating entity "cronometro" for the top level hierarchy
Info (12128): Elaborating entity "platform" for hierarchy "platform:plat" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/cronometro.sv Line: 15
Info (12128): Elaborating entity "platform_nios2_gen2_0" for hierarchy "platform:plat|platform_nios2_gen2_0:nios2_gen2_0" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/platform.v Line: 76
Info (12128): Elaborating entity "platform_nios2_gen2_0_cpu" for hierarchy "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0.v Line: 43
Info (12128): Elaborating entity "platform_nios2_gen2_0_cpu_test_bench" for hierarchy "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_test_bench:the_platform_nios2_gen2_0_cpu_test_bench" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v Line: 829
Info (12128): Elaborating entity "platform_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v Line: 1323
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "platform_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v Line: 1341
Info (12128): Elaborating entity "platform_pio_leds_0" for hierarchy "platform:plat|platform_pio_leds_0:pio_leds_0" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/platform.v Line: 87
Info (12128): Elaborating entity "platform_pio_switch_0" for hierarchy "platform:plat|platform_pio_switch_0:pio_switch_0" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/platform.v Line: 99
Info (12128): Elaborating entity "platform_ram_0" for hierarchy "platform:plat|platform_ram_0:ram_0" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/platform.v Line: 113
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_ram_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_ram_0.v Line: 69
Info (12133): Instantiated megafunction "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_ram_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "platform_ram_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_acm1.tdf
    Info (12023): Found entity 1: altsyncram_acm1 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/altsyncram_acm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_acm1" for hierarchy "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "platform_rom_0" for hierarchy "platform:plat|platform_rom_0:rom_0" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/platform.v Line: 128
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_rom_0.v Line: 71
Info (12130): Elaborated megafunction instantiation "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_rom_0.v Line: 71
Info (12133): Instantiated megafunction "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_rom_0.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "platform_rom_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ubm1.tdf
    Info (12023): Found entity 1: altsyncram_ubm1 File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/altsyncram_ubm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ubm1" for hierarchy "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "platform_timer_0" for hierarchy "platform:plat|platform_timer_0:timer_0" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/platform.v Line: 139
Info (12128): Elaborating entity "platform_mm_interconnect_0" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/platform.v Line: 173
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 358
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 422
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 486
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_0_s1_translator" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 550
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 695
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 779
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 820
Info (12128): Elaborating entity "platform_mm_interconnect_0_router" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1211
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_default_decode" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_001" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1227
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_001_default_decode" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_demux" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1310
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_mux" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1327
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_demux" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1395
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_mux" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1481
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1510
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "platform_mm_interconnect_1" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/platform.v Line: 190
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 170
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 234
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 315
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 399
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 440
Info (12128): Elaborating entity "platform_mm_interconnect_1_router" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 456
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_default_decode" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_001" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 472
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_001_default_decode" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv Line: 178
Info (12128): Elaborating entity "platform_mm_interconnect_1_cmd_demux" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 489
Info (12128): Elaborating entity "platform_mm_interconnect_1_cmd_mux" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 506
Info (12128): Elaborating entity "platform_mm_interconnect_1_rsp_mux" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 540
Info (12128): Elaborating entity "platform_irq_mapper" for hierarchy "platform:plat|platform_irq_mapper:irq_mapper" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/platform.v Line: 197
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "platform:plat|altera_reset_controller:rst_controller" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/platform.v Line: 260
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/altera_reset_controller.v Line: 220
Error (12002): Port "clck_clk" does not exist in macrofunction "plat" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/cronometro.sv Line: 15
Error (12002): Port "pio_switch_0_external_connection_export" does not exist in macrofunction "plat" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/cronometro.sv Line: 15
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/output_files/cronometro.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings
    Error: Peak virtual memory: 4867 megabytes
    Error: Processing ended: Mon Aug 21 22:17:11 2023
    Error: Elapsed time: 00:00:37
    Error: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/output_files/cronometro.map.smsg.


