Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Sun Mar 11 14:37:00 2018
| Host             : DESKTOP-8BE9SK2 running 64-bit major release  (build 9200)
| Command          : report_power -file proc_power_routed.rpt -pb proc_power_summary_routed.pb -rpx proc_power_routed.rpx
| Design           : proc
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.111 |
| Dynamic (W)              | 0.007 |
| Device Static (W)        | 0.104 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |     0.001 |     1756 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      244 |     63400 |            0.38 |
|   F7/F8 Muxes            |    <0.001 |      624 |     63400 |            0.98 |
|   CARRY4                 |    <0.001 |        9 |     15850 |            0.06 |
|   Register               |    <0.001 |       85 |    126800 |            0.07 |
|   LUT as Distributed RAM |    <0.001 |      768 |     19000 |            4.04 |
|   Others                 |     0.000 |        2 |       --- |             --- |
| Signals                  |     0.004 |      455 |       --- |             --- |
| I/O                      |    <0.001 |       25 |       210 |           11.90 |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.111 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.022 |       0.007 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| proc                      |     0.007 |
|   mem_reg_0_255_0_0       |    <0.001 |
|   mem_reg_0_255_10_10     |    <0.001 |
|   mem_reg_0_255_11_11     |    <0.001 |
|   mem_reg_0_255_1_1       |    <0.001 |
|   mem_reg_0_255_2_2       |    <0.001 |
|   mem_reg_0_255_3_3       |    <0.001 |
|   mem_reg_0_255_4_4       |    <0.001 |
|   mem_reg_0_255_5_5       |    <0.001 |
|   mem_reg_0_255_6_6       |    <0.001 |
|   mem_reg_0_255_7_7       |    <0.001 |
|   mem_reg_0_255_8_8       |    <0.001 |
|   mem_reg_0_255_9_9       |    <0.001 |
|   mem_reg_1024_1279_0_0   |    <0.001 |
|   mem_reg_1024_1279_10_10 |    <0.001 |
|   mem_reg_1024_1279_11_11 |    <0.001 |
|   mem_reg_1024_1279_1_1   |    <0.001 |
|   mem_reg_1024_1279_2_2   |    <0.001 |
|   mem_reg_1024_1279_3_3   |    <0.001 |
|   mem_reg_1024_1279_4_4   |    <0.001 |
|   mem_reg_1024_1279_5_5   |    <0.001 |
|   mem_reg_1024_1279_6_6   |    <0.001 |
|   mem_reg_1024_1279_7_7   |    <0.001 |
|   mem_reg_1024_1279_8_8   |    <0.001 |
|   mem_reg_1024_1279_9_9   |    <0.001 |
|   mem_reg_1280_1535_0_0   |    <0.001 |
|   mem_reg_1280_1535_10_10 |    <0.001 |
|   mem_reg_1280_1535_11_11 |    <0.001 |
|   mem_reg_1280_1535_1_1   |    <0.001 |
|   mem_reg_1280_1535_2_2   |    <0.001 |
|   mem_reg_1280_1535_3_3   |    <0.001 |
|   mem_reg_1280_1535_4_4   |    <0.001 |
|   mem_reg_1280_1535_5_5   |    <0.001 |
|   mem_reg_1280_1535_6_6   |    <0.001 |
|   mem_reg_1280_1535_7_7   |    <0.001 |
|   mem_reg_1280_1535_8_8   |    <0.001 |
|   mem_reg_1280_1535_9_9   |    <0.001 |
|   mem_reg_1536_1791_0_0   |    <0.001 |
|   mem_reg_1536_1791_10_10 |    <0.001 |
|   mem_reg_1536_1791_11_11 |    <0.001 |
|   mem_reg_1536_1791_1_1   |    <0.001 |
|   mem_reg_1536_1791_2_2   |    <0.001 |
|   mem_reg_1536_1791_3_3   |    <0.001 |
|   mem_reg_1536_1791_4_4   |    <0.001 |
|   mem_reg_1536_1791_5_5   |    <0.001 |
|   mem_reg_1536_1791_6_6   |    <0.001 |
|   mem_reg_1536_1791_7_7   |    <0.001 |
|   mem_reg_1536_1791_8_8   |    <0.001 |
|   mem_reg_1536_1791_9_9   |    <0.001 |
|   mem_reg_1792_2047_0_0   |    <0.001 |
|   mem_reg_1792_2047_10_10 |    <0.001 |
|   mem_reg_1792_2047_11_11 |    <0.001 |
|   mem_reg_1792_2047_1_1   |    <0.001 |
|   mem_reg_1792_2047_2_2   |    <0.001 |
|   mem_reg_1792_2047_3_3   |    <0.001 |
|   mem_reg_1792_2047_4_4   |    <0.001 |
|   mem_reg_1792_2047_5_5   |    <0.001 |
|   mem_reg_1792_2047_6_6   |    <0.001 |
|   mem_reg_1792_2047_7_7   |    <0.001 |
|   mem_reg_1792_2047_8_8   |    <0.001 |
|   mem_reg_1792_2047_9_9   |    <0.001 |
|   mem_reg_2048_2303_0_0   |    <0.001 |
|   mem_reg_2048_2303_10_10 |    <0.001 |
|   mem_reg_2048_2303_11_11 |    <0.001 |
|   mem_reg_2048_2303_1_1   |    <0.001 |
|   mem_reg_2048_2303_2_2   |    <0.001 |
|   mem_reg_2048_2303_3_3   |    <0.001 |
|   mem_reg_2048_2303_4_4   |    <0.001 |
|   mem_reg_2048_2303_5_5   |    <0.001 |
|   mem_reg_2048_2303_6_6   |    <0.001 |
|   mem_reg_2048_2303_7_7   |    <0.001 |
|   mem_reg_2048_2303_8_8   |    <0.001 |
|   mem_reg_2048_2303_9_9   |    <0.001 |
|   mem_reg_2304_2559_0_0   |    <0.001 |
|   mem_reg_2304_2559_10_10 |    <0.001 |
|   mem_reg_2304_2559_11_11 |    <0.001 |
|   mem_reg_2304_2559_1_1   |    <0.001 |
|   mem_reg_2304_2559_2_2   |    <0.001 |
|   mem_reg_2304_2559_3_3   |    <0.001 |
|   mem_reg_2304_2559_4_4   |    <0.001 |
|   mem_reg_2304_2559_5_5   |    <0.001 |
|   mem_reg_2304_2559_6_6   |    <0.001 |
|   mem_reg_2304_2559_7_7   |    <0.001 |
|   mem_reg_2304_2559_8_8   |    <0.001 |
|   mem_reg_2304_2559_9_9   |    <0.001 |
|   mem_reg_2560_2815_0_0   |    <0.001 |
|   mem_reg_2560_2815_10_10 |    <0.001 |
|   mem_reg_2560_2815_11_11 |    <0.001 |
|   mem_reg_2560_2815_1_1   |    <0.001 |
|   mem_reg_2560_2815_2_2   |    <0.001 |
|   mem_reg_2560_2815_3_3   |    <0.001 |
|   mem_reg_2560_2815_4_4   |    <0.001 |
|   mem_reg_2560_2815_5_5   |    <0.001 |
|   mem_reg_2560_2815_6_6   |    <0.001 |
|   mem_reg_2560_2815_7_7   |    <0.001 |
|   mem_reg_2560_2815_8_8   |    <0.001 |
|   mem_reg_2560_2815_9_9   |    <0.001 |
|   mem_reg_256_511_0_0     |    <0.001 |
|   mem_reg_256_511_10_10   |    <0.001 |
|   mem_reg_256_511_11_11   |    <0.001 |
|   mem_reg_256_511_1_1     |    <0.001 |
|   mem_reg_256_511_2_2     |    <0.001 |
|   mem_reg_256_511_3_3     |    <0.001 |
|   mem_reg_256_511_4_4     |    <0.001 |
|   mem_reg_256_511_5_5     |    <0.001 |
|   mem_reg_256_511_6_6     |    <0.001 |
|   mem_reg_256_511_7_7     |    <0.001 |
|   mem_reg_256_511_8_8     |    <0.001 |
|   mem_reg_256_511_9_9     |    <0.001 |
|   mem_reg_2816_3071_0_0   |    <0.001 |
|   mem_reg_2816_3071_10_10 |    <0.001 |
|   mem_reg_2816_3071_11_11 |    <0.001 |
|   mem_reg_2816_3071_1_1   |    <0.001 |
|   mem_reg_2816_3071_2_2   |    <0.001 |
|   mem_reg_2816_3071_3_3   |    <0.001 |
|   mem_reg_2816_3071_4_4   |    <0.001 |
|   mem_reg_2816_3071_5_5   |    <0.001 |
|   mem_reg_2816_3071_6_6   |    <0.001 |
|   mem_reg_2816_3071_7_7   |    <0.001 |
|   mem_reg_2816_3071_8_8   |    <0.001 |
|   mem_reg_2816_3071_9_9   |    <0.001 |
|   mem_reg_3072_3327_0_0   |    <0.001 |
|   mem_reg_3072_3327_10_10 |    <0.001 |
|   mem_reg_3072_3327_11_11 |    <0.001 |
|   mem_reg_3072_3327_1_1   |    <0.001 |
|   mem_reg_3072_3327_2_2   |    <0.001 |
|   mem_reg_3072_3327_3_3   |    <0.001 |
|   mem_reg_3072_3327_4_4   |    <0.001 |
|   mem_reg_3072_3327_5_5   |    <0.001 |
|   mem_reg_3072_3327_6_6   |    <0.001 |
|   mem_reg_3072_3327_7_7   |    <0.001 |
|   mem_reg_3072_3327_8_8   |    <0.001 |
|   mem_reg_3072_3327_9_9   |    <0.001 |
|   mem_reg_3328_3583_0_0   |    <0.001 |
|   mem_reg_3328_3583_10_10 |    <0.001 |
|   mem_reg_3328_3583_11_11 |    <0.001 |
|   mem_reg_3328_3583_1_1   |    <0.001 |
|   mem_reg_3328_3583_2_2   |    <0.001 |
|   mem_reg_3328_3583_3_3   |    <0.001 |
|   mem_reg_3328_3583_4_4   |    <0.001 |
|   mem_reg_3328_3583_5_5   |    <0.001 |
|   mem_reg_3328_3583_6_6   |    <0.001 |
|   mem_reg_3328_3583_7_7   |    <0.001 |
|   mem_reg_3328_3583_8_8   |    <0.001 |
|   mem_reg_3328_3583_9_9   |    <0.001 |
|   mem_reg_3584_3839_0_0   |    <0.001 |
|   mem_reg_3584_3839_10_10 |    <0.001 |
|   mem_reg_3584_3839_11_11 |    <0.001 |
|   mem_reg_3584_3839_1_1   |    <0.001 |
|   mem_reg_3584_3839_2_2   |    <0.001 |
|   mem_reg_3584_3839_3_3   |    <0.001 |
|   mem_reg_3584_3839_4_4   |    <0.001 |
|   mem_reg_3584_3839_5_5   |    <0.001 |
|   mem_reg_3584_3839_6_6   |    <0.001 |
|   mem_reg_3584_3839_7_7   |    <0.001 |
|   mem_reg_3584_3839_8_8   |    <0.001 |
|   mem_reg_3584_3839_9_9   |    <0.001 |
|   mem_reg_3840_4095_0_0   |    <0.001 |
|   mem_reg_3840_4095_10_10 |    <0.001 |
|   mem_reg_3840_4095_11_11 |    <0.001 |
|   mem_reg_3840_4095_1_1   |    <0.001 |
|   mem_reg_3840_4095_2_2   |    <0.001 |
|   mem_reg_3840_4095_3_3   |    <0.001 |
|   mem_reg_3840_4095_4_4   |    <0.001 |
|   mem_reg_3840_4095_5_5   |    <0.001 |
|   mem_reg_3840_4095_6_6   |    <0.001 |
|   mem_reg_3840_4095_7_7   |    <0.001 |
|   mem_reg_3840_4095_8_8   |    <0.001 |
|   mem_reg_3840_4095_9_9   |    <0.001 |
|   mem_reg_512_767_0_0     |    <0.001 |
|   mem_reg_512_767_10_10   |    <0.001 |
|   mem_reg_512_767_11_11   |    <0.001 |
|   mem_reg_512_767_1_1     |    <0.001 |
|   mem_reg_512_767_2_2     |    <0.001 |
|   mem_reg_512_767_3_3     |    <0.001 |
|   mem_reg_512_767_4_4     |    <0.001 |
|   mem_reg_512_767_5_5     |    <0.001 |
|   mem_reg_512_767_6_6     |    <0.001 |
|   mem_reg_512_767_7_7     |    <0.001 |
|   mem_reg_512_767_8_8     |    <0.001 |
|   mem_reg_512_767_9_9     |    <0.001 |
|   mem_reg_768_1023_0_0    |    <0.001 |
|   mem_reg_768_1023_10_10  |    <0.001 |
|   mem_reg_768_1023_11_11  |    <0.001 |
|   mem_reg_768_1023_1_1    |    <0.001 |
|   mem_reg_768_1023_2_2    |    <0.001 |
|   mem_reg_768_1023_3_3    |    <0.001 |
|   mem_reg_768_1023_4_4    |    <0.001 |
|   mem_reg_768_1023_5_5    |    <0.001 |
|   mem_reg_768_1023_6_6    |    <0.001 |
|   mem_reg_768_1023_7_7    |    <0.001 |
|   mem_reg_768_1023_8_8    |    <0.001 |
|   mem_reg_768_1023_9_9    |    <0.001 |
+---------------------------+-----------+


