INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_9/project_9.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_9/project_9.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_9/project_9.srcs/sources_1/new/_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_9/project_9.srcs/sources_1/new/Lab06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab06
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_9/project_9.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_9/project_9.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
