# Reading C:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE2_CCD_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ychu26/ece385-final/DE2_CCD-test {C:/Users/ychu26/ece385-final/DE2_CCD-test/rgb2gray.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 18:27:22 on Nov 24,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ychu26/ece385-final/DE2_CCD-test" C:/Users/ychu26/ece385-final/DE2_CCD-test/rgb2gray.sv 
# -- Compiling module rgb2gray
# 
# Top level modules:
# 	rgb2gray
# End time: 18:27:23 on Nov 24,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ychu26/ece385-final/DE2_CCD-test {C:/Users/ychu26/ece385-final/DE2_CCD-test/gray2bw.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 18:27:23 on Nov 24,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ychu26/ece385-final/DE2_CCD-test" C:/Users/ychu26/ece385-final/DE2_CCD-test/gray2bw.sv 
# -- Compiling module gray2bw
# 
# Top level modules:
# 	gray2bw
# End time: 18:27:23 on Nov 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ychu26/ece385-final/DE2_CCD-test {C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 18:27:23 on Nov 24,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ychu26/ece385-final/DE2_CCD-test" C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv 
# -- Compiling module sample_clip
# 
# Top level modules:
# 	sample_clip
# End time: 18:27:23 on Nov 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ychu26/ece385-final/DE2_CCD-test {C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 18:27:23 on Nov 24,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ychu26/ece385-final/DE2_CCD-test" C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:27:23 on Nov 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:27:23 on Nov 24,2016
# Loading sv_std.std
# Loading work.testbench
# Loading work.sample_clip
# Loading work.rgb2gray
# Loading work.gray2bw
# ** Warning: (vsim-3017) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Too few port connections. Expected 14, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/u File: C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv
# ** Warning: (vsim-3015) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [PCDPC] - Port size (10) does not match connection size (1) for port 'd_icol_cont'. The port definition is at: C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/u File: C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_R'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_G'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_B'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_bw'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_cont'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_gray'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'wren'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
restart
# ** Warning: (vsim-3017) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Too few port connections. Expected 14, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/u File: C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv
# ** Warning: (vsim-3015) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [PCDPC] - Port size (10) does not match connection size (1) for port 'd_icol_cont'. The port definition is at: C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/u File: C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_R'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_G'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_B'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_bw'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_cont'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_gray'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'wren'.
run
add wave -position insertpoint  \
sim:/testbench/u/wren
restart
# ** Warning: (vsim-3017) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Too few port connections. Expected 14, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/u File: C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv
# ** Warning: (vsim-3015) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [PCDPC] - Port size (10) does not match connection size (1) for port 'd_icol_cont'. The port definition is at: C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/u File: C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_R'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_G'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_B'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_bw'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_cont'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'pixl_gray'.
# ** Warning: (vsim-3722) C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv(23): [TFMPC] - Missing connection for port 'wren'.
run
run
run
run
# End time: 18:28:48 on Nov 24,2016, Elapsed time: 0:01:25
# Errors: 0, Warnings: 27
