{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655452438104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655452438111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 15:53:57 2022 " "Processing started: Fri Jun 17 15:53:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655452438111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655452438111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off OV5640_VGA -c OV5640_VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off OV5640_VGA -c OV5640_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655452438111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_VGA_8_1200mv_85c_slow.vo G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/ simulation " "Generated file OV5640_VGA_8_1200mv_85c_slow.vo in folder \"G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1655452439146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_VGA_8_1200mv_0c_slow.vo G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/ simulation " "Generated file OV5640_VGA_8_1200mv_0c_slow.vo in folder \"G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1655452439513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_VGA_min_1200mv_0c_fast.vo G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/ simulation " "Generated file OV5640_VGA_min_1200mv_0c_fast.vo in folder \"G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1655452439876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_VGA.vo G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/ simulation " "Generated file OV5640_VGA.vo in folder \"G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1655452440244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_VGA_8_1200mv_85c_v_slow.sdo G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/ simulation " "Generated file OV5640_VGA_8_1200mv_85c_v_slow.sdo in folder \"G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1655452440585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_VGA_8_1200mv_0c_v_slow.sdo G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/ simulation " "Generated file OV5640_VGA_8_1200mv_0c_v_slow.sdo in folder \"G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1655452440921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_VGA_min_1200mv_0c_v_fast.sdo G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/ simulation " "Generated file OV5640_VGA_min_1200mv_0c_v_fast.sdo in folder \"G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1655452441271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_VGA_v.sdo G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/ simulation " "Generated file OV5640_VGA_v.sdo in folder \"G:/FPGA_DIP/OV5640_VGA_SOBEL/QUARTUSPRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1655452441626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655452441794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 15:54:01 2022 " "Processing ended: Fri Jun 17 15:54:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655452441794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655452441794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655452441794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655452441794 ""}
