
*** Running vivado
    with args -log design_1_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 374.172 ; gain = 164.250
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (48#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:04:36 ; elapsed = 00:04:54 . Memory (MB): peak = 733.930 ; gain = 524.008
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:37 ; elapsed = 00:04:55 . Memory (MB): peak = 733.930 ; gain = 524.008
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 960.223 ; gain = 1.523
Finished Constraint Validation : Time (s): cpu = 00:05:26 ; elapsed = 00:05:46 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:26 ; elapsed = 00:05:46 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:28 ; elapsed = 00:05:49 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:38 ; elapsed = 00:06:00 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:53 ; elapsed = 00:06:16 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:14 ; elapsed = 00:06:37 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished Timing Optimization : Time (s): cpu = 00:06:15 ; elapsed = 00:06:39 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished Technology Mapping : Time (s): cpu = 00:06:18 ; elapsed = 00:06:42 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished IO Insertion : Time (s): cpu = 00:06:20 ; elapsed = 00:06:43 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished Renaming Generated Instances : Time (s): cpu = 00:06:20 ; elapsed = 00:06:43 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:21 ; elapsed = 00:06:45 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished Renaming Generated Ports : Time (s): cpu = 00:06:21 ; elapsed = 00:06:45 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished Handling Custom Attributes : Time (s): cpu = 00:06:21 ; elapsed = 00:06:45 . Memory (MB): peak = 960.223 ; gain = 750.301
Finished Renaming Generated Nets : Time (s): cpu = 00:06:21 ; elapsed = 00:06:45 . Memory (MB): peak = 960.223 ; gain = 750.301

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    47|
|2     |CFGLUT5    |    96|
|3     |LUT1       |    69|
|4     |LUT2       |    47|
|5     |LUT3       |   201|
|6     |LUT4       |   128|
|7     |LUT5       |    94|
|8     |LUT6       |   793|
|9     |MUXF7      |   172|
|10    |RAMB36E1   |   128|
|11    |RAMB36E1_1 |    16|
|12    |RAMB36E1_2 |    16|
|13    |SRL16E     |    48|
|14    |SRLC16E    |     2|
|15    |SRLC32E    |    17|
|16    |FDRE       |  1459|
|17    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:06:21 ; elapsed = 00:06:45 . Memory (MB): peak = 960.223 ; gain = 750.301
synth_design: Time (s): cpu = 00:06:21 ; elapsed = 00:06:40 . Memory (MB): peak = 960.223 ; gain = 681.367
