-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DoCompute is
port (
    m_axi_in_V_AWVALID : OUT STD_LOGIC;
    m_axi_in_V_AWREADY : IN STD_LOGIC;
    m_axi_in_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_in_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_in_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_WVALID : OUT STD_LOGIC;
    m_axi_in_V_WREADY : IN STD_LOGIC;
    m_axi_in_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_in_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_in_V_WLAST : OUT STD_LOGIC;
    m_axi_in_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_ARVALID : OUT STD_LOGIC;
    m_axi_in_V_ARREADY : IN STD_LOGIC;
    m_axi_in_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_in_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_in_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_RVALID : IN STD_LOGIC;
    m_axi_in_V_RREADY : OUT STD_LOGIC;
    m_axi_in_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_in_V_RLAST : IN STD_LOGIC;
    m_axi_in_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_BVALID : IN STD_LOGIC;
    m_axi_in_V_BREADY : OUT STD_LOGIC;
    m_axi_in_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_V_offset : IN STD_LOGIC_VECTOR (60 downto 0);
    out_V_offset : IN STD_LOGIC_VECTOR (60 downto 0);
    numReps : IN STD_LOGIC_VECTOR (31 downto 0);
    weights0_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_ce0 : OUT STD_LOGIC;
    weights0_m_weights_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_we0 : OUT STD_LOGIC;
    weights0_m_weights_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_ce1 : OUT STD_LOGIC;
    weights0_m_weights_V_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_we1 : OUT STD_LOGIC;
    weights0_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_1_ce0 : OUT STD_LOGIC;
    weights0_m_weights_V_1_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_1_we0 : OUT STD_LOGIC;
    weights0_m_weights_V_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_1_ce1 : OUT STD_LOGIC;
    weights0_m_weights_V_1_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_1_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_1_we1 : OUT STD_LOGIC;
    weights0_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_2_ce0 : OUT STD_LOGIC;
    weights0_m_weights_V_2_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_2_we0 : OUT STD_LOGIC;
    weights0_m_weights_V_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_2_ce1 : OUT STD_LOGIC;
    weights0_m_weights_V_2_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_2_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_2_we1 : OUT STD_LOGIC;
    weights0_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_3_ce0 : OUT STD_LOGIC;
    weights0_m_weights_V_3_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_3_we0 : OUT STD_LOGIC;
    weights0_m_weights_V_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_3_ce1 : OUT STD_LOGIC;
    weights0_m_weights_V_3_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_3_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_3_we1 : OUT STD_LOGIC;
    weights0_m_weights_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_4_ce0 : OUT STD_LOGIC;
    weights0_m_weights_V_4_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_4_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_4_we0 : OUT STD_LOGIC;
    weights0_m_weights_V_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_4_ce1 : OUT STD_LOGIC;
    weights0_m_weights_V_4_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_4_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_4_we1 : OUT STD_LOGIC;
    weights0_m_weights_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_5_ce0 : OUT STD_LOGIC;
    weights0_m_weights_V_5_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_5_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_5_we0 : OUT STD_LOGIC;
    weights0_m_weights_V_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_5_ce1 : OUT STD_LOGIC;
    weights0_m_weights_V_5_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_5_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_5_we1 : OUT STD_LOGIC;
    weights0_m_weights_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_6_ce0 : OUT STD_LOGIC;
    weights0_m_weights_V_6_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_6_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_6_we0 : OUT STD_LOGIC;
    weights0_m_weights_V_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_6_ce1 : OUT STD_LOGIC;
    weights0_m_weights_V_6_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_6_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_6_we1 : OUT STD_LOGIC;
    weights0_m_weights_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_7_ce0 : OUT STD_LOGIC;
    weights0_m_weights_V_7_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_7_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_7_we0 : OUT STD_LOGIC;
    weights0_m_weights_V_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weights0_m_weights_V_7_ce1 : OUT STD_LOGIC;
    weights0_m_weights_V_7_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_7_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
    weights0_m_weights_V_7_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_15_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_15_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_15_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_15_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_14_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_14_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_14_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_14_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_13_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_13_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_13_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_13_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_12_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_12_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_12_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_12_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_11_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_11_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_11_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_11_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_10_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_10_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_10_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_10_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_9_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_9_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_9_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_9_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_8_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_8_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_8_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_8_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_7_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_7_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_7_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_7_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_6_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_6_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_6_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_6_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_5_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_5_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_5_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_5_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_4_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_4_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_4_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_4_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_3_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_3_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_3_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_3_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_2_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_2_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_2_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_2_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_1_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_1_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_1_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_1_we1 : OUT STD_LOGIC;
    threshs0_m_threshold_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_ce0 : OUT STD_LOGIC;
    threshs0_m_threshold_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_we0 : OUT STD_LOGIC;
    threshs0_m_threshold_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    threshs0_m_threshold_ce1 : OUT STD_LOGIC;
    threshs0_m_threshold_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    threshs0_m_threshold_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_1_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_1_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_1_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_1_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_2_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_2_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_2_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_2_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_3_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_3_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_3_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_3_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_4_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_4_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_4_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_4_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_5_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_5_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_5_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_5_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_6_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_6_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_6_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_6_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_7_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_7_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_7_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_7_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_8_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_8_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_8_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_8_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_9_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_9_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_9_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_9_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_10_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_10_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_10_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_10_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_11_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_11_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_11_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_11_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_12_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_12_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_12_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_12_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_13_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_13_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_13_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_13_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_14_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_14_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_14_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_14_we1 : OUT STD_LOGIC;
    weights1_m_weights_V_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_15_ce0 : OUT STD_LOGIC;
    weights1_m_weights_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_15_we0 : OUT STD_LOGIC;
    weights1_m_weights_V_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights1_m_weights_V_15_ce1 : OUT STD_LOGIC;
    weights1_m_weights_V_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights1_m_weights_V_15_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_31_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_31_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_31_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_31_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_31_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_31_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_31_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_31_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_30_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_30_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_30_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_30_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_30_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_30_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_30_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_30_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_29_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_29_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_29_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_29_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_29_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_29_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_29_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_29_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_28_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_28_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_28_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_28_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_28_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_28_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_28_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_28_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_15_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_15_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_15_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_15_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_14_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_14_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_14_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_14_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_13_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_13_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_13_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_13_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_12_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_12_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_12_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_12_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_11_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_11_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_11_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_11_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_10_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_10_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_10_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_10_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_9_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_9_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_9_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_9_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_8_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_8_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_8_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_8_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_7_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_7_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_7_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_7_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_6_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_6_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_6_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_6_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_5_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_5_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_5_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_5_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_4_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_4_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_4_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_4_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_3_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_3_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_3_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_3_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_2_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_2_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_2_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_2_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_1_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_1_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_1_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_1_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_27_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_27_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_27_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_27_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_27_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_27_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_27_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_27_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_26_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_26_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_26_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_26_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_26_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_26_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_26_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_26_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_25_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_25_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_25_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_25_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_25_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_25_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_25_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_25_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_24_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_24_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_24_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_24_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_24_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_24_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_23_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_23_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_23_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_23_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_23_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_23_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_22_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_22_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_22_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_22_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_22_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_22_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_21_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_21_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_21_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_21_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_21_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_21_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_20_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_20_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_20_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_20_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_20_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_20_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_19_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_19_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_19_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_19_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_19_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_19_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_18_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_18_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_18_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_18_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_18_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_17_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_17_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_17_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_17_we1 : OUT STD_LOGIC;
    threshs1_m_threshold_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_16_ce0 : OUT STD_LOGIC;
    threshs1_m_threshold_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_16_we0 : OUT STD_LOGIC;
    threshs1_m_threshold_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    threshs1_m_threshold_16_ce1 : OUT STD_LOGIC;
    threshs1_m_threshold_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs1_m_threshold_16_we1 : OUT STD_LOGIC;
    weights2_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_ce0 : OUT STD_LOGIC;
    weights2_m_weights_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_we0 : OUT STD_LOGIC;
    weights2_m_weights_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_ce1 : OUT STD_LOGIC;
    weights2_m_weights_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_we1 : OUT STD_LOGIC;
    weights2_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_1_ce0 : OUT STD_LOGIC;
    weights2_m_weights_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_1_we0 : OUT STD_LOGIC;
    weights2_m_weights_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_1_ce1 : OUT STD_LOGIC;
    weights2_m_weights_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_1_we1 : OUT STD_LOGIC;
    weights2_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_2_ce0 : OUT STD_LOGIC;
    weights2_m_weights_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_2_we0 : OUT STD_LOGIC;
    weights2_m_weights_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_2_ce1 : OUT STD_LOGIC;
    weights2_m_weights_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_2_we1 : OUT STD_LOGIC;
    weights2_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_3_ce0 : OUT STD_LOGIC;
    weights2_m_weights_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_3_we0 : OUT STD_LOGIC;
    weights2_m_weights_V_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_3_ce1 : OUT STD_LOGIC;
    weights2_m_weights_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_3_we1 : OUT STD_LOGIC;
    weights2_m_weights_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_4_ce0 : OUT STD_LOGIC;
    weights2_m_weights_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_4_we0 : OUT STD_LOGIC;
    weights2_m_weights_V_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_4_ce1 : OUT STD_LOGIC;
    weights2_m_weights_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_4_we1 : OUT STD_LOGIC;
    weights2_m_weights_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_5_ce0 : OUT STD_LOGIC;
    weights2_m_weights_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_5_we0 : OUT STD_LOGIC;
    weights2_m_weights_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_5_ce1 : OUT STD_LOGIC;
    weights2_m_weights_V_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_5_we1 : OUT STD_LOGIC;
    weights2_m_weights_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_6_ce0 : OUT STD_LOGIC;
    weights2_m_weights_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_6_we0 : OUT STD_LOGIC;
    weights2_m_weights_V_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_6_ce1 : OUT STD_LOGIC;
    weights2_m_weights_V_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_6_we1 : OUT STD_LOGIC;
    weights2_m_weights_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_7_ce0 : OUT STD_LOGIC;
    weights2_m_weights_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_7_we0 : OUT STD_LOGIC;
    weights2_m_weights_V_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights2_m_weights_V_7_ce1 : OUT STD_LOGIC;
    weights2_m_weights_V_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights2_m_weights_V_7_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_15_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_15_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_15_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_15_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_15_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_14_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_14_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_14_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_14_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_14_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_13_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_13_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_13_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_13_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_13_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_12_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_12_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_12_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_12_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_12_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_11_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_11_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_11_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_11_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_11_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_10_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_10_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_10_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_10_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_10_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_9_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_9_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_9_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_9_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_9_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_8_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_8_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_8_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_8_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_8_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_7_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_7_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_7_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_7_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_7_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_6_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_6_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_6_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_6_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_6_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_5_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_5_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_5_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_5_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_5_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_4_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_4_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_4_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_4_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_4_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_3_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_3_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_3_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_3_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_2_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_2_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_2_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_2_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_1_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_1_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_1_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_1_we1 : OUT STD_LOGIC;
    threshs2_m_threshold_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_ce0 : OUT STD_LOGIC;
    threshs2_m_threshold_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_we0 : OUT STD_LOGIC;
    threshs2_m_threshold_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs2_m_threshold_ce1 : OUT STD_LOGIC;
    threshs2_m_threshold_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs2_m_threshold_we1 : OUT STD_LOGIC;
    weights3_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_ce0 : OUT STD_LOGIC;
    weights3_m_weights_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_we0 : OUT STD_LOGIC;
    weights3_m_weights_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_ce1 : OUT STD_LOGIC;
    weights3_m_weights_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_we1 : OUT STD_LOGIC;
    weights3_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_1_ce0 : OUT STD_LOGIC;
    weights3_m_weights_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_1_we0 : OUT STD_LOGIC;
    weights3_m_weights_V_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_1_ce1 : OUT STD_LOGIC;
    weights3_m_weights_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_1_we1 : OUT STD_LOGIC;
    weights3_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_2_ce0 : OUT STD_LOGIC;
    weights3_m_weights_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_2_we0 : OUT STD_LOGIC;
    weights3_m_weights_V_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_2_ce1 : OUT STD_LOGIC;
    weights3_m_weights_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_2_we1 : OUT STD_LOGIC;
    weights3_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_3_ce0 : OUT STD_LOGIC;
    weights3_m_weights_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_3_we0 : OUT STD_LOGIC;
    weights3_m_weights_V_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_3_ce1 : OUT STD_LOGIC;
    weights3_m_weights_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_3_we1 : OUT STD_LOGIC;
    weights3_m_weights_V_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_4_ce0 : OUT STD_LOGIC;
    weights3_m_weights_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_4_we0 : OUT STD_LOGIC;
    weights3_m_weights_V_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_4_ce1 : OUT STD_LOGIC;
    weights3_m_weights_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_4_we1 : OUT STD_LOGIC;
    weights3_m_weights_V_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_5_ce0 : OUT STD_LOGIC;
    weights3_m_weights_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_5_we0 : OUT STD_LOGIC;
    weights3_m_weights_V_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_5_ce1 : OUT STD_LOGIC;
    weights3_m_weights_V_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_5_we1 : OUT STD_LOGIC;
    weights3_m_weights_V_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_6_ce0 : OUT STD_LOGIC;
    weights3_m_weights_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_6_we0 : OUT STD_LOGIC;
    weights3_m_weights_V_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_6_ce1 : OUT STD_LOGIC;
    weights3_m_weights_V_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_6_we1 : OUT STD_LOGIC;
    weights3_m_weights_V_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_7_ce0 : OUT STD_LOGIC;
    weights3_m_weights_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_7_we0 : OUT STD_LOGIC;
    weights3_m_weights_V_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weights3_m_weights_V_7_ce1 : OUT STD_LOGIC;
    weights3_m_weights_V_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_m_weights_V_7_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_15_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_15_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_15_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_15_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_15_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_14_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_14_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_14_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_14_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_14_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_13_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_13_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_13_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_13_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_13_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_12_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_12_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_12_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_12_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_12_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_11_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_11_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_11_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_11_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_11_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_10_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_10_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_10_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_10_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_10_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_9_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_9_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_9_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_9_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_9_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_8_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_8_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_8_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_8_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_8_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_7_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_7_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_7_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_7_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_7_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_6_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_6_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_6_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_6_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_6_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_5_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_5_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_5_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_5_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_5_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_4_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_4_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_4_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_4_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_4_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_3_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_3_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_3_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_3_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_2_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_2_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_2_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_2_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_1_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_1_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_1_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_1_we1 : OUT STD_LOGIC;
    threshs3_m_threshold_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_ce0 : OUT STD_LOGIC;
    threshs3_m_threshold_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_we0 : OUT STD_LOGIC;
    threshs3_m_threshold_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    threshs3_m_threshold_ce1 : OUT STD_LOGIC;
    threshs3_m_threshold_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs3_m_threshold_we1 : OUT STD_LOGIC;
    weights4_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    weights4_m_weights_V_ce0 : OUT STD_LOGIC;
    weights4_m_weights_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_we0 : OUT STD_LOGIC;
    weights4_m_weights_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    weights4_m_weights_V_ce1 : OUT STD_LOGIC;
    weights4_m_weights_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_we1 : OUT STD_LOGIC;
    weights4_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    weights4_m_weights_V_1_ce0 : OUT STD_LOGIC;
    weights4_m_weights_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_1_we0 : OUT STD_LOGIC;
    weights4_m_weights_V_1_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    weights4_m_weights_V_1_ce1 : OUT STD_LOGIC;
    weights4_m_weights_V_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_1_we1 : OUT STD_LOGIC;
    weights4_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    weights4_m_weights_V_2_ce0 : OUT STD_LOGIC;
    weights4_m_weights_V_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_2_we0 : OUT STD_LOGIC;
    weights4_m_weights_V_2_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    weights4_m_weights_V_2_ce1 : OUT STD_LOGIC;
    weights4_m_weights_V_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_2_we1 : OUT STD_LOGIC;
    weights4_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    weights4_m_weights_V_3_ce0 : OUT STD_LOGIC;
    weights4_m_weights_V_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_3_we0 : OUT STD_LOGIC;
    weights4_m_weights_V_3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    weights4_m_weights_V_3_ce1 : OUT STD_LOGIC;
    weights4_m_weights_V_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    weights4_m_weights_V_3_we1 : OUT STD_LOGIC;
    threshs4_m_threshold_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_7_ce0 : OUT STD_LOGIC;
    threshs4_m_threshold_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_7_we0 : OUT STD_LOGIC;
    threshs4_m_threshold_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_7_ce1 : OUT STD_LOGIC;
    threshs4_m_threshold_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_7_we1 : OUT STD_LOGIC;
    threshs4_m_threshold_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_6_ce0 : OUT STD_LOGIC;
    threshs4_m_threshold_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_6_we0 : OUT STD_LOGIC;
    threshs4_m_threshold_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_6_ce1 : OUT STD_LOGIC;
    threshs4_m_threshold_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_6_we1 : OUT STD_LOGIC;
    threshs4_m_threshold_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_5_ce0 : OUT STD_LOGIC;
    threshs4_m_threshold_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_5_we0 : OUT STD_LOGIC;
    threshs4_m_threshold_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_5_ce1 : OUT STD_LOGIC;
    threshs4_m_threshold_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_5_we1 : OUT STD_LOGIC;
    threshs4_m_threshold_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_4_ce0 : OUT STD_LOGIC;
    threshs4_m_threshold_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_4_we0 : OUT STD_LOGIC;
    threshs4_m_threshold_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_4_ce1 : OUT STD_LOGIC;
    threshs4_m_threshold_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_4_we1 : OUT STD_LOGIC;
    threshs4_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_3_ce0 : OUT STD_LOGIC;
    threshs4_m_threshold_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_3_we0 : OUT STD_LOGIC;
    threshs4_m_threshold_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_3_ce1 : OUT STD_LOGIC;
    threshs4_m_threshold_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_3_we1 : OUT STD_LOGIC;
    threshs4_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_2_ce0 : OUT STD_LOGIC;
    threshs4_m_threshold_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_2_we0 : OUT STD_LOGIC;
    threshs4_m_threshold_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_2_ce1 : OUT STD_LOGIC;
    threshs4_m_threshold_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_2_we1 : OUT STD_LOGIC;
    threshs4_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_1_ce0 : OUT STD_LOGIC;
    threshs4_m_threshold_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_1_we0 : OUT STD_LOGIC;
    threshs4_m_threshold_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_1_ce1 : OUT STD_LOGIC;
    threshs4_m_threshold_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_1_we1 : OUT STD_LOGIC;
    threshs4_m_threshold_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_ce0 : OUT STD_LOGIC;
    threshs4_m_threshold_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_we0 : OUT STD_LOGIC;
    threshs4_m_threshold_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    threshs4_m_threshold_ce1 : OUT STD_LOGIC;
    threshs4_m_threshold_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs4_m_threshold_we1 : OUT STD_LOGIC;
    weights5_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weights5_m_weights_V_ce0 : OUT STD_LOGIC;
    weights5_m_weights_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights5_m_weights_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    weights5_m_weights_V_we0 : OUT STD_LOGIC;
    weights5_m_weights_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weights5_m_weights_V_ce1 : OUT STD_LOGIC;
    weights5_m_weights_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights5_m_weights_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    weights5_m_weights_V_we1 : OUT STD_LOGIC;
    threshs5_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs5_m_threshold_1_ce0 : OUT STD_LOGIC;
    threshs5_m_threshold_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs5_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs5_m_threshold_1_we0 : OUT STD_LOGIC;
    threshs5_m_threshold_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs5_m_threshold_1_ce1 : OUT STD_LOGIC;
    threshs5_m_threshold_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs5_m_threshold_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs5_m_threshold_1_we1 : OUT STD_LOGIC;
    threshs5_m_threshold_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs5_m_threshold_ce0 : OUT STD_LOGIC;
    threshs5_m_threshold_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs5_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs5_m_threshold_we0 : OUT STD_LOGIC;
    threshs5_m_threshold_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs5_m_threshold_ce1 : OUT STD_LOGIC;
    threshs5_m_threshold_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs5_m_threshold_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs5_m_threshold_we1 : OUT STD_LOGIC;
    weights6_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights6_m_weights_V_ce0 : OUT STD_LOGIC;
    weights6_m_weights_V_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights6_m_weights_V_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    weights6_m_weights_V_we0 : OUT STD_LOGIC;
    weights6_m_weights_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights6_m_weights_V_ce1 : OUT STD_LOGIC;
    weights6_m_weights_V_d1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights6_m_weights_V_q1 : IN STD_LOGIC_VECTOR (3 downto 0);
    weights6_m_weights_V_we1 : OUT STD_LOGIC;
    threshs6_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    threshs6_m_threshold_1_ce0 : OUT STD_LOGIC;
    threshs6_m_threshold_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs6_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs6_m_threshold_1_we0 : OUT STD_LOGIC;
    threshs6_m_threshold_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    threshs6_m_threshold_1_ce1 : OUT STD_LOGIC;
    threshs6_m_threshold_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs6_m_threshold_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs6_m_threshold_1_we1 : OUT STD_LOGIC;
    threshs6_m_threshold_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    threshs6_m_threshold_ce0 : OUT STD_LOGIC;
    threshs6_m_threshold_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs6_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs6_m_threshold_we0 : OUT STD_LOGIC;
    threshs6_m_threshold_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    threshs6_m_threshold_ce1 : OUT STD_LOGIC;
    threshs6_m_threshold_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs6_m_threshold_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs6_m_threshold_we1 : OUT STD_LOGIC;
    weights7_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights7_m_weights_V_ce0 : OUT STD_LOGIC;
    weights7_m_weights_V_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights7_m_weights_V_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    weights7_m_weights_V_we0 : OUT STD_LOGIC;
    weights7_m_weights_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights7_m_weights_V_ce1 : OUT STD_LOGIC;
    weights7_m_weights_V_d1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights7_m_weights_V_q1 : IN STD_LOGIC_VECTOR (3 downto 0);
    weights7_m_weights_V_we1 : OUT STD_LOGIC;
    weights7_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights7_m_weights_V_1_ce0 : OUT STD_LOGIC;
    weights7_m_weights_V_1_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights7_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    weights7_m_weights_V_1_we0 : OUT STD_LOGIC;
    weights7_m_weights_V_1_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights7_m_weights_V_1_ce1 : OUT STD_LOGIC;
    weights7_m_weights_V_1_d1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights7_m_weights_V_1_q1 : IN STD_LOGIC_VECTOR (3 downto 0);
    weights7_m_weights_V_1_we1 : OUT STD_LOGIC;
    threshs7_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs7_m_threshold_3_ce0 : OUT STD_LOGIC;
    threshs7_m_threshold_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_3_we0 : OUT STD_LOGIC;
    threshs7_m_threshold_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs7_m_threshold_3_ce1 : OUT STD_LOGIC;
    threshs7_m_threshold_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_3_we1 : OUT STD_LOGIC;
    threshs7_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs7_m_threshold_2_ce0 : OUT STD_LOGIC;
    threshs7_m_threshold_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_2_we0 : OUT STD_LOGIC;
    threshs7_m_threshold_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs7_m_threshold_2_ce1 : OUT STD_LOGIC;
    threshs7_m_threshold_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_2_we1 : OUT STD_LOGIC;
    threshs7_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs7_m_threshold_1_ce0 : OUT STD_LOGIC;
    threshs7_m_threshold_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_1_we0 : OUT STD_LOGIC;
    threshs7_m_threshold_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs7_m_threshold_1_ce1 : OUT STD_LOGIC;
    threshs7_m_threshold_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_1_we1 : OUT STD_LOGIC;
    threshs7_m_threshold_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs7_m_threshold_ce0 : OUT STD_LOGIC;
    threshs7_m_threshold_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_we0 : OUT STD_LOGIC;
    threshs7_m_threshold_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    threshs7_m_threshold_ce1 : OUT STD_LOGIC;
    threshs7_m_threshold_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    threshs7_m_threshold_we1 : OUT STD_LOGIC;
    weights8_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weights8_m_weights_V_ce0 : OUT STD_LOGIC;
    weights8_m_weights_V_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_we0 : OUT STD_LOGIC;
    weights8_m_weights_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weights8_m_weights_V_ce1 : OUT STD_LOGIC;
    weights8_m_weights_V_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_we1 : OUT STD_LOGIC;
    weights8_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weights8_m_weights_V_1_ce0 : OUT STD_LOGIC;
    weights8_m_weights_V_1_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_1_we0 : OUT STD_LOGIC;
    weights8_m_weights_V_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weights8_m_weights_V_1_ce1 : OUT STD_LOGIC;
    weights8_m_weights_V_1_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_1_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_1_we1 : OUT STD_LOGIC;
    weights8_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weights8_m_weights_V_2_ce0 : OUT STD_LOGIC;
    weights8_m_weights_V_2_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_2_we0 : OUT STD_LOGIC;
    weights8_m_weights_V_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weights8_m_weights_V_2_ce1 : OUT STD_LOGIC;
    weights8_m_weights_V_2_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_2_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_2_we1 : OUT STD_LOGIC;
    weights8_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weights8_m_weights_V_3_ce0 : OUT STD_LOGIC;
    weights8_m_weights_V_3_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_3_we0 : OUT STD_LOGIC;
    weights8_m_weights_V_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weights8_m_weights_V_3_ce1 : OUT STD_LOGIC;
    weights8_m_weights_V_3_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_3_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    weights8_m_weights_V_3_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    numReps_ap_vld : IN STD_LOGIC;
    in_V_offset_ap_vld : IN STD_LOGIC;
    out_V_offset_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of DoCompute is 
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";

    signal DoCompute_entry36212_U0_ap_start : STD_LOGIC;
    signal DoCompute_entry36212_U0_start_full_n : STD_LOGIC;
    signal DoCompute_entry36212_U0_ap_done : STD_LOGIC;
    signal DoCompute_entry36212_U0_ap_continue : STD_LOGIC;
    signal DoCompute_entry36212_U0_ap_idle : STD_LOGIC;
    signal DoCompute_entry36212_U0_ap_ready : STD_LOGIC;
    signal DoCompute_entry36212_U0_start_out : STD_LOGIC;
    signal DoCompute_entry36212_U0_start_write : STD_LOGIC;
    signal DoCompute_entry36212_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_entry36212_U0_numReps_out_write : STD_LOGIC;
    signal DoCompute_entry36212_U0_numReps_out1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_entry36212_U0_numReps_out1_write : STD_LOGIC;
    signal DoCompute_entry36212_U0_numReps_out2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_entry36212_U0_numReps_out2_write : STD_LOGIC;
    signal DoCompute_entry36212_U0_numReps_out3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_entry36212_U0_numReps_out3_write : STD_LOGIC;
    signal DoCompute_entry36212_U0_numReps_out4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_entry36212_U0_numReps_out4_write : STD_LOGIC;
    signal DoCompute_entry36212_U0_numReps_out5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_entry36212_U0_numReps_out5_write : STD_LOGIC;
    signal DoCompute_entry36212_U0_in_V_offset_out_din : STD_LOGIC_VECTOR (60 downto 0);
    signal DoCompute_entry36212_U0_in_V_offset_out_write : STD_LOGIC;
    signal DoCompute_entry36212_U0_out_V_offset_out_din : STD_LOGIC_VECTOR (60 downto 0);
    signal DoCompute_entry36212_U0_out_V_offset_out_write : STD_LOGIC;
    signal Mem2Stream_Batch_U0_ap_start : STD_LOGIC;
    signal Mem2Stream_Batch_U0_ap_done : STD_LOGIC;
    signal Mem2Stream_Batch_U0_ap_continue : STD_LOGIC;
    signal Mem2Stream_Batch_U0_ap_idle : STD_LOGIC;
    signal Mem2Stream_Batch_U0_ap_ready : STD_LOGIC;
    signal Mem2Stream_Batch_U0_start_out : STD_LOGIC;
    signal Mem2Stream_Batch_U0_start_write : STD_LOGIC;
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWVALID : STD_LOGIC;
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_WVALID : STD_LOGIC;
    signal Mem2Stream_Batch_U0_m_axi_in_V_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_WLAST : STD_LOGIC;
    signal Mem2Stream_Batch_U0_m_axi_in_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARVALID : STD_LOGIC;
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch_U0_m_axi_in_V_RREADY : STD_LOGIC;
    signal Mem2Stream_Batch_U0_m_axi_in_V_BREADY : STD_LOGIC;
    signal Mem2Stream_Batch_U0_in_V_offset_read : STD_LOGIC;
    signal Mem2Stream_Batch_U0_inter0_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch_U0_inter0_V_V_write : STD_LOGIC;
    signal Mem2Stream_Batch_U0_numReps_c_read : STD_LOGIC;
    signal Mem2Stream_Batch_U0_numReps_c189_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mem2Stream_Batch_U0_numReps_c189_write : STD_LOGIC;
    signal StreamingDataWidthCo_5_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_5_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_5_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_5_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_5_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_5_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_5_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_5_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_5_U0_out_V_V_din : STD_LOGIC_VECTOR (191 downto 0);
    signal StreamingDataWidthCo_5_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_5_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_5_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_5_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_14_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_14_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_14_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_14_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_14_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_14_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_14_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_14_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_14_U0_out_V_V_din : STD_LOGIC_VECTOR (23 downto 0);
    signal StreamingDataWidthCo_14_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_14_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_14_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_14_U0_numReps_out_write : STD_LOGIC;
    signal ConvolutionInputGene_2_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGene_2_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGene_2_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGene_2_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGene_2_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGene_2_U0_in_V_V_read : STD_LOGIC;
    signal ConvolutionInputGene_2_U0_out_V_V_din : STD_LOGIC_VECTOR (23 downto 0);
    signal ConvolutionInputGene_2_U0_out_V_V_write : STD_LOGIC;
    signal ConvolutionInputGene_2_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGene_2_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGene_2_U0_numReps_out_write : STD_LOGIC;
    signal DoCompute_Block_pro_1_U0_ap_start : STD_LOGIC;
    signal DoCompute_Block_pro_1_U0_ap_done : STD_LOGIC;
    signal DoCompute_Block_pro_1_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Block_pro_1_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Block_pro_1_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Block_pro_1_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Block_pro_1_U0_tmp_out_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Block_pro_1_U0_tmp_out_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_in_V_V_read : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Matrix_Vector_Activa_4_U0_out_V_V_write : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_tmp_loc_read : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Matrix_Vector_Activa_4_U0_weights0_m_weights_V_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_15_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Matrix_Vector_Activa_4_U0_threshs0_m_threshold_ce0 : STD_LOGIC;
    signal StreamingDataWidthCo_15_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_15_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_15_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_15_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_15_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_15_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_15_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_15_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_15_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal StreamingDataWidthCo_15_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_15_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_15_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_15_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_3_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_3_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_3_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_3_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_3_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_3_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_3_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_3_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_3_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_3_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_3_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_3_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_3_U0_numReps_out_write : STD_LOGIC;
    signal ConvolutionInputGene_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGene_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGene_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGene_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGene_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGene_U0_in_V_V_read : STD_LOGIC;
    signal ConvolutionInputGene_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGene_U0_out_V_V_write : STD_LOGIC;
    signal ConvolutionInputGene_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGene_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGene_U0_numReps_out_write : STD_LOGIC;
    signal DoCompute_Block_pro_U0_ap_start : STD_LOGIC;
    signal DoCompute_Block_pro_U0_ap_done : STD_LOGIC;
    signal DoCompute_Block_pro_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Block_pro_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Block_pro_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Block_pro_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Block_pro_U0_tmp_out_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Block_pro_U0_tmp_out_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_in_V_V_read : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Matrix_Vector_Activa_U0_out_V_V_write : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_tmp_loc_read : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_U0_weights1_m_weights_V_15_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_31_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_31_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_30_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_30_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_29_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_29_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_28_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_28_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_15_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_27_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_27_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_26_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_26_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_25_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_25_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_24_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_23_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_22_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_21_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_20_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_19_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_18_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_17_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_U0_threshs1_m_threshold_16_ce0 : STD_LOGIC;
    signal StreamingDataWidthCo_8_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_8_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_8_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_8_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_8_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_8_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_8_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_8_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_8_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal StreamingDataWidthCo_8_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_8_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_8_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_8_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_6_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_6_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_6_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_6_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_6_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_6_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_6_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_6_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_6_U0_out_V_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal StreamingDataWidthCo_6_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_6_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_6_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_6_U0_numReps_out_write : STD_LOGIC;
    signal DoCompute_Loop_1_pro_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_1_pro_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_1_pro_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_1_pro_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_1_pro_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_1_pro_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_1_pro_U0_start_write : STD_LOGIC;
    signal DoCompute_Loop_1_pro_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Loop_1_pro_U0_wa_in_m_target_V_V_1_read : STD_LOGIC;
    signal DoCompute_Loop_1_pro_U0_wa_out_m_buffer_V_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal DoCompute_Loop_1_pro_U0_wa_out_m_buffer_V_V_write : STD_LOGIC;
    signal DoCompute_Loop_1_pro_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_1_pro_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_18_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_18_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_18_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_18_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_18_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_18_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_18_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_18_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_18_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal StreamingDataWidthCo_18_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_18_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_18_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_18_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_2_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_2_U0_numReps_out_write : STD_LOGIC;
    signal ConvolutionInputGene_1_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGene_1_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGene_1_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGene_1_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGene_1_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGene_1_U0_in_V_V_read : STD_LOGIC;
    signal ConvolutionInputGene_1_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGene_1_U0_out_V_V_write : STD_LOGIC;
    signal ConvolutionInputGene_1_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGene_1_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGene_1_U0_numReps_out_write : STD_LOGIC;
    signal DoCompute_Block_Stre_1_U0_ap_start : STD_LOGIC;
    signal DoCompute_Block_Stre_1_U0_ap_done : STD_LOGIC;
    signal DoCompute_Block_Stre_1_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Block_Stre_1_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Block_Stre_1_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Block_Stre_1_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Block_Stre_1_U0_tmp_70_out_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Block_Stre_1_U0_tmp_70_out_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_in_V_V_read : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Matrix_Vector_Activa_1_U0_out_V_V_write : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_tmp_70_loc_read : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Matrix_Vector_Activa_1_U0_weights2_m_weights_V_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_15_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_1_U0_threshs2_m_threshold_ce0 : STD_LOGIC;
    signal StreamingDataWidthCo_16_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_16_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_16_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_16_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_16_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_16_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_16_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_16_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_16_U0_out_V_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal StreamingDataWidthCo_16_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_16_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_16_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_16_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_19_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_19_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_19_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_19_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_19_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_19_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_19_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_19_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_19_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_19_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_19_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_19_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_19_U0_numReps_out_write : STD_LOGIC;
    signal ConvolutionInputGene_5_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGene_5_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGene_5_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGene_5_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGene_5_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGene_5_U0_in_V_V_read : STD_LOGIC;
    signal ConvolutionInputGene_5_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGene_5_U0_out_V_V_write : STD_LOGIC;
    signal ConvolutionInputGene_5_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGene_5_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGene_5_U0_numReps_out_write : STD_LOGIC;
    signal DoCompute_Block_Stre_U0_ap_start : STD_LOGIC;
    signal DoCompute_Block_Stre_U0_ap_done : STD_LOGIC;
    signal DoCompute_Block_Stre_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Block_Stre_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Block_Stre_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Block_Stre_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Block_Stre_U0_tmp_71_out_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Block_Stre_U0_tmp_71_out_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_in_V_V_read : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Matrix_Vector_Activa_8_U0_out_V_V_write : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_tmp_71_loc_read : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Matrix_Vector_Activa_8_U0_weights3_m_weights_V_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_15_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_14_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_13_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_12_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_11_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_10_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_9_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_8_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_8_U0_threshs3_m_threshold_ce0 : STD_LOGIC;
    signal StreamingDataWidthCo_17_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_17_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_17_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_17_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_17_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_17_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_17_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_17_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_17_U0_out_V_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal StreamingDataWidthCo_17_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_17_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_17_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_17_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_20_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_20_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_20_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_20_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_20_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_20_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_20_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_20_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_20_U0_out_V_V_din : STD_LOGIC_VECTOR (255 downto 0);
    signal StreamingDataWidthCo_20_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_20_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_20_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_20_U0_numReps_out_write : STD_LOGIC;
    signal DoCompute_Loop_2_pro_U0_ap_start : STD_LOGIC;
    signal DoCompute_Loop_2_pro_U0_ap_done : STD_LOGIC;
    signal DoCompute_Loop_2_pro_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Loop_2_pro_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Loop_2_pro_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Loop_2_pro_U0_start_out : STD_LOGIC;
    signal DoCompute_Loop_2_pro_U0_start_write : STD_LOGIC;
    signal DoCompute_Loop_2_pro_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Loop_2_pro_U0_wa_in_m_target_V_V_4_read : STD_LOGIC;
    signal DoCompute_Loop_2_pro_U0_wa_out_m_buffer_V_V_1_din : STD_LOGIC_VECTOR (255 downto 0);
    signal DoCompute_Loop_2_pro_U0_wa_out_m_buffer_V_V_1_write : STD_LOGIC;
    signal DoCompute_Loop_2_pro_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Loop_2_pro_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_13_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_13_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_13_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_13_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_13_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_13_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_13_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_13_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_13_U0_out_V_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal StreamingDataWidthCo_13_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_13_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_13_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_13_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_21_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_21_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_21_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_21_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_21_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_21_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_21_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_21_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_21_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal StreamingDataWidthCo_21_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_21_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_21_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_21_U0_numReps_out_write : STD_LOGIC;
    signal ConvolutionInputGene_4_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGene_4_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGene_4_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGene_4_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGene_4_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGene_4_U0_in_V_V_read : STD_LOGIC;
    signal ConvolutionInputGene_4_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal ConvolutionInputGene_4_U0_out_V_V_write : STD_LOGIC;
    signal ConvolutionInputGene_4_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGene_4_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGene_4_U0_numReps_out_write : STD_LOGIC;
    signal DoCompute_Block_Stre_2_U0_ap_start : STD_LOGIC;
    signal DoCompute_Block_Stre_2_U0_ap_done : STD_LOGIC;
    signal DoCompute_Block_Stre_2_U0_ap_continue : STD_LOGIC;
    signal DoCompute_Block_Stre_2_U0_ap_idle : STD_LOGIC;
    signal DoCompute_Block_Stre_2_U0_ap_ready : STD_LOGIC;
    signal DoCompute_Block_Stre_2_U0_numReps_read : STD_LOGIC;
    signal DoCompute_Block_Stre_2_U0_tmp_72_out_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal DoCompute_Block_Stre_2_U0_tmp_72_out_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_in_V_V_read : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_out_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_7_U0_out_V_V_write : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_tmp_72_loc_read : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_weights4_m_weights_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal Matrix_Vector_Activa_7_U0_weights4_m_weights_V_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_weights4_m_weights_V_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal Matrix_Vector_Activa_7_U0_weights4_m_weights_V_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_weights4_m_weights_V_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal Matrix_Vector_Activa_7_U0_weights4_m_weights_V_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_weights4_m_weights_V_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal Matrix_Vector_Activa_7_U0_weights4_m_weights_V_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_7_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_6_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_5_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_4_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Matrix_Vector_Activa_7_U0_threshs4_m_threshold_ce0 : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_U0_out_V_V_din : STD_LOGIC_VECTOR (255 downto 0);
    signal StreamingDataWidthCo_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_12_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_12_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_12_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_12_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_12_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_12_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_12_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_12_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_12_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal StreamingDataWidthCo_12_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_12_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_12_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_12_U0_numReps_out_write : STD_LOGIC;
    signal ConvolutionInputGene_3_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGene_3_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGene_3_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGene_3_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGene_3_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGene_3_U0_in_V_V_read : STD_LOGIC;
    signal ConvolutionInputGene_3_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal ConvolutionInputGene_3_U0_out_V_V_write : STD_LOGIC;
    signal ConvolutionInputGene_3_U0_numReps_read : STD_LOGIC;
    signal ConvolutionInputGene_3_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ConvolutionInputGene_3_U0_numReps_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_in_V_V_read : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_out_V_V_din : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_6_U0_out_V_V_write : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_reps_read : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_reps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Matrix_Vector_Activa_6_U0_reps_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_weights5_m_weights_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal Matrix_Vector_Activa_6_U0_weights5_m_weights_V_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_threshs5_m_threshold_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_6_U0_threshs5_m_threshold_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_threshs5_m_threshold_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_6_U0_threshs5_m_threshold_ce0 : STD_LOGIC;
    signal StreamingDataWidthCo_10_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_10_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_10_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_10_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_10_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_10_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_10_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_10_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_10_U0_out_V_V_din : STD_LOGIC_VECTOR (255 downto 0);
    signal StreamingDataWidthCo_10_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_10_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_10_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_10_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_11_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_11_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_11_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_11_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_11_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_11_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_11_U0_out_V_V_din : STD_LOGIC_VECTOR (3 downto 0);
    signal StreamingDataWidthCo_11_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_11_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_11_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_11_U0_numReps_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_in_V_V_read : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_out_V_V_din : STD_LOGIC_VECTOR (1 downto 0);
    signal Matrix_Vector_Activa_5_U0_out_V_V_write : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_reps_read : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_reps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Matrix_Vector_Activa_5_U0_reps_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_weights6_m_weights_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Matrix_Vector_Activa_5_U0_weights6_m_weights_V_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_threshs6_m_threshold_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activa_5_U0_threshs6_m_threshold_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_threshs6_m_threshold_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Matrix_Vector_Activa_5_U0_threshs6_m_threshold_ce0 : STD_LOGIC;
    signal StreamingDataWidthCo_9_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_9_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_9_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_9_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_9_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_9_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_9_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_9_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_9_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal StreamingDataWidthCo_9_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_9_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_9_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_9_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_out_V_V_din : STD_LOGIC_VECTOR (3 downto 0);
    signal StreamingDataWidthCo_1_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_1_U0_numReps_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_start_out : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_in_V_V_read : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_out_V_V_din : STD_LOGIC_VECTOR (3 downto 0);
    signal Matrix_Vector_Activa_3_U0_out_V_V_write : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_reps_read : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_reps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Matrix_Vector_Activa_3_U0_reps_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_weights7_m_weights_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Matrix_Vector_Activa_3_U0_weights7_m_weights_V_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_weights7_m_weights_V_1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Matrix_Vector_Activa_3_U0_weights7_m_weights_V_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_threshs7_m_threshold_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_3_U0_threshs7_m_threshold_3_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_threshs7_m_threshold_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_3_U0_threshs7_m_threshold_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_threshs7_m_threshold_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_3_U0_threshs7_m_threshold_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_threshs7_m_threshold_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Matrix_Vector_Activa_3_U0_threshs7_m_threshold_ce0 : STD_LOGIC;
    signal StreamingDataWidthCo_7_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_7_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_7_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_7_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_7_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_7_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_7_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_7_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_7_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal StreamingDataWidthCo_7_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_7_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_7_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_7_U0_numReps_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_4_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_4_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_4_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_4_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_4_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_4_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_4_U0_out_V_V_din : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingDataWidthCo_4_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_4_U0_numReps_read : STD_LOGIC;
    signal StreamingDataWidthCo_4_U0_numReps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingDataWidthCo_4_U0_numReps_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_in_V_V_read : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Matrix_Vector_Activa_2_U0_out_V_V_write : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_reps_read : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_reps_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Matrix_Vector_Activa_2_U0_reps_out_write : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_weights8_m_weights_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Matrix_Vector_Activa_2_U0_weights8_m_weights_V_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_weights8_m_weights_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Matrix_Vector_Activa_2_U0_weights8_m_weights_V_1_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_weights8_m_weights_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Matrix_Vector_Activa_2_U0_weights8_m_weights_V_2_ce0 : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_weights8_m_weights_V_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Matrix_Vector_Activa_2_U0_weights8_m_weights_V_3_ce0 : STD_LOGIC;
    signal Stream2Mem_Batch_U0_ap_start : STD_LOGIC;
    signal Stream2Mem_Batch_U0_ap_done : STD_LOGIC;
    signal Stream2Mem_Batch_U0_ap_continue : STD_LOGIC;
    signal Stream2Mem_Batch_U0_ap_idle : STD_LOGIC;
    signal Stream2Mem_Batch_U0_ap_ready : STD_LOGIC;
    signal Stream2Mem_Batch_U0_memOutStrm_V_V_read : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWVALID : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_WVALID : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_WLAST : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARVALID : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_RREADY : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_BREADY : STD_LOGIC;
    signal Stream2Mem_Batch_U0_out_V_offset_read : STD_LOGIC;
    signal Stream2Mem_Batch_U0_numReps_c223_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal numReps_c_full_n : STD_LOGIC;
    signal numReps_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c_empty_n : STD_LOGIC;
    signal numReps_c184_full_n : STD_LOGIC;
    signal numReps_c184_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c184_empty_n : STD_LOGIC;
    signal numReps_c185_full_n : STD_LOGIC;
    signal numReps_c185_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c185_empty_n : STD_LOGIC;
    signal numReps_c186_full_n : STD_LOGIC;
    signal numReps_c186_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c186_empty_n : STD_LOGIC;
    signal numReps_c187_full_n : STD_LOGIC;
    signal numReps_c187_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c187_empty_n : STD_LOGIC;
    signal numReps_c188_full_n : STD_LOGIC;
    signal numReps_c188_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c188_empty_n : STD_LOGIC;
    signal in_V_offset_c_full_n : STD_LOGIC;
    signal in_V_offset_c_dout : STD_LOGIC_VECTOR (60 downto 0);
    signal in_V_offset_c_empty_n : STD_LOGIC;
    signal out_V_offset_c_full_n : STD_LOGIC;
    signal out_V_offset_c_dout : STD_LOGIC_VECTOR (60 downto 0);
    signal out_V_offset_c_empty_n : STD_LOGIC;
    signal inter0_V_V_full_n : STD_LOGIC;
    signal inter0_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter0_V_V_empty_n : STD_LOGIC;
    signal numReps_c189_full_n : STD_LOGIC;
    signal numReps_c189_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c189_empty_n : STD_LOGIC;
    signal inter0_1_V_V_full_n : STD_LOGIC;
    signal inter0_1_V_V_dout : STD_LOGIC_VECTOR (191 downto 0);
    signal inter0_1_V_V_empty_n : STD_LOGIC;
    signal numReps_c190_full_n : STD_LOGIC;
    signal numReps_c190_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c190_empty_n : STD_LOGIC;
    signal inter0_2_V_V_full_n : STD_LOGIC;
    signal inter0_2_V_V_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter0_2_V_V_empty_n : STD_LOGIC;
    signal numReps_c191_full_n : STD_LOGIC;
    signal numReps_c191_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c191_empty_n : STD_LOGIC;
    signal convInp_V_V_full_n : STD_LOGIC;
    signal convInp_V_V_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal convInp_V_V_empty_n : STD_LOGIC;
    signal numReps_c192_full_n : STD_LOGIC;
    signal numReps_c192_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c192_empty_n : STD_LOGIC;
    signal tmp_loc_c_1724_full_n : STD_LOGIC;
    signal tmp_loc_c_1724_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_loc_c_1724_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal mvOut_m_buffer_V_V_empty_n : STD_LOGIC;
    signal inter1_V_V_full_n : STD_LOGIC;
    signal inter1_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter1_V_V_empty_n : STD_LOGIC;
    signal numReps_c193_full_n : STD_LOGIC;
    signal numReps_c193_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c193_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal wa_in_m_target_V_V_empty_n : STD_LOGIC;
    signal numReps_c194_full_n : STD_LOGIC;
    signal numReps_c194_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c194_empty_n : STD_LOGIC;
    signal convInp_V_V_1_full_n : STD_LOGIC;
    signal convInp_V_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal convInp_V_V_1_empty_n : STD_LOGIC;
    signal numReps_c195_full_n : STD_LOGIC;
    signal numReps_c195_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c195_empty_n : STD_LOGIC;
    signal tmp_loc_c_full_n : STD_LOGIC;
    signal tmp_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_loc_c_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_1_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mvOut_m_buffer_V_V_1_empty_n : STD_LOGIC;
    signal inter2_V_V_full_n : STD_LOGIC;
    signal inter2_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter2_V_V_empty_n : STD_LOGIC;
    signal numReps_c196_full_n : STD_LOGIC;
    signal numReps_c196_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c196_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_1_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_1_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal wa_in_m_target_V_V_1_empty_n : STD_LOGIC;
    signal numReps_c197_full_n : STD_LOGIC;
    signal numReps_c197_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c197_empty_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_full_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal wa_out_m_buffer_V_V_empty_n : STD_LOGIC;
    signal numReps_c198_full_n : STD_LOGIC;
    signal numReps_c198_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c198_empty_n : STD_LOGIC;
    signal inter3_V_V_full_n : STD_LOGIC;
    signal inter3_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter3_V_V_empty_n : STD_LOGIC;
    signal numReps_c199_full_n : STD_LOGIC;
    signal numReps_c199_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c199_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_2_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal wa_in_m_target_V_V_2_empty_n : STD_LOGIC;
    signal numReps_c200_full_n : STD_LOGIC;
    signal numReps_c200_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c200_empty_n : STD_LOGIC;
    signal convInp_V_V_2_full_n : STD_LOGIC;
    signal convInp_V_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal convInp_V_V_2_empty_n : STD_LOGIC;
    signal numReps_c201_full_n : STD_LOGIC;
    signal numReps_c201_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c201_empty_n : STD_LOGIC;
    signal tmp_70_loc_c_full_n : STD_LOGIC;
    signal tmp_70_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_loc_c_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_2_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal mvOut_m_buffer_V_V_2_empty_n : STD_LOGIC;
    signal inter4_V_V_full_n : STD_LOGIC;
    signal inter4_V_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal inter4_V_V_empty_n : STD_LOGIC;
    signal numReps_c202_full_n : STD_LOGIC;
    signal numReps_c202_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c202_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_3_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal wa_in_m_target_V_V_3_empty_n : STD_LOGIC;
    signal numReps_c203_full_n : STD_LOGIC;
    signal numReps_c203_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c203_empty_n : STD_LOGIC;
    signal convInp_V_V_3_full_n : STD_LOGIC;
    signal convInp_V_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal convInp_V_V_3_empty_n : STD_LOGIC;
    signal numReps_c204_full_n : STD_LOGIC;
    signal numReps_c204_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c204_empty_n : STD_LOGIC;
    signal tmp_71_loc_c_full_n : STD_LOGIC;
    signal tmp_71_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_loc_c_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_3_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal mvOut_m_buffer_V_V_3_empty_n : STD_LOGIC;
    signal inter5_V_V_full_n : STD_LOGIC;
    signal inter5_V_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal inter5_V_V_empty_n : STD_LOGIC;
    signal numReps_c205_full_n : STD_LOGIC;
    signal numReps_c205_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c205_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_4_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_4_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal wa_in_m_target_V_V_4_empty_n : STD_LOGIC;
    signal numReps_c206_full_n : STD_LOGIC;
    signal numReps_c206_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c206_empty_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_1_full_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_1_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal wa_out_m_buffer_V_V_1_empty_n : STD_LOGIC;
    signal numReps_c207_full_n : STD_LOGIC;
    signal numReps_c207_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c207_empty_n : STD_LOGIC;
    signal inter6_V_V_full_n : STD_LOGIC;
    signal inter6_V_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal inter6_V_V_empty_n : STD_LOGIC;
    signal numReps_c208_full_n : STD_LOGIC;
    signal numReps_c208_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c208_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_5_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal wa_in_m_target_V_V_5_empty_n : STD_LOGIC;
    signal numReps_c209_full_n : STD_LOGIC;
    signal numReps_c209_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c209_empty_n : STD_LOGIC;
    signal convInp_V_V_4_full_n : STD_LOGIC;
    signal convInp_V_V_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal convInp_V_V_4_empty_n : STD_LOGIC;
    signal numReps_c210_full_n : STD_LOGIC;
    signal numReps_c210_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c210_empty_n : STD_LOGIC;
    signal tmp_72_loc_c_full_n : STD_LOGIC;
    signal tmp_72_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_loc_c_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_4_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal mvOut_m_buffer_V_V_4_empty_n : STD_LOGIC;
    signal inter7_V_V_full_n : STD_LOGIC;
    signal inter7_V_V_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal inter7_V_V_empty_n : STD_LOGIC;
    signal numReps_c211_full_n : STD_LOGIC;
    signal numReps_c211_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c211_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_6_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_6_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal wa_in_m_target_V_V_6_empty_n : STD_LOGIC;
    signal numReps_c212_full_n : STD_LOGIC;
    signal numReps_c212_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c212_empty_n : STD_LOGIC;
    signal convInp_V_V_5_full_n : STD_LOGIC;
    signal convInp_V_V_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal convInp_V_V_5_empty_n : STD_LOGIC;
    signal numReps_c213_full_n : STD_LOGIC;
    signal numReps_c213_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c213_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_5_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_5_dout : STD_LOGIC_VECTOR (1 downto 0);
    signal mvOut_m_buffer_V_V_5_empty_n : STD_LOGIC;
    signal numReps_c214_full_n : STD_LOGIC;
    signal numReps_c214_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c214_empty_n : STD_LOGIC;
    signal inter8_V_V_full_n : STD_LOGIC;
    signal inter8_V_V_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal inter8_V_V_empty_n : STD_LOGIC;
    signal numReps_c215_full_n : STD_LOGIC;
    signal numReps_c215_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c215_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_7_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_7_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal wa_in_m_target_V_V_7_empty_n : STD_LOGIC;
    signal numReps_c216_full_n : STD_LOGIC;
    signal numReps_c216_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c216_empty_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_2_full_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_2_dout : STD_LOGIC_VECTOR (1 downto 0);
    signal wa_out_m_buffer_V_V_2_empty_n : STD_LOGIC;
    signal numReps_c217_full_n : STD_LOGIC;
    signal numReps_c217_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c217_empty_n : STD_LOGIC;
    signal inter9_V_V_full_n : STD_LOGIC;
    signal inter9_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter9_V_V_empty_n : STD_LOGIC;
    signal numReps_c218_full_n : STD_LOGIC;
    signal numReps_c218_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c218_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_8_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_8_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal wa_in_m_target_V_V_8_empty_n : STD_LOGIC;
    signal numReps_c219_full_n : STD_LOGIC;
    signal numReps_c219_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c219_empty_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_3_full_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_3_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal wa_out_m_buffer_V_V_3_empty_n : STD_LOGIC;
    signal numReps_c220_full_n : STD_LOGIC;
    signal numReps_c220_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c220_empty_n : STD_LOGIC;
    signal inter10_V_V_full_n : STD_LOGIC;
    signal inter10_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter10_V_V_empty_n : STD_LOGIC;
    signal numReps_c221_full_n : STD_LOGIC;
    signal numReps_c221_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c221_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_9_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_9_dout : STD_LOGIC_VECTOR (1 downto 0);
    signal wa_in_m_target_V_V_9_empty_n : STD_LOGIC;
    signal numReps_c222_full_n : STD_LOGIC;
    signal numReps_c222_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c222_empty_n : STD_LOGIC;
    signal memOutStrm_V_V_full_n : STD_LOGIC;
    signal memOutStrm_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal memOutStrm_V_V_empty_n : STD_LOGIC;
    signal numReps_c223_full_n : STD_LOGIC;
    signal numReps_c223_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_c223_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Mem2Stream_Batch_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Mem2Stream_Batch_U0_ap_ready : STD_LOGIC;
    signal Mem2Stream_Batch_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_DoCompute_entry36212_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_DoCompute_entry36212_U0_ap_ready : STD_LOGIC;
    signal DoCompute_entry36212_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Matrix_Vector_Activa_4_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activa_4_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_4_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Matrix_Vector_Activa_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activa_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Matrix_Vector_Activa_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activa_1_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_1_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Matrix_Vector_Activa_8_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activa_8_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_8_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Matrix_Vector_Activa_7_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activa_7_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_7_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Matrix_Vector_Activa_6_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activa_6_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_6_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Matrix_Vector_Activa_5_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activa_5_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_5_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Matrix_Vector_Activa_3_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activa_3_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_3_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Matrix_Vector_Activa_2_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Matrix_Vector_Activa_2_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_DoCompute_Block_pro_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Block_pro_1_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Block_pro_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Block_pro_1_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Block_pro_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Block_pro_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Block_pro_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Block_pro_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Block_Stre_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Block_Stre_1_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Block_Stre_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Block_Stre_1_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Block_Stre_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Block_Stre_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Block_Stre_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Block_Stre_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Block_Stre_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Block_Stre_2_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Block_Stre_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Block_Stre_2_U0_empty_n : STD_LOGIC;
    signal start_for_Stream2Mem_Batch_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Stream2Mem_Batch_U0_full_n : STD_LOGIC;
    signal start_for_Stream2Mem_Batch_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Stream2Mem_Batch_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_5_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_5_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_14_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_14_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_14_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_14_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_2_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_2_U0_empty_n : STD_LOGIC;
    signal ConvolutionInputGene_2_U0_start_full_n : STD_LOGIC;
    signal ConvolutionInputGene_2_U0_start_write : STD_LOGIC;
    signal DoCompute_Block_pro_1_U0_start_full_n : STD_LOGIC;
    signal DoCompute_Block_pro_1_U0_start_write : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_15_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_15_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_15_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_15_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_3_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_3_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_3_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_3_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_U0_empty_n : STD_LOGIC;
    signal ConvolutionInputGene_U0_start_full_n : STD_LOGIC;
    signal ConvolutionInputGene_U0_start_write : STD_LOGIC;
    signal DoCompute_Block_pro_U0_start_full_n : STD_LOGIC;
    signal DoCompute_Block_pro_U0_start_write : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_8_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_8_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_8_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_8_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_6_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_6_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_1_pro_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_1_pro_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_1_pro_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_1_pro_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_18_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_18_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_18_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_18_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_2_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_2_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_1_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_1_U0_empty_n : STD_LOGIC;
    signal ConvolutionInputGene_1_U0_start_full_n : STD_LOGIC;
    signal ConvolutionInputGene_1_U0_start_write : STD_LOGIC;
    signal DoCompute_Block_Stre_1_U0_start_full_n : STD_LOGIC;
    signal DoCompute_Block_Stre_1_U0_start_write : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_16_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_16_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_16_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_16_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_19_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_19_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_19_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_19_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_5_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_5_U0_empty_n : STD_LOGIC;
    signal ConvolutionInputGene_5_U0_start_full_n : STD_LOGIC;
    signal ConvolutionInputGene_5_U0_start_write : STD_LOGIC;
    signal DoCompute_Block_Stre_U0_start_full_n : STD_LOGIC;
    signal DoCompute_Block_Stre_U0_start_write : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_17_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_17_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_17_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_17_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_20_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_20_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_20_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_20_U0_empty_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_2_pro_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_2_pro_U0_full_n : STD_LOGIC;
    signal start_for_DoCompute_Loop_2_pro_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_DoCompute_Loop_2_pro_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_13_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_13_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_13_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_13_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_21_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_21_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_21_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_21_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_4_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_4_U0_empty_n : STD_LOGIC;
    signal ConvolutionInputGene_4_U0_start_full_n : STD_LOGIC;
    signal ConvolutionInputGene_4_U0_start_write : STD_LOGIC;
    signal DoCompute_Block_Stre_2_U0_start_full_n : STD_LOGIC;
    signal DoCompute_Block_Stre_2_U0_start_write : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_12_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_12_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_12_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_12_U0_empty_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_3_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_3_U0_full_n : STD_LOGIC;
    signal start_for_ConvolutionInputGene_3_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ConvolutionInputGene_3_U0_empty_n : STD_LOGIC;
    signal ConvolutionInputGene_3_U0_start_full_n : STD_LOGIC;
    signal ConvolutionInputGene_3_U0_start_write : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_10_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_10_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_11_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_11_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_11_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_11_U0_empty_n : STD_LOGIC;
    signal StreamingDataWidthCo_11_U0_start_full_n : STD_LOGIC;
    signal StreamingDataWidthCo_11_U0_start_write : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_9_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_9_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_1_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_1_U0_empty_n : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_start_full_n : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_start_write : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_7_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_7_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_7_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_7_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_4_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_4_U0_empty_n : STD_LOGIC;
    signal StreamingDataWidthCo_4_U0_start_full_n : STD_LOGIC;
    signal StreamingDataWidthCo_4_U0_start_write : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_start_full_n : STD_LOGIC;
    signal Matrix_Vector_Activa_2_U0_start_write : STD_LOGIC;
    signal Stream2Mem_Batch_U0_start_full_n : STD_LOGIC;
    signal Stream2Mem_Batch_U0_start_write : STD_LOGIC;

    component DoCompute_entry36212 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        numReps : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC;
        numReps_out1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out1_full_n : IN STD_LOGIC;
        numReps_out1_write : OUT STD_LOGIC;
        numReps_out2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out2_full_n : IN STD_LOGIC;
        numReps_out2_write : OUT STD_LOGIC;
        numReps_out3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out3_full_n : IN STD_LOGIC;
        numReps_out3_write : OUT STD_LOGIC;
        numReps_out4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out4_full_n : IN STD_LOGIC;
        numReps_out4_write : OUT STD_LOGIC;
        numReps_out5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out5_full_n : IN STD_LOGIC;
        numReps_out5_write : OUT STD_LOGIC;
        in_V_offset : IN STD_LOGIC_VECTOR (60 downto 0);
        out_V_offset : IN STD_LOGIC_VECTOR (60 downto 0);
        in_V_offset_out_din : OUT STD_LOGIC_VECTOR (60 downto 0);
        in_V_offset_out_full_n : IN STD_LOGIC;
        in_V_offset_out_write : OUT STD_LOGIC;
        out_V_offset_out_din : OUT STD_LOGIC_VECTOR (60 downto 0);
        out_V_offset_out_full_n : IN STD_LOGIC;
        out_V_offset_out_write : OUT STD_LOGIC );
    end component;


    component Mem2Stream_Batch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        m_axi_in_V_AWVALID : OUT STD_LOGIC;
        m_axi_in_V_AWREADY : IN STD_LOGIC;
        m_axi_in_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WVALID : OUT STD_LOGIC;
        m_axi_in_V_WREADY : IN STD_LOGIC;
        m_axi_in_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_in_V_WLAST : OUT STD_LOGIC;
        m_axi_in_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARVALID : OUT STD_LOGIC;
        m_axi_in_V_ARREADY : IN STD_LOGIC;
        m_axi_in_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RVALID : IN STD_LOGIC;
        m_axi_in_V_RREADY : OUT STD_LOGIC;
        m_axi_in_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_RLAST : IN STD_LOGIC;
        m_axi_in_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BVALID : IN STD_LOGIC;
        m_axi_in_V_BREADY : OUT STD_LOGIC;
        m_axi_in_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_offset_dout : IN STD_LOGIC_VECTOR (60 downto 0);
        in_V_offset_empty_n : IN STD_LOGIC;
        in_V_offset_read : OUT STD_LOGIC;
        inter0_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inter0_V_V_full_n : IN STD_LOGIC;
        inter0_V_V_write : OUT STD_LOGIC;
        numReps_c_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_c_empty_n : IN STD_LOGIC;
        numReps_c_read : OUT STD_LOGIC;
        numReps_c189_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_c189_full_n : IN STD_LOGIC;
        numReps_c189_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (191 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (191 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component ConvolutionInputGene_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component DoCompute_Block_pro_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        tmp_out_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_out_out_full_n : IN STD_LOGIC;
        tmp_out_out_write : OUT STD_LOGIC );
    end component;


    component Matrix_Vector_Activa_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        tmp_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_loc_empty_n : IN STD_LOGIC;
        tmp_loc_read : OUT STD_LOGIC;
        weights0_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weights0_m_weights_V_ce0 : OUT STD_LOGIC;
        weights0_m_weights_V_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        weights0_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weights0_m_weights_V_1_ce0 : OUT STD_LOGIC;
        weights0_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        weights0_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weights0_m_weights_V_2_ce0 : OUT STD_LOGIC;
        weights0_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        weights0_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weights0_m_weights_V_3_ce0 : OUT STD_LOGIC;
        weights0_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        weights0_m_weights_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weights0_m_weights_V_4_ce0 : OUT STD_LOGIC;
        weights0_m_weights_V_4_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        weights0_m_weights_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weights0_m_weights_V_5_ce0 : OUT STD_LOGIC;
        weights0_m_weights_V_5_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        weights0_m_weights_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weights0_m_weights_V_6_ce0 : OUT STD_LOGIC;
        weights0_m_weights_V_6_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        weights0_m_weights_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weights0_m_weights_V_7_ce0 : OUT STD_LOGIC;
        weights0_m_weights_V_7_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        threshs0_m_threshold_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_15_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_14_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_13_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_12_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_11_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_10_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_9_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_8_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_7_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_6_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_5_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_4_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_3_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_2_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_1_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        threshs0_m_threshold_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        threshs0_m_threshold_ce0 : OUT STD_LOGIC;
        threshs0_m_threshold_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component StreamingDataWidthCo_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component ConvolutionInputGene IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component DoCompute_Block_pro IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        tmp_out_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_out_out_full_n : IN STD_LOGIC;
        tmp_out_out_write : OUT STD_LOGIC );
    end component;


    component Matrix_Vector_Activa IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        tmp_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_loc_empty_n : IN STD_LOGIC;
        tmp_loc_read : OUT STD_LOGIC;
        weights1_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_1_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_2_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_3_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_4_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_5_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_6_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_7_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_8_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_9_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_10_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_11_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_12_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_13_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_14_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights1_m_weights_V_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights1_m_weights_V_15_ce0 : OUT STD_LOGIC;
        weights1_m_weights_V_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        threshs1_m_threshold_31_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_31_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_30_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_30_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_29_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_29_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_28_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_28_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_15_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_14_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_13_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_12_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_11_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_10_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_9_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_8_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_7_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_6_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_5_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_4_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_3_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_2_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_1_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_27_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_27_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_26_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_26_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_25_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_25_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_24_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_24_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_23_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_23_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_22_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_22_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_21_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_21_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_20_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_20_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_19_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_19_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_18_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_18_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_17_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs1_m_threshold_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        threshs1_m_threshold_16_ce0 : OUT STD_LOGIC;
        threshs1_m_threshold_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component StreamingDataWidthCo_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component DoCompute_Loop_1_pro IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        wa_in_m_target_V_V_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        wa_in_m_target_V_V_1_empty_n : IN STD_LOGIC;
        wa_in_m_target_V_V_1_read : OUT STD_LOGIC;
        wa_out_m_buffer_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        wa_out_m_buffer_V_V_full_n : IN STD_LOGIC;
        wa_out_m_buffer_V_V_write : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component ConvolutionInputGene_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component DoCompute_Block_Stre_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        tmp_70_out_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_70_out_out_full_n : IN STD_LOGIC;
        tmp_70_out_out_write : OUT STD_LOGIC );
    end component;


    component Matrix_Vector_Activa_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        tmp_70_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_70_loc_empty_n : IN STD_LOGIC;
        tmp_70_loc_read : OUT STD_LOGIC;
        weights2_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights2_m_weights_V_ce0 : OUT STD_LOGIC;
        weights2_m_weights_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights2_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights2_m_weights_V_1_ce0 : OUT STD_LOGIC;
        weights2_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights2_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights2_m_weights_V_2_ce0 : OUT STD_LOGIC;
        weights2_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights2_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights2_m_weights_V_3_ce0 : OUT STD_LOGIC;
        weights2_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights2_m_weights_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights2_m_weights_V_4_ce0 : OUT STD_LOGIC;
        weights2_m_weights_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights2_m_weights_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights2_m_weights_V_5_ce0 : OUT STD_LOGIC;
        weights2_m_weights_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights2_m_weights_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights2_m_weights_V_6_ce0 : OUT STD_LOGIC;
        weights2_m_weights_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights2_m_weights_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights2_m_weights_V_7_ce0 : OUT STD_LOGIC;
        weights2_m_weights_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        threshs2_m_threshold_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_15_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_14_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_13_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_12_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_11_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_10_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_9_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_8_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_7_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_6_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_5_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_4_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_3_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_2_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_1_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs2_m_threshold_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs2_m_threshold_ce0 : OUT STD_LOGIC;
        threshs2_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component StreamingDataWidthCo_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component ConvolutionInputGene_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component DoCompute_Block_Stre IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        tmp_71_out_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_71_out_out_full_n : IN STD_LOGIC;
        tmp_71_out_out_write : OUT STD_LOGIC );
    end component;


    component Matrix_Vector_Activa_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        tmp_71_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_71_loc_empty_n : IN STD_LOGIC;
        tmp_71_loc_read : OUT STD_LOGIC;
        weights3_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        weights3_m_weights_V_ce0 : OUT STD_LOGIC;
        weights3_m_weights_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights3_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        weights3_m_weights_V_1_ce0 : OUT STD_LOGIC;
        weights3_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights3_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        weights3_m_weights_V_2_ce0 : OUT STD_LOGIC;
        weights3_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights3_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        weights3_m_weights_V_3_ce0 : OUT STD_LOGIC;
        weights3_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights3_m_weights_V_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        weights3_m_weights_V_4_ce0 : OUT STD_LOGIC;
        weights3_m_weights_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights3_m_weights_V_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        weights3_m_weights_V_5_ce0 : OUT STD_LOGIC;
        weights3_m_weights_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights3_m_weights_V_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        weights3_m_weights_V_6_ce0 : OUT STD_LOGIC;
        weights3_m_weights_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights3_m_weights_V_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        weights3_m_weights_V_7_ce0 : OUT STD_LOGIC;
        weights3_m_weights_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        threshs3_m_threshold_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_15_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_14_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_13_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_12_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_11_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_10_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_9_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_8_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_7_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_6_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_5_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_4_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_3_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_2_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_1_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs3_m_threshold_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        threshs3_m_threshold_ce0 : OUT STD_LOGIC;
        threshs3_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component StreamingDataWidthCo_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_20 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component DoCompute_Loop_2_pro IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        wa_in_m_target_V_V_4_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        wa_in_m_target_V_V_4_empty_n : IN STD_LOGIC;
        wa_in_m_target_V_V_4_read : OUT STD_LOGIC;
        wa_out_m_buffer_V_V_1_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        wa_out_m_buffer_V_V_1_full_n : IN STD_LOGIC;
        wa_out_m_buffer_V_V_1_write : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_21 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component ConvolutionInputGene_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component DoCompute_Block_Stre_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        tmp_72_out_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_72_out_out_full_n : IN STD_LOGIC;
        tmp_72_out_out_write : OUT STD_LOGIC );
    end component;


    component Matrix_Vector_Activa_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        tmp_72_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_72_loc_empty_n : IN STD_LOGIC;
        tmp_72_loc_read : OUT STD_LOGIC;
        weights4_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        weights4_m_weights_V_ce0 : OUT STD_LOGIC;
        weights4_m_weights_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        weights4_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        weights4_m_weights_V_1_ce0 : OUT STD_LOGIC;
        weights4_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        weights4_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        weights4_m_weights_V_2_ce0 : OUT STD_LOGIC;
        weights4_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        weights4_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        weights4_m_weights_V_3_ce0 : OUT STD_LOGIC;
        weights4_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs4_m_threshold_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        threshs4_m_threshold_7_ce0 : OUT STD_LOGIC;
        threshs4_m_threshold_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs4_m_threshold_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        threshs4_m_threshold_6_ce0 : OUT STD_LOGIC;
        threshs4_m_threshold_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs4_m_threshold_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        threshs4_m_threshold_5_ce0 : OUT STD_LOGIC;
        threshs4_m_threshold_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs4_m_threshold_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        threshs4_m_threshold_4_ce0 : OUT STD_LOGIC;
        threshs4_m_threshold_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs4_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        threshs4_m_threshold_3_ce0 : OUT STD_LOGIC;
        threshs4_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs4_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        threshs4_m_threshold_2_ce0 : OUT STD_LOGIC;
        threshs4_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs4_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        threshs4_m_threshold_1_ce0 : OUT STD_LOGIC;
        threshs4_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs4_m_threshold_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        threshs4_m_threshold_ce0 : OUT STD_LOGIC;
        threshs4_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component StreamingDataWidthCo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component ConvolutionInputGene_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component Matrix_Vector_Activa_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        reps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        reps_empty_n : IN STD_LOGIC;
        reps_read : OUT STD_LOGIC;
        reps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        reps_out_full_n : IN STD_LOGIC;
        reps_out_write : OUT STD_LOGIC;
        weights5_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weights5_m_weights_V_ce0 : OUT STD_LOGIC;
        weights5_m_weights_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs5_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        threshs5_m_threshold_1_ce0 : OUT STD_LOGIC;
        threshs5_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs5_m_threshold_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        threshs5_m_threshold_ce0 : OUT STD_LOGIC;
        threshs5_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component StreamingDataWidthCo_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (1 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component Matrix_Vector_Activa_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        reps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        reps_empty_n : IN STD_LOGIC;
        reps_read : OUT STD_LOGIC;
        reps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        reps_out_full_n : IN STD_LOGIC;
        reps_out_write : OUT STD_LOGIC;
        weights6_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights6_m_weights_V_ce0 : OUT STD_LOGIC;
        weights6_m_weights_V_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        threshs6_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshs6_m_threshold_1_ce0 : OUT STD_LOGIC;
        threshs6_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs6_m_threshold_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshs6_m_threshold_ce0 : OUT STD_LOGIC;
        threshs6_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component StreamingDataWidthCo_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (1 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component Matrix_Vector_Activa_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        reps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        reps_empty_n : IN STD_LOGIC;
        reps_read : OUT STD_LOGIC;
        reps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        reps_out_full_n : IN STD_LOGIC;
        reps_out_write : OUT STD_LOGIC;
        weights7_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights7_m_weights_V_ce0 : OUT STD_LOGIC;
        weights7_m_weights_V_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        weights7_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights7_m_weights_V_1_ce0 : OUT STD_LOGIC;
        weights7_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        threshs7_m_threshold_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        threshs7_m_threshold_3_ce0 : OUT STD_LOGIC;
        threshs7_m_threshold_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs7_m_threshold_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        threshs7_m_threshold_2_ce0 : OUT STD_LOGIC;
        threshs7_m_threshold_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs7_m_threshold_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        threshs7_m_threshold_1_ce0 : OUT STD_LOGIC;
        threshs7_m_threshold_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        threshs7_m_threshold_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        threshs7_m_threshold_ce0 : OUT STD_LOGIC;
        threshs7_m_threshold_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component StreamingDataWidthCo_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_empty_n : IN STD_LOGIC;
        numReps_read : OUT STD_LOGIC;
        numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        numReps_out_full_n : IN STD_LOGIC;
        numReps_out_write : OUT STD_LOGIC );
    end component;


    component Matrix_Vector_Activa_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (1 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        reps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        reps_empty_n : IN STD_LOGIC;
        reps_read : OUT STD_LOGIC;
        reps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        reps_out_full_n : IN STD_LOGIC;
        reps_out_write : OUT STD_LOGIC;
        weights8_m_weights_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weights8_m_weights_V_ce0 : OUT STD_LOGIC;
        weights8_m_weights_V_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        weights8_m_weights_V_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weights8_m_weights_V_1_ce0 : OUT STD_LOGIC;
        weights8_m_weights_V_1_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        weights8_m_weights_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weights8_m_weights_V_2_ce0 : OUT STD_LOGIC;
        weights8_m_weights_V_2_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        weights8_m_weights_V_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weights8_m_weights_V_3_ce0 : OUT STD_LOGIC;
        weights8_m_weights_V_3_q0 : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Stream2Mem_Batch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        memOutStrm_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        memOutStrm_V_V_empty_n : IN STD_LOGIC;
        memOutStrm_V_V_read : OUT STD_LOGIC;
        m_axi_in_V_AWVALID : OUT STD_LOGIC;
        m_axi_in_V_AWREADY : IN STD_LOGIC;
        m_axi_in_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WVALID : OUT STD_LOGIC;
        m_axi_in_V_WREADY : IN STD_LOGIC;
        m_axi_in_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_in_V_WLAST : OUT STD_LOGIC;
        m_axi_in_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARVALID : OUT STD_LOGIC;
        m_axi_in_V_ARREADY : IN STD_LOGIC;
        m_axi_in_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RVALID : IN STD_LOGIC;
        m_axi_in_V_RREADY : OUT STD_LOGIC;
        m_axi_in_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_RLAST : IN STD_LOGIC;
        m_axi_in_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BVALID : IN STD_LOGIC;
        m_axi_in_V_BREADY : OUT STD_LOGIC;
        m_axi_in_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_V_offset_dout : IN STD_LOGIC_VECTOR (60 downto 0);
        out_V_offset_empty_n : IN STD_LOGIC;
        out_V_offset_read : OUT STD_LOGIC;
        numReps_c223_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        numReps_c223_empty_n : IN STD_LOGIC;
        numReps_c223_read : OUT STD_LOGIC );
    end component;


    component fifo_w32_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w61_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (60 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (60 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w61_d42_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (60 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (60 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w64_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w192_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (191 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (191 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w24_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w24_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d3_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d5_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w64_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d9_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w128_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d16_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w128_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d20_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w256_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w128_d81_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d27_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w256_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w2_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (1 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w4_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w64_d3_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_DoCompud2M IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_DoCompud3M IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_DoCompud4N IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_DoCompud5N IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_DoCompud6N IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Stream2d7N IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Streamid8N IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Streamid9N IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_ConvolueaO IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamiebO IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamiecO IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_ConvoluedO IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamieeO IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamiefO IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_DoCompuegO IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamiehP IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamieiP IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_ConvoluejP IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamiekP IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamielP IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_ConvoluemP IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamienQ IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamieoQ IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_DoCompuepQ IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamieqQ IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamierQ IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_ConvoluesQ IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamietR IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamieuR IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_ConvoluevR IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamiewR IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamiexR IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamieyR IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamiezS IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamieAS IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamieBS IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    DoCompute_entry36212_U0 : component DoCompute_entry36212
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_entry36212_U0_ap_start,
        start_full_n => DoCompute_entry36212_U0_start_full_n,
        ap_done => DoCompute_entry36212_U0_ap_done,
        ap_continue => DoCompute_entry36212_U0_ap_continue,
        ap_idle => DoCompute_entry36212_U0_ap_idle,
        ap_ready => DoCompute_entry36212_U0_ap_ready,
        start_out => DoCompute_entry36212_U0_start_out,
        start_write => DoCompute_entry36212_U0_start_write,
        numReps => numReps,
        numReps_out_din => DoCompute_entry36212_U0_numReps_out_din,
        numReps_out_full_n => numReps_c_full_n,
        numReps_out_write => DoCompute_entry36212_U0_numReps_out_write,
        numReps_out1_din => DoCompute_entry36212_U0_numReps_out1_din,
        numReps_out1_full_n => numReps_c184_full_n,
        numReps_out1_write => DoCompute_entry36212_U0_numReps_out1_write,
        numReps_out2_din => DoCompute_entry36212_U0_numReps_out2_din,
        numReps_out2_full_n => numReps_c185_full_n,
        numReps_out2_write => DoCompute_entry36212_U0_numReps_out2_write,
        numReps_out3_din => DoCompute_entry36212_U0_numReps_out3_din,
        numReps_out3_full_n => numReps_c186_full_n,
        numReps_out3_write => DoCompute_entry36212_U0_numReps_out3_write,
        numReps_out4_din => DoCompute_entry36212_U0_numReps_out4_din,
        numReps_out4_full_n => numReps_c187_full_n,
        numReps_out4_write => DoCompute_entry36212_U0_numReps_out4_write,
        numReps_out5_din => DoCompute_entry36212_U0_numReps_out5_din,
        numReps_out5_full_n => numReps_c188_full_n,
        numReps_out5_write => DoCompute_entry36212_U0_numReps_out5_write,
        in_V_offset => in_V_offset,
        out_V_offset => out_V_offset,
        in_V_offset_out_din => DoCompute_entry36212_U0_in_V_offset_out_din,
        in_V_offset_out_full_n => in_V_offset_c_full_n,
        in_V_offset_out_write => DoCompute_entry36212_U0_in_V_offset_out_write,
        out_V_offset_out_din => DoCompute_entry36212_U0_out_V_offset_out_din,
        out_V_offset_out_full_n => out_V_offset_c_full_n,
        out_V_offset_out_write => DoCompute_entry36212_U0_out_V_offset_out_write);

    Mem2Stream_Batch_U0 : component Mem2Stream_Batch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Mem2Stream_Batch_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_5_U0_full_n,
        ap_done => Mem2Stream_Batch_U0_ap_done,
        ap_continue => Mem2Stream_Batch_U0_ap_continue,
        ap_idle => Mem2Stream_Batch_U0_ap_idle,
        ap_ready => Mem2Stream_Batch_U0_ap_ready,
        start_out => Mem2Stream_Batch_U0_start_out,
        start_write => Mem2Stream_Batch_U0_start_write,
        m_axi_in_V_AWVALID => Mem2Stream_Batch_U0_m_axi_in_V_AWVALID,
        m_axi_in_V_AWREADY => ap_const_logic_0,
        m_axi_in_V_AWADDR => Mem2Stream_Batch_U0_m_axi_in_V_AWADDR,
        m_axi_in_V_AWID => Mem2Stream_Batch_U0_m_axi_in_V_AWID,
        m_axi_in_V_AWLEN => Mem2Stream_Batch_U0_m_axi_in_V_AWLEN,
        m_axi_in_V_AWSIZE => Mem2Stream_Batch_U0_m_axi_in_V_AWSIZE,
        m_axi_in_V_AWBURST => Mem2Stream_Batch_U0_m_axi_in_V_AWBURST,
        m_axi_in_V_AWLOCK => Mem2Stream_Batch_U0_m_axi_in_V_AWLOCK,
        m_axi_in_V_AWCACHE => Mem2Stream_Batch_U0_m_axi_in_V_AWCACHE,
        m_axi_in_V_AWPROT => Mem2Stream_Batch_U0_m_axi_in_V_AWPROT,
        m_axi_in_V_AWQOS => Mem2Stream_Batch_U0_m_axi_in_V_AWQOS,
        m_axi_in_V_AWREGION => Mem2Stream_Batch_U0_m_axi_in_V_AWREGION,
        m_axi_in_V_AWUSER => Mem2Stream_Batch_U0_m_axi_in_V_AWUSER,
        m_axi_in_V_WVALID => Mem2Stream_Batch_U0_m_axi_in_V_WVALID,
        m_axi_in_V_WREADY => ap_const_logic_0,
        m_axi_in_V_WDATA => Mem2Stream_Batch_U0_m_axi_in_V_WDATA,
        m_axi_in_V_WSTRB => Mem2Stream_Batch_U0_m_axi_in_V_WSTRB,
        m_axi_in_V_WLAST => Mem2Stream_Batch_U0_m_axi_in_V_WLAST,
        m_axi_in_V_WID => Mem2Stream_Batch_U0_m_axi_in_V_WID,
        m_axi_in_V_WUSER => Mem2Stream_Batch_U0_m_axi_in_V_WUSER,
        m_axi_in_V_ARVALID => Mem2Stream_Batch_U0_m_axi_in_V_ARVALID,
        m_axi_in_V_ARREADY => m_axi_in_V_ARREADY,
        m_axi_in_V_ARADDR => Mem2Stream_Batch_U0_m_axi_in_V_ARADDR,
        m_axi_in_V_ARID => Mem2Stream_Batch_U0_m_axi_in_V_ARID,
        m_axi_in_V_ARLEN => Mem2Stream_Batch_U0_m_axi_in_V_ARLEN,
        m_axi_in_V_ARSIZE => Mem2Stream_Batch_U0_m_axi_in_V_ARSIZE,
        m_axi_in_V_ARBURST => Mem2Stream_Batch_U0_m_axi_in_V_ARBURST,
        m_axi_in_V_ARLOCK => Mem2Stream_Batch_U0_m_axi_in_V_ARLOCK,
        m_axi_in_V_ARCACHE => Mem2Stream_Batch_U0_m_axi_in_V_ARCACHE,
        m_axi_in_V_ARPROT => Mem2Stream_Batch_U0_m_axi_in_V_ARPROT,
        m_axi_in_V_ARQOS => Mem2Stream_Batch_U0_m_axi_in_V_ARQOS,
        m_axi_in_V_ARREGION => Mem2Stream_Batch_U0_m_axi_in_V_ARREGION,
        m_axi_in_V_ARUSER => Mem2Stream_Batch_U0_m_axi_in_V_ARUSER,
        m_axi_in_V_RVALID => m_axi_in_V_RVALID,
        m_axi_in_V_RREADY => Mem2Stream_Batch_U0_m_axi_in_V_RREADY,
        m_axi_in_V_RDATA => m_axi_in_V_RDATA,
        m_axi_in_V_RLAST => m_axi_in_V_RLAST,
        m_axi_in_V_RID => m_axi_in_V_RID,
        m_axi_in_V_RUSER => m_axi_in_V_RUSER,
        m_axi_in_V_RRESP => m_axi_in_V_RRESP,
        m_axi_in_V_BVALID => ap_const_logic_0,
        m_axi_in_V_BREADY => Mem2Stream_Batch_U0_m_axi_in_V_BREADY,
        m_axi_in_V_BRESP => ap_const_lv2_0,
        m_axi_in_V_BID => ap_const_lv1_0,
        m_axi_in_V_BUSER => ap_const_lv1_0,
        in_V_offset_dout => in_V_offset_c_dout,
        in_V_offset_empty_n => in_V_offset_c_empty_n,
        in_V_offset_read => Mem2Stream_Batch_U0_in_V_offset_read,
        inter0_V_V_din => Mem2Stream_Batch_U0_inter0_V_V_din,
        inter0_V_V_full_n => inter0_V_V_full_n,
        inter0_V_V_write => Mem2Stream_Batch_U0_inter0_V_V_write,
        numReps_c_dout => numReps_c_dout,
        numReps_c_empty_n => numReps_c_empty_n,
        numReps_c_read => Mem2Stream_Batch_U0_numReps_c_read,
        numReps_c189_din => Mem2Stream_Batch_U0_numReps_c189_din,
        numReps_c189_full_n => numReps_c189_full_n,
        numReps_c189_write => Mem2Stream_Batch_U0_numReps_c189_write);

    StreamingDataWidthCo_5_U0 : component StreamingDataWidthCo_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_5_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_14_U0_full_n,
        ap_done => StreamingDataWidthCo_5_U0_ap_done,
        ap_continue => StreamingDataWidthCo_5_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_5_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_5_U0_ap_ready,
        start_out => StreamingDataWidthCo_5_U0_start_out,
        start_write => StreamingDataWidthCo_5_U0_start_write,
        in_V_V_dout => inter0_V_V_dout,
        in_V_V_empty_n => inter0_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_5_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_5_U0_out_V_V_din,
        out_V_V_full_n => inter0_1_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_5_U0_out_V_V_write,
        numReps_dout => numReps_c189_dout,
        numReps_empty_n => numReps_c189_empty_n,
        numReps_read => StreamingDataWidthCo_5_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_5_U0_numReps_out_din,
        numReps_out_full_n => numReps_c190_full_n,
        numReps_out_write => StreamingDataWidthCo_5_U0_numReps_out_write);

    StreamingDataWidthCo_14_U0 : component StreamingDataWidthCo_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_14_U0_ap_start,
        start_full_n => start_for_ConvolutionInputGene_2_U0_full_n,
        ap_done => StreamingDataWidthCo_14_U0_ap_done,
        ap_continue => StreamingDataWidthCo_14_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_14_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_14_U0_ap_ready,
        start_out => StreamingDataWidthCo_14_U0_start_out,
        start_write => StreamingDataWidthCo_14_U0_start_write,
        in_V_V_dout => inter0_1_V_V_dout,
        in_V_V_empty_n => inter0_1_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_14_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_14_U0_out_V_V_din,
        out_V_V_full_n => inter0_2_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_14_U0_out_V_V_write,
        numReps_dout => numReps_c190_dout,
        numReps_empty_n => numReps_c190_empty_n,
        numReps_read => StreamingDataWidthCo_14_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_14_U0_numReps_out_din,
        numReps_out_full_n => numReps_c191_full_n,
        numReps_out_write => StreamingDataWidthCo_14_U0_numReps_out_write);

    ConvolutionInputGene_2_U0 : component ConvolutionInputGene_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGene_2_U0_ap_start,
        ap_done => ConvolutionInputGene_2_U0_ap_done,
        ap_continue => ConvolutionInputGene_2_U0_ap_continue,
        ap_idle => ConvolutionInputGene_2_U0_ap_idle,
        ap_ready => ConvolutionInputGene_2_U0_ap_ready,
        in_V_V_dout => inter0_2_V_V_dout,
        in_V_V_empty_n => inter0_2_V_V_empty_n,
        in_V_V_read => ConvolutionInputGene_2_U0_in_V_V_read,
        out_V_V_din => ConvolutionInputGene_2_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_full_n,
        out_V_V_write => ConvolutionInputGene_2_U0_out_V_V_write,
        numReps_dout => numReps_c191_dout,
        numReps_empty_n => numReps_c191_empty_n,
        numReps_read => ConvolutionInputGene_2_U0_numReps_read,
        numReps_out_din => ConvolutionInputGene_2_U0_numReps_out_din,
        numReps_out_full_n => numReps_c192_full_n,
        numReps_out_write => ConvolutionInputGene_2_U0_numReps_out_write);

    DoCompute_Block_pro_1_U0 : component DoCompute_Block_pro_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Block_pro_1_U0_ap_start,
        ap_done => DoCompute_Block_pro_1_U0_ap_done,
        ap_continue => DoCompute_Block_pro_1_U0_ap_continue,
        ap_idle => DoCompute_Block_pro_1_U0_ap_idle,
        ap_ready => DoCompute_Block_pro_1_U0_ap_ready,
        numReps_dout => numReps_c184_dout,
        numReps_empty_n => numReps_c184_empty_n,
        numReps_read => DoCompute_Block_pro_1_U0_numReps_read,
        tmp_out_out_din => DoCompute_Block_pro_1_U0_tmp_out_out_din,
        tmp_out_out_full_n => tmp_loc_c_1724_full_n,
        tmp_out_out_write => DoCompute_Block_pro_1_U0_tmp_out_out_write);

    Matrix_Vector_Activa_4_U0 : component Matrix_Vector_Activa_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activa_4_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_15_U0_full_n,
        ap_done => Matrix_Vector_Activa_4_U0_ap_done,
        ap_continue => Matrix_Vector_Activa_4_U0_ap_continue,
        ap_idle => Matrix_Vector_Activa_4_U0_ap_idle,
        ap_ready => Matrix_Vector_Activa_4_U0_ap_ready,
        start_out => Matrix_Vector_Activa_4_U0_start_out,
        start_write => Matrix_Vector_Activa_4_U0_start_write,
        in_V_V_dout => convInp_V_V_dout,
        in_V_V_empty_n => convInp_V_V_empty_n,
        in_V_V_read => Matrix_Vector_Activa_4_U0_in_V_V_read,
        out_V_V_din => Matrix_Vector_Activa_4_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_full_n,
        out_V_V_write => Matrix_Vector_Activa_4_U0_out_V_V_write,
        tmp_loc_dout => tmp_loc_c_1724_dout,
        tmp_loc_empty_n => tmp_loc_c_1724_empty_n,
        tmp_loc_read => Matrix_Vector_Activa_4_U0_tmp_loc_read,
        weights0_m_weights_V_address0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_address0,
        weights0_m_weights_V_ce0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_ce0,
        weights0_m_weights_V_q0 => weights0_m_weights_V_q0,
        weights0_m_weights_V_1_address0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_1_address0,
        weights0_m_weights_V_1_ce0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_1_ce0,
        weights0_m_weights_V_1_q0 => weights0_m_weights_V_1_q0,
        weights0_m_weights_V_2_address0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_2_address0,
        weights0_m_weights_V_2_ce0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_2_ce0,
        weights0_m_weights_V_2_q0 => weights0_m_weights_V_2_q0,
        weights0_m_weights_V_3_address0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_3_address0,
        weights0_m_weights_V_3_ce0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_3_ce0,
        weights0_m_weights_V_3_q0 => weights0_m_weights_V_3_q0,
        weights0_m_weights_V_4_address0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_4_address0,
        weights0_m_weights_V_4_ce0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_4_ce0,
        weights0_m_weights_V_4_q0 => weights0_m_weights_V_4_q0,
        weights0_m_weights_V_5_address0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_5_address0,
        weights0_m_weights_V_5_ce0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_5_ce0,
        weights0_m_weights_V_5_q0 => weights0_m_weights_V_5_q0,
        weights0_m_weights_V_6_address0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_6_address0,
        weights0_m_weights_V_6_ce0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_6_ce0,
        weights0_m_weights_V_6_q0 => weights0_m_weights_V_6_q0,
        weights0_m_weights_V_7_address0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_7_address0,
        weights0_m_weights_V_7_ce0 => Matrix_Vector_Activa_4_U0_weights0_m_weights_V_7_ce0,
        weights0_m_weights_V_7_q0 => weights0_m_weights_V_7_q0,
        threshs0_m_threshold_15_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_15_address0,
        threshs0_m_threshold_15_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_15_ce0,
        threshs0_m_threshold_15_q0 => threshs0_m_threshold_15_q0,
        threshs0_m_threshold_14_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_14_address0,
        threshs0_m_threshold_14_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_14_ce0,
        threshs0_m_threshold_14_q0 => threshs0_m_threshold_14_q0,
        threshs0_m_threshold_13_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_13_address0,
        threshs0_m_threshold_13_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_13_ce0,
        threshs0_m_threshold_13_q0 => threshs0_m_threshold_13_q0,
        threshs0_m_threshold_12_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_12_address0,
        threshs0_m_threshold_12_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_12_ce0,
        threshs0_m_threshold_12_q0 => threshs0_m_threshold_12_q0,
        threshs0_m_threshold_11_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_11_address0,
        threshs0_m_threshold_11_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_11_ce0,
        threshs0_m_threshold_11_q0 => threshs0_m_threshold_11_q0,
        threshs0_m_threshold_10_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_10_address0,
        threshs0_m_threshold_10_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_10_ce0,
        threshs0_m_threshold_10_q0 => threshs0_m_threshold_10_q0,
        threshs0_m_threshold_9_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_9_address0,
        threshs0_m_threshold_9_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_9_ce0,
        threshs0_m_threshold_9_q0 => threshs0_m_threshold_9_q0,
        threshs0_m_threshold_8_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_8_address0,
        threshs0_m_threshold_8_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_8_ce0,
        threshs0_m_threshold_8_q0 => threshs0_m_threshold_8_q0,
        threshs0_m_threshold_7_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_7_address0,
        threshs0_m_threshold_7_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_7_ce0,
        threshs0_m_threshold_7_q0 => threshs0_m_threshold_7_q0,
        threshs0_m_threshold_6_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_6_address0,
        threshs0_m_threshold_6_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_6_ce0,
        threshs0_m_threshold_6_q0 => threshs0_m_threshold_6_q0,
        threshs0_m_threshold_5_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_5_address0,
        threshs0_m_threshold_5_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_5_ce0,
        threshs0_m_threshold_5_q0 => threshs0_m_threshold_5_q0,
        threshs0_m_threshold_4_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_4_address0,
        threshs0_m_threshold_4_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_4_ce0,
        threshs0_m_threshold_4_q0 => threshs0_m_threshold_4_q0,
        threshs0_m_threshold_3_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_3_address0,
        threshs0_m_threshold_3_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_3_ce0,
        threshs0_m_threshold_3_q0 => threshs0_m_threshold_3_q0,
        threshs0_m_threshold_2_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_2_address0,
        threshs0_m_threshold_2_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_2_ce0,
        threshs0_m_threshold_2_q0 => threshs0_m_threshold_2_q0,
        threshs0_m_threshold_1_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_1_address0,
        threshs0_m_threshold_1_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_1_ce0,
        threshs0_m_threshold_1_q0 => threshs0_m_threshold_1_q0,
        threshs0_m_threshold_address0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_address0,
        threshs0_m_threshold_ce0 => Matrix_Vector_Activa_4_U0_threshs0_m_threshold_ce0,
        threshs0_m_threshold_q0 => threshs0_m_threshold_q0);

    StreamingDataWidthCo_15_U0 : component StreamingDataWidthCo_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_15_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_3_U0_full_n,
        ap_done => StreamingDataWidthCo_15_U0_ap_done,
        ap_continue => StreamingDataWidthCo_15_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_15_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_15_U0_ap_ready,
        start_out => StreamingDataWidthCo_15_U0_start_out,
        start_write => StreamingDataWidthCo_15_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_15_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_15_U0_out_V_V_din,
        out_V_V_full_n => inter1_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_15_U0_out_V_V_write,
        numReps_dout => numReps_c192_dout,
        numReps_empty_n => numReps_c192_empty_n,
        numReps_read => StreamingDataWidthCo_15_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_15_U0_numReps_out_din,
        numReps_out_full_n => numReps_c193_full_n,
        numReps_out_write => StreamingDataWidthCo_15_U0_numReps_out_write);

    StreamingDataWidthCo_3_U0 : component StreamingDataWidthCo_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_3_U0_ap_start,
        start_full_n => start_for_ConvolutionInputGene_U0_full_n,
        ap_done => StreamingDataWidthCo_3_U0_ap_done,
        ap_continue => StreamingDataWidthCo_3_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_3_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_3_U0_ap_ready,
        start_out => StreamingDataWidthCo_3_U0_start_out,
        start_write => StreamingDataWidthCo_3_U0_start_write,
        in_V_V_dout => inter1_V_V_dout,
        in_V_V_empty_n => inter1_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_3_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_3_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_3_U0_out_V_V_write,
        numReps_dout => numReps_c193_dout,
        numReps_empty_n => numReps_c193_empty_n,
        numReps_read => StreamingDataWidthCo_3_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_3_U0_numReps_out_din,
        numReps_out_full_n => numReps_c194_full_n,
        numReps_out_write => StreamingDataWidthCo_3_U0_numReps_out_write);

    ConvolutionInputGene_U0 : component ConvolutionInputGene
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGene_U0_ap_start,
        ap_done => ConvolutionInputGene_U0_ap_done,
        ap_continue => ConvolutionInputGene_U0_ap_continue,
        ap_idle => ConvolutionInputGene_U0_ap_idle,
        ap_ready => ConvolutionInputGene_U0_ap_ready,
        in_V_V_dout => wa_in_m_target_V_V_dout,
        in_V_V_empty_n => wa_in_m_target_V_V_empty_n,
        in_V_V_read => ConvolutionInputGene_U0_in_V_V_read,
        out_V_V_din => ConvolutionInputGene_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_1_full_n,
        out_V_V_write => ConvolutionInputGene_U0_out_V_V_write,
        numReps_dout => numReps_c194_dout,
        numReps_empty_n => numReps_c194_empty_n,
        numReps_read => ConvolutionInputGene_U0_numReps_read,
        numReps_out_din => ConvolutionInputGene_U0_numReps_out_din,
        numReps_out_full_n => numReps_c195_full_n,
        numReps_out_write => ConvolutionInputGene_U0_numReps_out_write);

    DoCompute_Block_pro_U0 : component DoCompute_Block_pro
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Block_pro_U0_ap_start,
        ap_done => DoCompute_Block_pro_U0_ap_done,
        ap_continue => DoCompute_Block_pro_U0_ap_continue,
        ap_idle => DoCompute_Block_pro_U0_ap_idle,
        ap_ready => DoCompute_Block_pro_U0_ap_ready,
        numReps_dout => numReps_c185_dout,
        numReps_empty_n => numReps_c185_empty_n,
        numReps_read => DoCompute_Block_pro_U0_numReps_read,
        tmp_out_out_din => DoCompute_Block_pro_U0_tmp_out_out_din,
        tmp_out_out_full_n => tmp_loc_c_full_n,
        tmp_out_out_write => DoCompute_Block_pro_U0_tmp_out_out_write);

    Matrix_Vector_Activa_U0 : component Matrix_Vector_Activa
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activa_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_8_U0_full_n,
        ap_done => Matrix_Vector_Activa_U0_ap_done,
        ap_continue => Matrix_Vector_Activa_U0_ap_continue,
        ap_idle => Matrix_Vector_Activa_U0_ap_idle,
        ap_ready => Matrix_Vector_Activa_U0_ap_ready,
        start_out => Matrix_Vector_Activa_U0_start_out,
        start_write => Matrix_Vector_Activa_U0_start_write,
        in_V_V_dout => convInp_V_V_1_dout,
        in_V_V_empty_n => convInp_V_V_1_empty_n,
        in_V_V_read => Matrix_Vector_Activa_U0_in_V_V_read,
        out_V_V_din => Matrix_Vector_Activa_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_1_full_n,
        out_V_V_write => Matrix_Vector_Activa_U0_out_V_V_write,
        tmp_loc_dout => tmp_loc_c_dout,
        tmp_loc_empty_n => tmp_loc_c_empty_n,
        tmp_loc_read => Matrix_Vector_Activa_U0_tmp_loc_read,
        weights1_m_weights_V_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_address0,
        weights1_m_weights_V_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_ce0,
        weights1_m_weights_V_q0 => weights1_m_weights_V_q0,
        weights1_m_weights_V_1_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_1_address0,
        weights1_m_weights_V_1_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_1_ce0,
        weights1_m_weights_V_1_q0 => weights1_m_weights_V_1_q0,
        weights1_m_weights_V_2_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_2_address0,
        weights1_m_weights_V_2_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_2_ce0,
        weights1_m_weights_V_2_q0 => weights1_m_weights_V_2_q0,
        weights1_m_weights_V_3_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_3_address0,
        weights1_m_weights_V_3_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_3_ce0,
        weights1_m_weights_V_3_q0 => weights1_m_weights_V_3_q0,
        weights1_m_weights_V_4_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_4_address0,
        weights1_m_weights_V_4_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_4_ce0,
        weights1_m_weights_V_4_q0 => weights1_m_weights_V_4_q0,
        weights1_m_weights_V_5_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_5_address0,
        weights1_m_weights_V_5_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_5_ce0,
        weights1_m_weights_V_5_q0 => weights1_m_weights_V_5_q0,
        weights1_m_weights_V_6_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_6_address0,
        weights1_m_weights_V_6_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_6_ce0,
        weights1_m_weights_V_6_q0 => weights1_m_weights_V_6_q0,
        weights1_m_weights_V_7_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_7_address0,
        weights1_m_weights_V_7_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_7_ce0,
        weights1_m_weights_V_7_q0 => weights1_m_weights_V_7_q0,
        weights1_m_weights_V_8_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_8_address0,
        weights1_m_weights_V_8_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_8_ce0,
        weights1_m_weights_V_8_q0 => weights1_m_weights_V_8_q0,
        weights1_m_weights_V_9_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_9_address0,
        weights1_m_weights_V_9_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_9_ce0,
        weights1_m_weights_V_9_q0 => weights1_m_weights_V_9_q0,
        weights1_m_weights_V_10_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_10_address0,
        weights1_m_weights_V_10_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_10_ce0,
        weights1_m_weights_V_10_q0 => weights1_m_weights_V_10_q0,
        weights1_m_weights_V_11_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_11_address0,
        weights1_m_weights_V_11_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_11_ce0,
        weights1_m_weights_V_11_q0 => weights1_m_weights_V_11_q0,
        weights1_m_weights_V_12_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_12_address0,
        weights1_m_weights_V_12_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_12_ce0,
        weights1_m_weights_V_12_q0 => weights1_m_weights_V_12_q0,
        weights1_m_weights_V_13_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_13_address0,
        weights1_m_weights_V_13_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_13_ce0,
        weights1_m_weights_V_13_q0 => weights1_m_weights_V_13_q0,
        weights1_m_weights_V_14_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_14_address0,
        weights1_m_weights_V_14_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_14_ce0,
        weights1_m_weights_V_14_q0 => weights1_m_weights_V_14_q0,
        weights1_m_weights_V_15_address0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_15_address0,
        weights1_m_weights_V_15_ce0 => Matrix_Vector_Activa_U0_weights1_m_weights_V_15_ce0,
        weights1_m_weights_V_15_q0 => weights1_m_weights_V_15_q0,
        threshs1_m_threshold_31_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_31_address0,
        threshs1_m_threshold_31_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_31_ce0,
        threshs1_m_threshold_31_q0 => threshs1_m_threshold_31_q0,
        threshs1_m_threshold_30_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_30_address0,
        threshs1_m_threshold_30_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_30_ce0,
        threshs1_m_threshold_30_q0 => threshs1_m_threshold_30_q0,
        threshs1_m_threshold_29_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_29_address0,
        threshs1_m_threshold_29_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_29_ce0,
        threshs1_m_threshold_29_q0 => threshs1_m_threshold_29_q0,
        threshs1_m_threshold_28_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_28_address0,
        threshs1_m_threshold_28_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_28_ce0,
        threshs1_m_threshold_28_q0 => threshs1_m_threshold_28_q0,
        threshs1_m_threshold_15_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_15_address0,
        threshs1_m_threshold_15_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_15_ce0,
        threshs1_m_threshold_15_q0 => threshs1_m_threshold_15_q0,
        threshs1_m_threshold_14_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_14_address0,
        threshs1_m_threshold_14_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_14_ce0,
        threshs1_m_threshold_14_q0 => threshs1_m_threshold_14_q0,
        threshs1_m_threshold_13_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_13_address0,
        threshs1_m_threshold_13_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_13_ce0,
        threshs1_m_threshold_13_q0 => threshs1_m_threshold_13_q0,
        threshs1_m_threshold_12_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_12_address0,
        threshs1_m_threshold_12_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_12_ce0,
        threshs1_m_threshold_12_q0 => threshs1_m_threshold_12_q0,
        threshs1_m_threshold_11_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_11_address0,
        threshs1_m_threshold_11_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_11_ce0,
        threshs1_m_threshold_11_q0 => threshs1_m_threshold_11_q0,
        threshs1_m_threshold_10_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_10_address0,
        threshs1_m_threshold_10_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_10_ce0,
        threshs1_m_threshold_10_q0 => threshs1_m_threshold_10_q0,
        threshs1_m_threshold_9_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_9_address0,
        threshs1_m_threshold_9_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_9_ce0,
        threshs1_m_threshold_9_q0 => threshs1_m_threshold_9_q0,
        threshs1_m_threshold_8_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_8_address0,
        threshs1_m_threshold_8_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_8_ce0,
        threshs1_m_threshold_8_q0 => threshs1_m_threshold_8_q0,
        threshs1_m_threshold_7_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_7_address0,
        threshs1_m_threshold_7_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_7_ce0,
        threshs1_m_threshold_7_q0 => threshs1_m_threshold_7_q0,
        threshs1_m_threshold_6_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_6_address0,
        threshs1_m_threshold_6_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_6_ce0,
        threshs1_m_threshold_6_q0 => threshs1_m_threshold_6_q0,
        threshs1_m_threshold_5_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_5_address0,
        threshs1_m_threshold_5_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_5_ce0,
        threshs1_m_threshold_5_q0 => threshs1_m_threshold_5_q0,
        threshs1_m_threshold_4_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_4_address0,
        threshs1_m_threshold_4_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_4_ce0,
        threshs1_m_threshold_4_q0 => threshs1_m_threshold_4_q0,
        threshs1_m_threshold_3_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_3_address0,
        threshs1_m_threshold_3_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_3_ce0,
        threshs1_m_threshold_3_q0 => threshs1_m_threshold_3_q0,
        threshs1_m_threshold_2_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_2_address0,
        threshs1_m_threshold_2_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_2_ce0,
        threshs1_m_threshold_2_q0 => threshs1_m_threshold_2_q0,
        threshs1_m_threshold_1_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_1_address0,
        threshs1_m_threshold_1_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_1_ce0,
        threshs1_m_threshold_1_q0 => threshs1_m_threshold_1_q0,
        threshs1_m_threshold_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_address0,
        threshs1_m_threshold_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_ce0,
        threshs1_m_threshold_q0 => threshs1_m_threshold_q0,
        threshs1_m_threshold_27_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_27_address0,
        threshs1_m_threshold_27_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_27_ce0,
        threshs1_m_threshold_27_q0 => threshs1_m_threshold_27_q0,
        threshs1_m_threshold_26_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_26_address0,
        threshs1_m_threshold_26_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_26_ce0,
        threshs1_m_threshold_26_q0 => threshs1_m_threshold_26_q0,
        threshs1_m_threshold_25_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_25_address0,
        threshs1_m_threshold_25_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_25_ce0,
        threshs1_m_threshold_25_q0 => threshs1_m_threshold_25_q0,
        threshs1_m_threshold_24_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_24_address0,
        threshs1_m_threshold_24_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_24_ce0,
        threshs1_m_threshold_24_q0 => threshs1_m_threshold_24_q0,
        threshs1_m_threshold_23_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_23_address0,
        threshs1_m_threshold_23_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_23_ce0,
        threshs1_m_threshold_23_q0 => threshs1_m_threshold_23_q0,
        threshs1_m_threshold_22_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_22_address0,
        threshs1_m_threshold_22_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_22_ce0,
        threshs1_m_threshold_22_q0 => threshs1_m_threshold_22_q0,
        threshs1_m_threshold_21_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_21_address0,
        threshs1_m_threshold_21_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_21_ce0,
        threshs1_m_threshold_21_q0 => threshs1_m_threshold_21_q0,
        threshs1_m_threshold_20_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_20_address0,
        threshs1_m_threshold_20_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_20_ce0,
        threshs1_m_threshold_20_q0 => threshs1_m_threshold_20_q0,
        threshs1_m_threshold_19_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_19_address0,
        threshs1_m_threshold_19_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_19_ce0,
        threshs1_m_threshold_19_q0 => threshs1_m_threshold_19_q0,
        threshs1_m_threshold_18_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_18_address0,
        threshs1_m_threshold_18_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_18_ce0,
        threshs1_m_threshold_18_q0 => threshs1_m_threshold_18_q0,
        threshs1_m_threshold_17_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_17_address0,
        threshs1_m_threshold_17_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_17_ce0,
        threshs1_m_threshold_17_q0 => threshs1_m_threshold_17_q0,
        threshs1_m_threshold_16_address0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_16_address0,
        threshs1_m_threshold_16_ce0 => Matrix_Vector_Activa_U0_threshs1_m_threshold_16_ce0,
        threshs1_m_threshold_16_q0 => threshs1_m_threshold_16_q0);

    StreamingDataWidthCo_8_U0 : component StreamingDataWidthCo_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_8_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_6_U0_full_n,
        ap_done => StreamingDataWidthCo_8_U0_ap_done,
        ap_continue => StreamingDataWidthCo_8_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_8_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_8_U0_ap_ready,
        start_out => StreamingDataWidthCo_8_U0_start_out,
        start_write => StreamingDataWidthCo_8_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_1_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_1_empty_n,
        in_V_V_read => StreamingDataWidthCo_8_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_8_U0_out_V_V_din,
        out_V_V_full_n => inter2_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_8_U0_out_V_V_write,
        numReps_dout => numReps_c195_dout,
        numReps_empty_n => numReps_c195_empty_n,
        numReps_read => StreamingDataWidthCo_8_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_8_U0_numReps_out_din,
        numReps_out_full_n => numReps_c196_full_n,
        numReps_out_write => StreamingDataWidthCo_8_U0_numReps_out_write);

    StreamingDataWidthCo_6_U0 : component StreamingDataWidthCo_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_6_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_1_pro_U0_full_n,
        ap_done => StreamingDataWidthCo_6_U0_ap_done,
        ap_continue => StreamingDataWidthCo_6_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_6_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_6_U0_ap_ready,
        start_out => StreamingDataWidthCo_6_U0_start_out,
        start_write => StreamingDataWidthCo_6_U0_start_write,
        in_V_V_dout => inter2_V_V_dout,
        in_V_V_empty_n => inter2_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_6_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_6_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_1_full_n,
        out_V_V_write => StreamingDataWidthCo_6_U0_out_V_V_write,
        numReps_dout => numReps_c196_dout,
        numReps_empty_n => numReps_c196_empty_n,
        numReps_read => StreamingDataWidthCo_6_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_6_U0_numReps_out_din,
        numReps_out_full_n => numReps_c197_full_n,
        numReps_out_write => StreamingDataWidthCo_6_U0_numReps_out_write);

    DoCompute_Loop_1_pro_U0 : component DoCompute_Loop_1_pro
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_1_pro_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_18_U0_full_n,
        ap_done => DoCompute_Loop_1_pro_U0_ap_done,
        ap_continue => DoCompute_Loop_1_pro_U0_ap_continue,
        ap_idle => DoCompute_Loop_1_pro_U0_ap_idle,
        ap_ready => DoCompute_Loop_1_pro_U0_ap_ready,
        start_out => DoCompute_Loop_1_pro_U0_start_out,
        start_write => DoCompute_Loop_1_pro_U0_start_write,
        numReps_dout => numReps_c197_dout,
        numReps_empty_n => numReps_c197_empty_n,
        numReps_read => DoCompute_Loop_1_pro_U0_numReps_read,
        wa_in_m_target_V_V_1_dout => wa_in_m_target_V_V_1_dout,
        wa_in_m_target_V_V_1_empty_n => wa_in_m_target_V_V_1_empty_n,
        wa_in_m_target_V_V_1_read => DoCompute_Loop_1_pro_U0_wa_in_m_target_V_V_1_read,
        wa_out_m_buffer_V_V_din => DoCompute_Loop_1_pro_U0_wa_out_m_buffer_V_V_din,
        wa_out_m_buffer_V_V_full_n => wa_out_m_buffer_V_V_full_n,
        wa_out_m_buffer_V_V_write => DoCompute_Loop_1_pro_U0_wa_out_m_buffer_V_V_write,
        numReps_out_din => DoCompute_Loop_1_pro_U0_numReps_out_din,
        numReps_out_full_n => numReps_c198_full_n,
        numReps_out_write => DoCompute_Loop_1_pro_U0_numReps_out_write);

    StreamingDataWidthCo_18_U0 : component StreamingDataWidthCo_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_18_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_2_U0_full_n,
        ap_done => StreamingDataWidthCo_18_U0_ap_done,
        ap_continue => StreamingDataWidthCo_18_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_18_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_18_U0_ap_ready,
        start_out => StreamingDataWidthCo_18_U0_start_out,
        start_write => StreamingDataWidthCo_18_U0_start_write,
        in_V_V_dout => wa_out_m_buffer_V_V_dout,
        in_V_V_empty_n => wa_out_m_buffer_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_18_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_18_U0_out_V_V_din,
        out_V_V_full_n => inter3_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_18_U0_out_V_V_write,
        numReps_dout => numReps_c198_dout,
        numReps_empty_n => numReps_c198_empty_n,
        numReps_read => StreamingDataWidthCo_18_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_18_U0_numReps_out_din,
        numReps_out_full_n => numReps_c199_full_n,
        numReps_out_write => StreamingDataWidthCo_18_U0_numReps_out_write);

    StreamingDataWidthCo_2_U0 : component StreamingDataWidthCo_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_2_U0_ap_start,
        start_full_n => start_for_ConvolutionInputGene_1_U0_full_n,
        ap_done => StreamingDataWidthCo_2_U0_ap_done,
        ap_continue => StreamingDataWidthCo_2_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_2_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_2_U0_ap_ready,
        start_out => StreamingDataWidthCo_2_U0_start_out,
        start_write => StreamingDataWidthCo_2_U0_start_write,
        in_V_V_dout => inter3_V_V_dout,
        in_V_V_empty_n => inter3_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_2_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_2_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_2_full_n,
        out_V_V_write => StreamingDataWidthCo_2_U0_out_V_V_write,
        numReps_dout => numReps_c199_dout,
        numReps_empty_n => numReps_c199_empty_n,
        numReps_read => StreamingDataWidthCo_2_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_2_U0_numReps_out_din,
        numReps_out_full_n => numReps_c200_full_n,
        numReps_out_write => StreamingDataWidthCo_2_U0_numReps_out_write);

    ConvolutionInputGene_1_U0 : component ConvolutionInputGene_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGene_1_U0_ap_start,
        ap_done => ConvolutionInputGene_1_U0_ap_done,
        ap_continue => ConvolutionInputGene_1_U0_ap_continue,
        ap_idle => ConvolutionInputGene_1_U0_ap_idle,
        ap_ready => ConvolutionInputGene_1_U0_ap_ready,
        in_V_V_dout => wa_in_m_target_V_V_2_dout,
        in_V_V_empty_n => wa_in_m_target_V_V_2_empty_n,
        in_V_V_read => ConvolutionInputGene_1_U0_in_V_V_read,
        out_V_V_din => ConvolutionInputGene_1_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_2_full_n,
        out_V_V_write => ConvolutionInputGene_1_U0_out_V_V_write,
        numReps_dout => numReps_c200_dout,
        numReps_empty_n => numReps_c200_empty_n,
        numReps_read => ConvolutionInputGene_1_U0_numReps_read,
        numReps_out_din => ConvolutionInputGene_1_U0_numReps_out_din,
        numReps_out_full_n => numReps_c201_full_n,
        numReps_out_write => ConvolutionInputGene_1_U0_numReps_out_write);

    DoCompute_Block_Stre_1_U0 : component DoCompute_Block_Stre_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Block_Stre_1_U0_ap_start,
        ap_done => DoCompute_Block_Stre_1_U0_ap_done,
        ap_continue => DoCompute_Block_Stre_1_U0_ap_continue,
        ap_idle => DoCompute_Block_Stre_1_U0_ap_idle,
        ap_ready => DoCompute_Block_Stre_1_U0_ap_ready,
        numReps_dout => numReps_c186_dout,
        numReps_empty_n => numReps_c186_empty_n,
        numReps_read => DoCompute_Block_Stre_1_U0_numReps_read,
        tmp_70_out_out_din => DoCompute_Block_Stre_1_U0_tmp_70_out_out_din,
        tmp_70_out_out_full_n => tmp_70_loc_c_full_n,
        tmp_70_out_out_write => DoCompute_Block_Stre_1_U0_tmp_70_out_out_write);

    Matrix_Vector_Activa_1_U0 : component Matrix_Vector_Activa_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activa_1_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_16_U0_full_n,
        ap_done => Matrix_Vector_Activa_1_U0_ap_done,
        ap_continue => Matrix_Vector_Activa_1_U0_ap_continue,
        ap_idle => Matrix_Vector_Activa_1_U0_ap_idle,
        ap_ready => Matrix_Vector_Activa_1_U0_ap_ready,
        start_out => Matrix_Vector_Activa_1_U0_start_out,
        start_write => Matrix_Vector_Activa_1_U0_start_write,
        in_V_V_dout => convInp_V_V_2_dout,
        in_V_V_empty_n => convInp_V_V_2_empty_n,
        in_V_V_read => Matrix_Vector_Activa_1_U0_in_V_V_read,
        out_V_V_din => Matrix_Vector_Activa_1_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_2_full_n,
        out_V_V_write => Matrix_Vector_Activa_1_U0_out_V_V_write,
        tmp_70_loc_dout => tmp_70_loc_c_dout,
        tmp_70_loc_empty_n => tmp_70_loc_c_empty_n,
        tmp_70_loc_read => Matrix_Vector_Activa_1_U0_tmp_70_loc_read,
        weights2_m_weights_V_address0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_address0,
        weights2_m_weights_V_ce0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_ce0,
        weights2_m_weights_V_q0 => weights2_m_weights_V_q0,
        weights2_m_weights_V_1_address0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_1_address0,
        weights2_m_weights_V_1_ce0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_1_ce0,
        weights2_m_weights_V_1_q0 => weights2_m_weights_V_1_q0,
        weights2_m_weights_V_2_address0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_2_address0,
        weights2_m_weights_V_2_ce0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_2_ce0,
        weights2_m_weights_V_2_q0 => weights2_m_weights_V_2_q0,
        weights2_m_weights_V_3_address0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_3_address0,
        weights2_m_weights_V_3_ce0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_3_ce0,
        weights2_m_weights_V_3_q0 => weights2_m_weights_V_3_q0,
        weights2_m_weights_V_4_address0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_4_address0,
        weights2_m_weights_V_4_ce0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_4_ce0,
        weights2_m_weights_V_4_q0 => weights2_m_weights_V_4_q0,
        weights2_m_weights_V_5_address0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_5_address0,
        weights2_m_weights_V_5_ce0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_5_ce0,
        weights2_m_weights_V_5_q0 => weights2_m_weights_V_5_q0,
        weights2_m_weights_V_6_address0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_6_address0,
        weights2_m_weights_V_6_ce0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_6_ce0,
        weights2_m_weights_V_6_q0 => weights2_m_weights_V_6_q0,
        weights2_m_weights_V_7_address0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_7_address0,
        weights2_m_weights_V_7_ce0 => Matrix_Vector_Activa_1_U0_weights2_m_weights_V_7_ce0,
        weights2_m_weights_V_7_q0 => weights2_m_weights_V_7_q0,
        threshs2_m_threshold_15_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_15_address0,
        threshs2_m_threshold_15_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_15_ce0,
        threshs2_m_threshold_15_q0 => threshs2_m_threshold_15_q0,
        threshs2_m_threshold_14_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_14_address0,
        threshs2_m_threshold_14_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_14_ce0,
        threshs2_m_threshold_14_q0 => threshs2_m_threshold_14_q0,
        threshs2_m_threshold_13_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_13_address0,
        threshs2_m_threshold_13_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_13_ce0,
        threshs2_m_threshold_13_q0 => threshs2_m_threshold_13_q0,
        threshs2_m_threshold_12_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_12_address0,
        threshs2_m_threshold_12_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_12_ce0,
        threshs2_m_threshold_12_q0 => threshs2_m_threshold_12_q0,
        threshs2_m_threshold_11_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_11_address0,
        threshs2_m_threshold_11_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_11_ce0,
        threshs2_m_threshold_11_q0 => threshs2_m_threshold_11_q0,
        threshs2_m_threshold_10_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_10_address0,
        threshs2_m_threshold_10_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_10_ce0,
        threshs2_m_threshold_10_q0 => threshs2_m_threshold_10_q0,
        threshs2_m_threshold_9_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_9_address0,
        threshs2_m_threshold_9_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_9_ce0,
        threshs2_m_threshold_9_q0 => threshs2_m_threshold_9_q0,
        threshs2_m_threshold_8_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_8_address0,
        threshs2_m_threshold_8_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_8_ce0,
        threshs2_m_threshold_8_q0 => threshs2_m_threshold_8_q0,
        threshs2_m_threshold_7_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_7_address0,
        threshs2_m_threshold_7_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_7_ce0,
        threshs2_m_threshold_7_q0 => threshs2_m_threshold_7_q0,
        threshs2_m_threshold_6_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_6_address0,
        threshs2_m_threshold_6_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_6_ce0,
        threshs2_m_threshold_6_q0 => threshs2_m_threshold_6_q0,
        threshs2_m_threshold_5_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_5_address0,
        threshs2_m_threshold_5_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_5_ce0,
        threshs2_m_threshold_5_q0 => threshs2_m_threshold_5_q0,
        threshs2_m_threshold_4_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_4_address0,
        threshs2_m_threshold_4_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_4_ce0,
        threshs2_m_threshold_4_q0 => threshs2_m_threshold_4_q0,
        threshs2_m_threshold_3_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_3_address0,
        threshs2_m_threshold_3_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_3_ce0,
        threshs2_m_threshold_3_q0 => threshs2_m_threshold_3_q0,
        threshs2_m_threshold_2_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_2_address0,
        threshs2_m_threshold_2_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_2_ce0,
        threshs2_m_threshold_2_q0 => threshs2_m_threshold_2_q0,
        threshs2_m_threshold_1_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_1_address0,
        threshs2_m_threshold_1_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_1_ce0,
        threshs2_m_threshold_1_q0 => threshs2_m_threshold_1_q0,
        threshs2_m_threshold_address0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_address0,
        threshs2_m_threshold_ce0 => Matrix_Vector_Activa_1_U0_threshs2_m_threshold_ce0,
        threshs2_m_threshold_q0 => threshs2_m_threshold_q0);

    StreamingDataWidthCo_16_U0 : component StreamingDataWidthCo_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_16_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_19_U0_full_n,
        ap_done => StreamingDataWidthCo_16_U0_ap_done,
        ap_continue => StreamingDataWidthCo_16_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_16_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_16_U0_ap_ready,
        start_out => StreamingDataWidthCo_16_U0_start_out,
        start_write => StreamingDataWidthCo_16_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_2_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_2_empty_n,
        in_V_V_read => StreamingDataWidthCo_16_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_16_U0_out_V_V_din,
        out_V_V_full_n => inter4_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_16_U0_out_V_V_write,
        numReps_dout => numReps_c201_dout,
        numReps_empty_n => numReps_c201_empty_n,
        numReps_read => StreamingDataWidthCo_16_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_16_U0_numReps_out_din,
        numReps_out_full_n => numReps_c202_full_n,
        numReps_out_write => StreamingDataWidthCo_16_U0_numReps_out_write);

    StreamingDataWidthCo_19_U0 : component StreamingDataWidthCo_19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_19_U0_ap_start,
        start_full_n => start_for_ConvolutionInputGene_5_U0_full_n,
        ap_done => StreamingDataWidthCo_19_U0_ap_done,
        ap_continue => StreamingDataWidthCo_19_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_19_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_19_U0_ap_ready,
        start_out => StreamingDataWidthCo_19_U0_start_out,
        start_write => StreamingDataWidthCo_19_U0_start_write,
        in_V_V_dout => inter4_V_V_dout,
        in_V_V_empty_n => inter4_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_19_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_19_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_3_full_n,
        out_V_V_write => StreamingDataWidthCo_19_U0_out_V_V_write,
        numReps_dout => numReps_c202_dout,
        numReps_empty_n => numReps_c202_empty_n,
        numReps_read => StreamingDataWidthCo_19_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_19_U0_numReps_out_din,
        numReps_out_full_n => numReps_c203_full_n,
        numReps_out_write => StreamingDataWidthCo_19_U0_numReps_out_write);

    ConvolutionInputGene_5_U0 : component ConvolutionInputGene_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGene_5_U0_ap_start,
        ap_done => ConvolutionInputGene_5_U0_ap_done,
        ap_continue => ConvolutionInputGene_5_U0_ap_continue,
        ap_idle => ConvolutionInputGene_5_U0_ap_idle,
        ap_ready => ConvolutionInputGene_5_U0_ap_ready,
        in_V_V_dout => wa_in_m_target_V_V_3_dout,
        in_V_V_empty_n => wa_in_m_target_V_V_3_empty_n,
        in_V_V_read => ConvolutionInputGene_5_U0_in_V_V_read,
        out_V_V_din => ConvolutionInputGene_5_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_3_full_n,
        out_V_V_write => ConvolutionInputGene_5_U0_out_V_V_write,
        numReps_dout => numReps_c203_dout,
        numReps_empty_n => numReps_c203_empty_n,
        numReps_read => ConvolutionInputGene_5_U0_numReps_read,
        numReps_out_din => ConvolutionInputGene_5_U0_numReps_out_din,
        numReps_out_full_n => numReps_c204_full_n,
        numReps_out_write => ConvolutionInputGene_5_U0_numReps_out_write);

    DoCompute_Block_Stre_U0 : component DoCompute_Block_Stre
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Block_Stre_U0_ap_start,
        ap_done => DoCompute_Block_Stre_U0_ap_done,
        ap_continue => DoCompute_Block_Stre_U0_ap_continue,
        ap_idle => DoCompute_Block_Stre_U0_ap_idle,
        ap_ready => DoCompute_Block_Stre_U0_ap_ready,
        numReps_dout => numReps_c187_dout,
        numReps_empty_n => numReps_c187_empty_n,
        numReps_read => DoCompute_Block_Stre_U0_numReps_read,
        tmp_71_out_out_din => DoCompute_Block_Stre_U0_tmp_71_out_out_din,
        tmp_71_out_out_full_n => tmp_71_loc_c_full_n,
        tmp_71_out_out_write => DoCompute_Block_Stre_U0_tmp_71_out_out_write);

    Matrix_Vector_Activa_8_U0 : component Matrix_Vector_Activa_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activa_8_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_17_U0_full_n,
        ap_done => Matrix_Vector_Activa_8_U0_ap_done,
        ap_continue => Matrix_Vector_Activa_8_U0_ap_continue,
        ap_idle => Matrix_Vector_Activa_8_U0_ap_idle,
        ap_ready => Matrix_Vector_Activa_8_U0_ap_ready,
        start_out => Matrix_Vector_Activa_8_U0_start_out,
        start_write => Matrix_Vector_Activa_8_U0_start_write,
        in_V_V_dout => convInp_V_V_3_dout,
        in_V_V_empty_n => convInp_V_V_3_empty_n,
        in_V_V_read => Matrix_Vector_Activa_8_U0_in_V_V_read,
        out_V_V_din => Matrix_Vector_Activa_8_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_3_full_n,
        out_V_V_write => Matrix_Vector_Activa_8_U0_out_V_V_write,
        tmp_71_loc_dout => tmp_71_loc_c_dout,
        tmp_71_loc_empty_n => tmp_71_loc_c_empty_n,
        tmp_71_loc_read => Matrix_Vector_Activa_8_U0_tmp_71_loc_read,
        weights3_m_weights_V_address0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_address0,
        weights3_m_weights_V_ce0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_ce0,
        weights3_m_weights_V_q0 => weights3_m_weights_V_q0,
        weights3_m_weights_V_1_address0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_1_address0,
        weights3_m_weights_V_1_ce0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_1_ce0,
        weights3_m_weights_V_1_q0 => weights3_m_weights_V_1_q0,
        weights3_m_weights_V_2_address0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_2_address0,
        weights3_m_weights_V_2_ce0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_2_ce0,
        weights3_m_weights_V_2_q0 => weights3_m_weights_V_2_q0,
        weights3_m_weights_V_3_address0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_3_address0,
        weights3_m_weights_V_3_ce0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_3_ce0,
        weights3_m_weights_V_3_q0 => weights3_m_weights_V_3_q0,
        weights3_m_weights_V_4_address0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_4_address0,
        weights3_m_weights_V_4_ce0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_4_ce0,
        weights3_m_weights_V_4_q0 => weights3_m_weights_V_4_q0,
        weights3_m_weights_V_5_address0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_5_address0,
        weights3_m_weights_V_5_ce0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_5_ce0,
        weights3_m_weights_V_5_q0 => weights3_m_weights_V_5_q0,
        weights3_m_weights_V_6_address0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_6_address0,
        weights3_m_weights_V_6_ce0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_6_ce0,
        weights3_m_weights_V_6_q0 => weights3_m_weights_V_6_q0,
        weights3_m_weights_V_7_address0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_7_address0,
        weights3_m_weights_V_7_ce0 => Matrix_Vector_Activa_8_U0_weights3_m_weights_V_7_ce0,
        weights3_m_weights_V_7_q0 => weights3_m_weights_V_7_q0,
        threshs3_m_threshold_15_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_15_address0,
        threshs3_m_threshold_15_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_15_ce0,
        threshs3_m_threshold_15_q0 => threshs3_m_threshold_15_q0,
        threshs3_m_threshold_14_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_14_address0,
        threshs3_m_threshold_14_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_14_ce0,
        threshs3_m_threshold_14_q0 => threshs3_m_threshold_14_q0,
        threshs3_m_threshold_13_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_13_address0,
        threshs3_m_threshold_13_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_13_ce0,
        threshs3_m_threshold_13_q0 => threshs3_m_threshold_13_q0,
        threshs3_m_threshold_12_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_12_address0,
        threshs3_m_threshold_12_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_12_ce0,
        threshs3_m_threshold_12_q0 => threshs3_m_threshold_12_q0,
        threshs3_m_threshold_11_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_11_address0,
        threshs3_m_threshold_11_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_11_ce0,
        threshs3_m_threshold_11_q0 => threshs3_m_threshold_11_q0,
        threshs3_m_threshold_10_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_10_address0,
        threshs3_m_threshold_10_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_10_ce0,
        threshs3_m_threshold_10_q0 => threshs3_m_threshold_10_q0,
        threshs3_m_threshold_9_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_9_address0,
        threshs3_m_threshold_9_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_9_ce0,
        threshs3_m_threshold_9_q0 => threshs3_m_threshold_9_q0,
        threshs3_m_threshold_8_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_8_address0,
        threshs3_m_threshold_8_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_8_ce0,
        threshs3_m_threshold_8_q0 => threshs3_m_threshold_8_q0,
        threshs3_m_threshold_7_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_7_address0,
        threshs3_m_threshold_7_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_7_ce0,
        threshs3_m_threshold_7_q0 => threshs3_m_threshold_7_q0,
        threshs3_m_threshold_6_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_6_address0,
        threshs3_m_threshold_6_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_6_ce0,
        threshs3_m_threshold_6_q0 => threshs3_m_threshold_6_q0,
        threshs3_m_threshold_5_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_5_address0,
        threshs3_m_threshold_5_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_5_ce0,
        threshs3_m_threshold_5_q0 => threshs3_m_threshold_5_q0,
        threshs3_m_threshold_4_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_4_address0,
        threshs3_m_threshold_4_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_4_ce0,
        threshs3_m_threshold_4_q0 => threshs3_m_threshold_4_q0,
        threshs3_m_threshold_3_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_3_address0,
        threshs3_m_threshold_3_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_3_ce0,
        threshs3_m_threshold_3_q0 => threshs3_m_threshold_3_q0,
        threshs3_m_threshold_2_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_2_address0,
        threshs3_m_threshold_2_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_2_ce0,
        threshs3_m_threshold_2_q0 => threshs3_m_threshold_2_q0,
        threshs3_m_threshold_1_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_1_address0,
        threshs3_m_threshold_1_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_1_ce0,
        threshs3_m_threshold_1_q0 => threshs3_m_threshold_1_q0,
        threshs3_m_threshold_address0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_address0,
        threshs3_m_threshold_ce0 => Matrix_Vector_Activa_8_U0_threshs3_m_threshold_ce0,
        threshs3_m_threshold_q0 => threshs3_m_threshold_q0);

    StreamingDataWidthCo_17_U0 : component StreamingDataWidthCo_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_17_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_20_U0_full_n,
        ap_done => StreamingDataWidthCo_17_U0_ap_done,
        ap_continue => StreamingDataWidthCo_17_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_17_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_17_U0_ap_ready,
        start_out => StreamingDataWidthCo_17_U0_start_out,
        start_write => StreamingDataWidthCo_17_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_3_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_3_empty_n,
        in_V_V_read => StreamingDataWidthCo_17_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_17_U0_out_V_V_din,
        out_V_V_full_n => inter5_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_17_U0_out_V_V_write,
        numReps_dout => numReps_c204_dout,
        numReps_empty_n => numReps_c204_empty_n,
        numReps_read => StreamingDataWidthCo_17_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_17_U0_numReps_out_din,
        numReps_out_full_n => numReps_c205_full_n,
        numReps_out_write => StreamingDataWidthCo_17_U0_numReps_out_write);

    StreamingDataWidthCo_20_U0 : component StreamingDataWidthCo_20
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_20_U0_ap_start,
        start_full_n => start_for_DoCompute_Loop_2_pro_U0_full_n,
        ap_done => StreamingDataWidthCo_20_U0_ap_done,
        ap_continue => StreamingDataWidthCo_20_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_20_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_20_U0_ap_ready,
        start_out => StreamingDataWidthCo_20_U0_start_out,
        start_write => StreamingDataWidthCo_20_U0_start_write,
        in_V_V_dout => inter5_V_V_dout,
        in_V_V_empty_n => inter5_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_20_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_20_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_4_full_n,
        out_V_V_write => StreamingDataWidthCo_20_U0_out_V_V_write,
        numReps_dout => numReps_c205_dout,
        numReps_empty_n => numReps_c205_empty_n,
        numReps_read => StreamingDataWidthCo_20_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_20_U0_numReps_out_din,
        numReps_out_full_n => numReps_c206_full_n,
        numReps_out_write => StreamingDataWidthCo_20_U0_numReps_out_write);

    DoCompute_Loop_2_pro_U0 : component DoCompute_Loop_2_pro
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Loop_2_pro_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_13_U0_full_n,
        ap_done => DoCompute_Loop_2_pro_U0_ap_done,
        ap_continue => DoCompute_Loop_2_pro_U0_ap_continue,
        ap_idle => DoCompute_Loop_2_pro_U0_ap_idle,
        ap_ready => DoCompute_Loop_2_pro_U0_ap_ready,
        start_out => DoCompute_Loop_2_pro_U0_start_out,
        start_write => DoCompute_Loop_2_pro_U0_start_write,
        numReps_dout => numReps_c206_dout,
        numReps_empty_n => numReps_c206_empty_n,
        numReps_read => DoCompute_Loop_2_pro_U0_numReps_read,
        wa_in_m_target_V_V_4_dout => wa_in_m_target_V_V_4_dout,
        wa_in_m_target_V_V_4_empty_n => wa_in_m_target_V_V_4_empty_n,
        wa_in_m_target_V_V_4_read => DoCompute_Loop_2_pro_U0_wa_in_m_target_V_V_4_read,
        wa_out_m_buffer_V_V_1_din => DoCompute_Loop_2_pro_U0_wa_out_m_buffer_V_V_1_din,
        wa_out_m_buffer_V_V_1_full_n => wa_out_m_buffer_V_V_1_full_n,
        wa_out_m_buffer_V_V_1_write => DoCompute_Loop_2_pro_U0_wa_out_m_buffer_V_V_1_write,
        numReps_out_din => DoCompute_Loop_2_pro_U0_numReps_out_din,
        numReps_out_full_n => numReps_c207_full_n,
        numReps_out_write => DoCompute_Loop_2_pro_U0_numReps_out_write);

    StreamingDataWidthCo_13_U0 : component StreamingDataWidthCo_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_13_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_21_U0_full_n,
        ap_done => StreamingDataWidthCo_13_U0_ap_done,
        ap_continue => StreamingDataWidthCo_13_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_13_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_13_U0_ap_ready,
        start_out => StreamingDataWidthCo_13_U0_start_out,
        start_write => StreamingDataWidthCo_13_U0_start_write,
        in_V_V_dout => wa_out_m_buffer_V_V_1_dout,
        in_V_V_empty_n => wa_out_m_buffer_V_V_1_empty_n,
        in_V_V_read => StreamingDataWidthCo_13_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_13_U0_out_V_V_din,
        out_V_V_full_n => inter6_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_13_U0_out_V_V_write,
        numReps_dout => numReps_c207_dout,
        numReps_empty_n => numReps_c207_empty_n,
        numReps_read => StreamingDataWidthCo_13_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_13_U0_numReps_out_din,
        numReps_out_full_n => numReps_c208_full_n,
        numReps_out_write => StreamingDataWidthCo_13_U0_numReps_out_write);

    StreamingDataWidthCo_21_U0 : component StreamingDataWidthCo_21
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_21_U0_ap_start,
        start_full_n => start_for_ConvolutionInputGene_4_U0_full_n,
        ap_done => StreamingDataWidthCo_21_U0_ap_done,
        ap_continue => StreamingDataWidthCo_21_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_21_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_21_U0_ap_ready,
        start_out => StreamingDataWidthCo_21_U0_start_out,
        start_write => StreamingDataWidthCo_21_U0_start_write,
        in_V_V_dout => inter6_V_V_dout,
        in_V_V_empty_n => inter6_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_21_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_21_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_5_full_n,
        out_V_V_write => StreamingDataWidthCo_21_U0_out_V_V_write,
        numReps_dout => numReps_c208_dout,
        numReps_empty_n => numReps_c208_empty_n,
        numReps_read => StreamingDataWidthCo_21_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_21_U0_numReps_out_din,
        numReps_out_full_n => numReps_c209_full_n,
        numReps_out_write => StreamingDataWidthCo_21_U0_numReps_out_write);

    ConvolutionInputGene_4_U0 : component ConvolutionInputGene_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGene_4_U0_ap_start,
        ap_done => ConvolutionInputGene_4_U0_ap_done,
        ap_continue => ConvolutionInputGene_4_U0_ap_continue,
        ap_idle => ConvolutionInputGene_4_U0_ap_idle,
        ap_ready => ConvolutionInputGene_4_U0_ap_ready,
        in_V_V_dout => wa_in_m_target_V_V_5_dout,
        in_V_V_empty_n => wa_in_m_target_V_V_5_empty_n,
        in_V_V_read => ConvolutionInputGene_4_U0_in_V_V_read,
        out_V_V_din => ConvolutionInputGene_4_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_4_full_n,
        out_V_V_write => ConvolutionInputGene_4_U0_out_V_V_write,
        numReps_dout => numReps_c209_dout,
        numReps_empty_n => numReps_c209_empty_n,
        numReps_read => ConvolutionInputGene_4_U0_numReps_read,
        numReps_out_din => ConvolutionInputGene_4_U0_numReps_out_din,
        numReps_out_full_n => numReps_c210_full_n,
        numReps_out_write => ConvolutionInputGene_4_U0_numReps_out_write);

    DoCompute_Block_Stre_2_U0 : component DoCompute_Block_Stre_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => DoCompute_Block_Stre_2_U0_ap_start,
        ap_done => DoCompute_Block_Stre_2_U0_ap_done,
        ap_continue => DoCompute_Block_Stre_2_U0_ap_continue,
        ap_idle => DoCompute_Block_Stre_2_U0_ap_idle,
        ap_ready => DoCompute_Block_Stre_2_U0_ap_ready,
        numReps_dout => numReps_c188_dout,
        numReps_empty_n => numReps_c188_empty_n,
        numReps_read => DoCompute_Block_Stre_2_U0_numReps_read,
        tmp_72_out_out_din => DoCompute_Block_Stre_2_U0_tmp_72_out_out_din,
        tmp_72_out_out_full_n => tmp_72_loc_c_full_n,
        tmp_72_out_out_write => DoCompute_Block_Stre_2_U0_tmp_72_out_out_write);

    Matrix_Vector_Activa_7_U0 : component Matrix_Vector_Activa_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activa_7_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_U0_full_n,
        ap_done => Matrix_Vector_Activa_7_U0_ap_done,
        ap_continue => Matrix_Vector_Activa_7_U0_ap_continue,
        ap_idle => Matrix_Vector_Activa_7_U0_ap_idle,
        ap_ready => Matrix_Vector_Activa_7_U0_ap_ready,
        start_out => Matrix_Vector_Activa_7_U0_start_out,
        start_write => Matrix_Vector_Activa_7_U0_start_write,
        in_V_V_dout => convInp_V_V_4_dout,
        in_V_V_empty_n => convInp_V_V_4_empty_n,
        in_V_V_read => Matrix_Vector_Activa_7_U0_in_V_V_read,
        out_V_V_din => Matrix_Vector_Activa_7_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_4_full_n,
        out_V_V_write => Matrix_Vector_Activa_7_U0_out_V_V_write,
        tmp_72_loc_dout => tmp_72_loc_c_dout,
        tmp_72_loc_empty_n => tmp_72_loc_c_empty_n,
        tmp_72_loc_read => Matrix_Vector_Activa_7_U0_tmp_72_loc_read,
        weights4_m_weights_V_address0 => Matrix_Vector_Activa_7_U0_weights4_m_weights_V_address0,
        weights4_m_weights_V_ce0 => Matrix_Vector_Activa_7_U0_weights4_m_weights_V_ce0,
        weights4_m_weights_V_q0 => weights4_m_weights_V_q0,
        weights4_m_weights_V_1_address0 => Matrix_Vector_Activa_7_U0_weights4_m_weights_V_1_address0,
        weights4_m_weights_V_1_ce0 => Matrix_Vector_Activa_7_U0_weights4_m_weights_V_1_ce0,
        weights4_m_weights_V_1_q0 => weights4_m_weights_V_1_q0,
        weights4_m_weights_V_2_address0 => Matrix_Vector_Activa_7_U0_weights4_m_weights_V_2_address0,
        weights4_m_weights_V_2_ce0 => Matrix_Vector_Activa_7_U0_weights4_m_weights_V_2_ce0,
        weights4_m_weights_V_2_q0 => weights4_m_weights_V_2_q0,
        weights4_m_weights_V_3_address0 => Matrix_Vector_Activa_7_U0_weights4_m_weights_V_3_address0,
        weights4_m_weights_V_3_ce0 => Matrix_Vector_Activa_7_U0_weights4_m_weights_V_3_ce0,
        weights4_m_weights_V_3_q0 => weights4_m_weights_V_3_q0,
        threshs4_m_threshold_7_address0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_7_address0,
        threshs4_m_threshold_7_ce0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_7_ce0,
        threshs4_m_threshold_7_q0 => threshs4_m_threshold_7_q0,
        threshs4_m_threshold_6_address0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_6_address0,
        threshs4_m_threshold_6_ce0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_6_ce0,
        threshs4_m_threshold_6_q0 => threshs4_m_threshold_6_q0,
        threshs4_m_threshold_5_address0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_5_address0,
        threshs4_m_threshold_5_ce0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_5_ce0,
        threshs4_m_threshold_5_q0 => threshs4_m_threshold_5_q0,
        threshs4_m_threshold_4_address0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_4_address0,
        threshs4_m_threshold_4_ce0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_4_ce0,
        threshs4_m_threshold_4_q0 => threshs4_m_threshold_4_q0,
        threshs4_m_threshold_3_address0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_3_address0,
        threshs4_m_threshold_3_ce0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_3_ce0,
        threshs4_m_threshold_3_q0 => threshs4_m_threshold_3_q0,
        threshs4_m_threshold_2_address0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_2_address0,
        threshs4_m_threshold_2_ce0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_2_ce0,
        threshs4_m_threshold_2_q0 => threshs4_m_threshold_2_q0,
        threshs4_m_threshold_1_address0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_1_address0,
        threshs4_m_threshold_1_ce0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_1_ce0,
        threshs4_m_threshold_1_q0 => threshs4_m_threshold_1_q0,
        threshs4_m_threshold_address0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_address0,
        threshs4_m_threshold_ce0 => Matrix_Vector_Activa_7_U0_threshs4_m_threshold_ce0,
        threshs4_m_threshold_q0 => threshs4_m_threshold_q0);

    StreamingDataWidthCo_U0 : component StreamingDataWidthCo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_12_U0_full_n,
        ap_done => StreamingDataWidthCo_U0_ap_done,
        ap_continue => StreamingDataWidthCo_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_U0_ap_ready,
        start_out => StreamingDataWidthCo_U0_start_out,
        start_write => StreamingDataWidthCo_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_4_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_4_empty_n,
        in_V_V_read => StreamingDataWidthCo_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_U0_out_V_V_din,
        out_V_V_full_n => inter7_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_U0_out_V_V_write,
        numReps_dout => numReps_c210_dout,
        numReps_empty_n => numReps_c210_empty_n,
        numReps_read => StreamingDataWidthCo_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_U0_numReps_out_din,
        numReps_out_full_n => numReps_c211_full_n,
        numReps_out_write => StreamingDataWidthCo_U0_numReps_out_write);

    StreamingDataWidthCo_12_U0 : component StreamingDataWidthCo_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_12_U0_ap_start,
        start_full_n => start_for_ConvolutionInputGene_3_U0_full_n,
        ap_done => StreamingDataWidthCo_12_U0_ap_done,
        ap_continue => StreamingDataWidthCo_12_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_12_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_12_U0_ap_ready,
        start_out => StreamingDataWidthCo_12_U0_start_out,
        start_write => StreamingDataWidthCo_12_U0_start_write,
        in_V_V_dout => inter7_V_V_dout,
        in_V_V_empty_n => inter7_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_12_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_12_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_6_full_n,
        out_V_V_write => StreamingDataWidthCo_12_U0_out_V_V_write,
        numReps_dout => numReps_c211_dout,
        numReps_empty_n => numReps_c211_empty_n,
        numReps_read => StreamingDataWidthCo_12_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_12_U0_numReps_out_din,
        numReps_out_full_n => numReps_c212_full_n,
        numReps_out_write => StreamingDataWidthCo_12_U0_numReps_out_write);

    ConvolutionInputGene_3_U0 : component ConvolutionInputGene_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGene_3_U0_ap_start,
        ap_done => ConvolutionInputGene_3_U0_ap_done,
        ap_continue => ConvolutionInputGene_3_U0_ap_continue,
        ap_idle => ConvolutionInputGene_3_U0_ap_idle,
        ap_ready => ConvolutionInputGene_3_U0_ap_ready,
        in_V_V_dout => wa_in_m_target_V_V_6_dout,
        in_V_V_empty_n => wa_in_m_target_V_V_6_empty_n,
        in_V_V_read => ConvolutionInputGene_3_U0_in_V_V_read,
        out_V_V_din => ConvolutionInputGene_3_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_5_full_n,
        out_V_V_write => ConvolutionInputGene_3_U0_out_V_V_write,
        numReps_dout => numReps_c212_dout,
        numReps_empty_n => numReps_c212_empty_n,
        numReps_read => ConvolutionInputGene_3_U0_numReps_read,
        numReps_out_din => ConvolutionInputGene_3_U0_numReps_out_din,
        numReps_out_full_n => numReps_c213_full_n,
        numReps_out_write => ConvolutionInputGene_3_U0_numReps_out_write);

    Matrix_Vector_Activa_6_U0 : component Matrix_Vector_Activa_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activa_6_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_10_U0_full_n,
        ap_done => Matrix_Vector_Activa_6_U0_ap_done,
        ap_continue => Matrix_Vector_Activa_6_U0_ap_continue,
        ap_idle => Matrix_Vector_Activa_6_U0_ap_idle,
        ap_ready => Matrix_Vector_Activa_6_U0_ap_ready,
        start_out => Matrix_Vector_Activa_6_U0_start_out,
        start_write => Matrix_Vector_Activa_6_U0_start_write,
        in_V_V_dout => convInp_V_V_5_dout,
        in_V_V_empty_n => convInp_V_V_5_empty_n,
        in_V_V_read => Matrix_Vector_Activa_6_U0_in_V_V_read,
        out_V_V_din => Matrix_Vector_Activa_6_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_5_full_n,
        out_V_V_write => Matrix_Vector_Activa_6_U0_out_V_V_write,
        reps_dout => numReps_c213_dout,
        reps_empty_n => numReps_c213_empty_n,
        reps_read => Matrix_Vector_Activa_6_U0_reps_read,
        reps_out_din => Matrix_Vector_Activa_6_U0_reps_out_din,
        reps_out_full_n => numReps_c214_full_n,
        reps_out_write => Matrix_Vector_Activa_6_U0_reps_out_write,
        weights5_m_weights_V_address0 => Matrix_Vector_Activa_6_U0_weights5_m_weights_V_address0,
        weights5_m_weights_V_ce0 => Matrix_Vector_Activa_6_U0_weights5_m_weights_V_ce0,
        weights5_m_weights_V_q0 => weights5_m_weights_V_q0,
        threshs5_m_threshold_1_address0 => Matrix_Vector_Activa_6_U0_threshs5_m_threshold_1_address0,
        threshs5_m_threshold_1_ce0 => Matrix_Vector_Activa_6_U0_threshs5_m_threshold_1_ce0,
        threshs5_m_threshold_1_q0 => threshs5_m_threshold_1_q0,
        threshs5_m_threshold_address0 => Matrix_Vector_Activa_6_U0_threshs5_m_threshold_address0,
        threshs5_m_threshold_ce0 => Matrix_Vector_Activa_6_U0_threshs5_m_threshold_ce0,
        threshs5_m_threshold_q0 => threshs5_m_threshold_q0);

    StreamingDataWidthCo_10_U0 : component StreamingDataWidthCo_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_10_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_11_U0_full_n,
        ap_done => StreamingDataWidthCo_10_U0_ap_done,
        ap_continue => StreamingDataWidthCo_10_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_10_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_10_U0_ap_ready,
        start_out => StreamingDataWidthCo_10_U0_start_out,
        start_write => StreamingDataWidthCo_10_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_5_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_5_empty_n,
        in_V_V_read => StreamingDataWidthCo_10_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_10_U0_out_V_V_din,
        out_V_V_full_n => inter8_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_10_U0_out_V_V_write,
        numReps_dout => numReps_c214_dout,
        numReps_empty_n => numReps_c214_empty_n,
        numReps_read => StreamingDataWidthCo_10_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_10_U0_numReps_out_din,
        numReps_out_full_n => numReps_c215_full_n,
        numReps_out_write => StreamingDataWidthCo_10_U0_numReps_out_write);

    StreamingDataWidthCo_11_U0 : component StreamingDataWidthCo_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_11_U0_ap_start,
        ap_done => StreamingDataWidthCo_11_U0_ap_done,
        ap_continue => StreamingDataWidthCo_11_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_11_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_11_U0_ap_ready,
        in_V_V_dout => inter8_V_V_dout,
        in_V_V_empty_n => inter8_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_11_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_11_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_7_full_n,
        out_V_V_write => StreamingDataWidthCo_11_U0_out_V_V_write,
        numReps_dout => numReps_c215_dout,
        numReps_empty_n => numReps_c215_empty_n,
        numReps_read => StreamingDataWidthCo_11_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_11_U0_numReps_out_din,
        numReps_out_full_n => numReps_c216_full_n,
        numReps_out_write => StreamingDataWidthCo_11_U0_numReps_out_write);

    Matrix_Vector_Activa_5_U0 : component Matrix_Vector_Activa_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activa_5_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_9_U0_full_n,
        ap_done => Matrix_Vector_Activa_5_U0_ap_done,
        ap_continue => Matrix_Vector_Activa_5_U0_ap_continue,
        ap_idle => Matrix_Vector_Activa_5_U0_ap_idle,
        ap_ready => Matrix_Vector_Activa_5_U0_ap_ready,
        start_out => Matrix_Vector_Activa_5_U0_start_out,
        start_write => Matrix_Vector_Activa_5_U0_start_write,
        in_V_V_dout => wa_in_m_target_V_V_7_dout,
        in_V_V_empty_n => wa_in_m_target_V_V_7_empty_n,
        in_V_V_read => Matrix_Vector_Activa_5_U0_in_V_V_read,
        out_V_V_din => Matrix_Vector_Activa_5_U0_out_V_V_din,
        out_V_V_full_n => wa_out_m_buffer_V_V_2_full_n,
        out_V_V_write => Matrix_Vector_Activa_5_U0_out_V_V_write,
        reps_dout => numReps_c216_dout,
        reps_empty_n => numReps_c216_empty_n,
        reps_read => Matrix_Vector_Activa_5_U0_reps_read,
        reps_out_din => Matrix_Vector_Activa_5_U0_reps_out_din,
        reps_out_full_n => numReps_c217_full_n,
        reps_out_write => Matrix_Vector_Activa_5_U0_reps_out_write,
        weights6_m_weights_V_address0 => Matrix_Vector_Activa_5_U0_weights6_m_weights_V_address0,
        weights6_m_weights_V_ce0 => Matrix_Vector_Activa_5_U0_weights6_m_weights_V_ce0,
        weights6_m_weights_V_q0 => weights6_m_weights_V_q0,
        threshs6_m_threshold_1_address0 => Matrix_Vector_Activa_5_U0_threshs6_m_threshold_1_address0,
        threshs6_m_threshold_1_ce0 => Matrix_Vector_Activa_5_U0_threshs6_m_threshold_1_ce0,
        threshs6_m_threshold_1_q0 => threshs6_m_threshold_1_q0,
        threshs6_m_threshold_address0 => Matrix_Vector_Activa_5_U0_threshs6_m_threshold_address0,
        threshs6_m_threshold_ce0 => Matrix_Vector_Activa_5_U0_threshs6_m_threshold_ce0,
        threshs6_m_threshold_q0 => threshs6_m_threshold_q0);

    StreamingDataWidthCo_9_U0 : component StreamingDataWidthCo_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_9_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_1_U0_full_n,
        ap_done => StreamingDataWidthCo_9_U0_ap_done,
        ap_continue => StreamingDataWidthCo_9_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_9_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_9_U0_ap_ready,
        start_out => StreamingDataWidthCo_9_U0_start_out,
        start_write => StreamingDataWidthCo_9_U0_start_write,
        in_V_V_dout => wa_out_m_buffer_V_V_2_dout,
        in_V_V_empty_n => wa_out_m_buffer_V_V_2_empty_n,
        in_V_V_read => StreamingDataWidthCo_9_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_9_U0_out_V_V_din,
        out_V_V_full_n => inter9_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_9_U0_out_V_V_write,
        numReps_dout => numReps_c217_dout,
        numReps_empty_n => numReps_c217_empty_n,
        numReps_read => StreamingDataWidthCo_9_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_9_U0_numReps_out_din,
        numReps_out_full_n => numReps_c218_full_n,
        numReps_out_write => StreamingDataWidthCo_9_U0_numReps_out_write);

    StreamingDataWidthCo_1_U0 : component StreamingDataWidthCo_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_1_U0_ap_start,
        ap_done => StreamingDataWidthCo_1_U0_ap_done,
        ap_continue => StreamingDataWidthCo_1_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_1_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_1_U0_ap_ready,
        in_V_V_dout => inter9_V_V_dout,
        in_V_V_empty_n => inter9_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_1_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_1_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_8_full_n,
        out_V_V_write => StreamingDataWidthCo_1_U0_out_V_V_write,
        numReps_dout => numReps_c218_dout,
        numReps_empty_n => numReps_c218_empty_n,
        numReps_read => StreamingDataWidthCo_1_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_1_U0_numReps_out_din,
        numReps_out_full_n => numReps_c219_full_n,
        numReps_out_write => StreamingDataWidthCo_1_U0_numReps_out_write);

    Matrix_Vector_Activa_3_U0 : component Matrix_Vector_Activa_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activa_3_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_7_U0_full_n,
        ap_done => Matrix_Vector_Activa_3_U0_ap_done,
        ap_continue => Matrix_Vector_Activa_3_U0_ap_continue,
        ap_idle => Matrix_Vector_Activa_3_U0_ap_idle,
        ap_ready => Matrix_Vector_Activa_3_U0_ap_ready,
        start_out => Matrix_Vector_Activa_3_U0_start_out,
        start_write => Matrix_Vector_Activa_3_U0_start_write,
        in_V_V_dout => wa_in_m_target_V_V_8_dout,
        in_V_V_empty_n => wa_in_m_target_V_V_8_empty_n,
        in_V_V_read => Matrix_Vector_Activa_3_U0_in_V_V_read,
        out_V_V_din => Matrix_Vector_Activa_3_U0_out_V_V_din,
        out_V_V_full_n => wa_out_m_buffer_V_V_3_full_n,
        out_V_V_write => Matrix_Vector_Activa_3_U0_out_V_V_write,
        reps_dout => numReps_c219_dout,
        reps_empty_n => numReps_c219_empty_n,
        reps_read => Matrix_Vector_Activa_3_U0_reps_read,
        reps_out_din => Matrix_Vector_Activa_3_U0_reps_out_din,
        reps_out_full_n => numReps_c220_full_n,
        reps_out_write => Matrix_Vector_Activa_3_U0_reps_out_write,
        weights7_m_weights_V_address0 => Matrix_Vector_Activa_3_U0_weights7_m_weights_V_address0,
        weights7_m_weights_V_ce0 => Matrix_Vector_Activa_3_U0_weights7_m_weights_V_ce0,
        weights7_m_weights_V_q0 => weights7_m_weights_V_q0,
        weights7_m_weights_V_1_address0 => Matrix_Vector_Activa_3_U0_weights7_m_weights_V_1_address0,
        weights7_m_weights_V_1_ce0 => Matrix_Vector_Activa_3_U0_weights7_m_weights_V_1_ce0,
        weights7_m_weights_V_1_q0 => weights7_m_weights_V_1_q0,
        threshs7_m_threshold_3_address0 => Matrix_Vector_Activa_3_U0_threshs7_m_threshold_3_address0,
        threshs7_m_threshold_3_ce0 => Matrix_Vector_Activa_3_U0_threshs7_m_threshold_3_ce0,
        threshs7_m_threshold_3_q0 => threshs7_m_threshold_3_q0,
        threshs7_m_threshold_2_address0 => Matrix_Vector_Activa_3_U0_threshs7_m_threshold_2_address0,
        threshs7_m_threshold_2_ce0 => Matrix_Vector_Activa_3_U0_threshs7_m_threshold_2_ce0,
        threshs7_m_threshold_2_q0 => threshs7_m_threshold_2_q0,
        threshs7_m_threshold_1_address0 => Matrix_Vector_Activa_3_U0_threshs7_m_threshold_1_address0,
        threshs7_m_threshold_1_ce0 => Matrix_Vector_Activa_3_U0_threshs7_m_threshold_1_ce0,
        threshs7_m_threshold_1_q0 => threshs7_m_threshold_1_q0,
        threshs7_m_threshold_address0 => Matrix_Vector_Activa_3_U0_threshs7_m_threshold_address0,
        threshs7_m_threshold_ce0 => Matrix_Vector_Activa_3_U0_threshs7_m_threshold_ce0,
        threshs7_m_threshold_q0 => threshs7_m_threshold_q0);

    StreamingDataWidthCo_7_U0 : component StreamingDataWidthCo_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_7_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_4_U0_full_n,
        ap_done => StreamingDataWidthCo_7_U0_ap_done,
        ap_continue => StreamingDataWidthCo_7_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_7_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_7_U0_ap_ready,
        start_out => StreamingDataWidthCo_7_U0_start_out,
        start_write => StreamingDataWidthCo_7_U0_start_write,
        in_V_V_dout => wa_out_m_buffer_V_V_3_dout,
        in_V_V_empty_n => wa_out_m_buffer_V_V_3_empty_n,
        in_V_V_read => StreamingDataWidthCo_7_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_7_U0_out_V_V_din,
        out_V_V_full_n => inter10_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_7_U0_out_V_V_write,
        numReps_dout => numReps_c220_dout,
        numReps_empty_n => numReps_c220_empty_n,
        numReps_read => StreamingDataWidthCo_7_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_7_U0_numReps_out_din,
        numReps_out_full_n => numReps_c221_full_n,
        numReps_out_write => StreamingDataWidthCo_7_U0_numReps_out_write);

    StreamingDataWidthCo_4_U0 : component StreamingDataWidthCo_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_4_U0_ap_start,
        ap_done => StreamingDataWidthCo_4_U0_ap_done,
        ap_continue => StreamingDataWidthCo_4_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_4_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_4_U0_ap_ready,
        in_V_V_dout => inter10_V_V_dout,
        in_V_V_empty_n => inter10_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_4_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_4_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_9_full_n,
        out_V_V_write => StreamingDataWidthCo_4_U0_out_V_V_write,
        numReps_dout => numReps_c221_dout,
        numReps_empty_n => numReps_c221_empty_n,
        numReps_read => StreamingDataWidthCo_4_U0_numReps_read,
        numReps_out_din => StreamingDataWidthCo_4_U0_numReps_out_din,
        numReps_out_full_n => numReps_c222_full_n,
        numReps_out_write => StreamingDataWidthCo_4_U0_numReps_out_write);

    Matrix_Vector_Activa_2_U0 : component Matrix_Vector_Activa_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activa_2_U0_ap_start,
        ap_done => Matrix_Vector_Activa_2_U0_ap_done,
        ap_continue => Matrix_Vector_Activa_2_U0_ap_continue,
        ap_idle => Matrix_Vector_Activa_2_U0_ap_idle,
        ap_ready => Matrix_Vector_Activa_2_U0_ap_ready,
        in_V_V_dout => wa_in_m_target_V_V_9_dout,
        in_V_V_empty_n => wa_in_m_target_V_V_9_empty_n,
        in_V_V_read => Matrix_Vector_Activa_2_U0_in_V_V_read,
        out_V_V_din => Matrix_Vector_Activa_2_U0_out_V_V_din,
        out_V_V_full_n => memOutStrm_V_V_full_n,
        out_V_V_write => Matrix_Vector_Activa_2_U0_out_V_V_write,
        reps_dout => numReps_c222_dout,
        reps_empty_n => numReps_c222_empty_n,
        reps_read => Matrix_Vector_Activa_2_U0_reps_read,
        reps_out_din => Matrix_Vector_Activa_2_U0_reps_out_din,
        reps_out_full_n => numReps_c223_full_n,
        reps_out_write => Matrix_Vector_Activa_2_U0_reps_out_write,
        weights8_m_weights_V_address0 => Matrix_Vector_Activa_2_U0_weights8_m_weights_V_address0,
        weights8_m_weights_V_ce0 => Matrix_Vector_Activa_2_U0_weights8_m_weights_V_ce0,
        weights8_m_weights_V_q0 => weights8_m_weights_V_q0,
        weights8_m_weights_V_1_address0 => Matrix_Vector_Activa_2_U0_weights8_m_weights_V_1_address0,
        weights8_m_weights_V_1_ce0 => Matrix_Vector_Activa_2_U0_weights8_m_weights_V_1_ce0,
        weights8_m_weights_V_1_q0 => weights8_m_weights_V_1_q0,
        weights8_m_weights_V_2_address0 => Matrix_Vector_Activa_2_U0_weights8_m_weights_V_2_address0,
        weights8_m_weights_V_2_ce0 => Matrix_Vector_Activa_2_U0_weights8_m_weights_V_2_ce0,
        weights8_m_weights_V_2_q0 => weights8_m_weights_V_2_q0,
        weights8_m_weights_V_3_address0 => Matrix_Vector_Activa_2_U0_weights8_m_weights_V_3_address0,
        weights8_m_weights_V_3_ce0 => Matrix_Vector_Activa_2_U0_weights8_m_weights_V_3_ce0,
        weights8_m_weights_V_3_q0 => weights8_m_weights_V_3_q0);

    Stream2Mem_Batch_U0 : component Stream2Mem_Batch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Stream2Mem_Batch_U0_ap_start,
        ap_done => Stream2Mem_Batch_U0_ap_done,
        ap_continue => Stream2Mem_Batch_U0_ap_continue,
        ap_idle => Stream2Mem_Batch_U0_ap_idle,
        ap_ready => Stream2Mem_Batch_U0_ap_ready,
        memOutStrm_V_V_dout => memOutStrm_V_V_dout,
        memOutStrm_V_V_empty_n => memOutStrm_V_V_empty_n,
        memOutStrm_V_V_read => Stream2Mem_Batch_U0_memOutStrm_V_V_read,
        m_axi_in_V_AWVALID => Stream2Mem_Batch_U0_m_axi_in_V_AWVALID,
        m_axi_in_V_AWREADY => m_axi_in_V_AWREADY,
        m_axi_in_V_AWADDR => Stream2Mem_Batch_U0_m_axi_in_V_AWADDR,
        m_axi_in_V_AWID => Stream2Mem_Batch_U0_m_axi_in_V_AWID,
        m_axi_in_V_AWLEN => Stream2Mem_Batch_U0_m_axi_in_V_AWLEN,
        m_axi_in_V_AWSIZE => Stream2Mem_Batch_U0_m_axi_in_V_AWSIZE,
        m_axi_in_V_AWBURST => Stream2Mem_Batch_U0_m_axi_in_V_AWBURST,
        m_axi_in_V_AWLOCK => Stream2Mem_Batch_U0_m_axi_in_V_AWLOCK,
        m_axi_in_V_AWCACHE => Stream2Mem_Batch_U0_m_axi_in_V_AWCACHE,
        m_axi_in_V_AWPROT => Stream2Mem_Batch_U0_m_axi_in_V_AWPROT,
        m_axi_in_V_AWQOS => Stream2Mem_Batch_U0_m_axi_in_V_AWQOS,
        m_axi_in_V_AWREGION => Stream2Mem_Batch_U0_m_axi_in_V_AWREGION,
        m_axi_in_V_AWUSER => Stream2Mem_Batch_U0_m_axi_in_V_AWUSER,
        m_axi_in_V_WVALID => Stream2Mem_Batch_U0_m_axi_in_V_WVALID,
        m_axi_in_V_WREADY => m_axi_in_V_WREADY,
        m_axi_in_V_WDATA => Stream2Mem_Batch_U0_m_axi_in_V_WDATA,
        m_axi_in_V_WSTRB => Stream2Mem_Batch_U0_m_axi_in_V_WSTRB,
        m_axi_in_V_WLAST => Stream2Mem_Batch_U0_m_axi_in_V_WLAST,
        m_axi_in_V_WID => Stream2Mem_Batch_U0_m_axi_in_V_WID,
        m_axi_in_V_WUSER => Stream2Mem_Batch_U0_m_axi_in_V_WUSER,
        m_axi_in_V_ARVALID => Stream2Mem_Batch_U0_m_axi_in_V_ARVALID,
        m_axi_in_V_ARREADY => ap_const_logic_0,
        m_axi_in_V_ARADDR => Stream2Mem_Batch_U0_m_axi_in_V_ARADDR,
        m_axi_in_V_ARID => Stream2Mem_Batch_U0_m_axi_in_V_ARID,
        m_axi_in_V_ARLEN => Stream2Mem_Batch_U0_m_axi_in_V_ARLEN,
        m_axi_in_V_ARSIZE => Stream2Mem_Batch_U0_m_axi_in_V_ARSIZE,
        m_axi_in_V_ARBURST => Stream2Mem_Batch_U0_m_axi_in_V_ARBURST,
        m_axi_in_V_ARLOCK => Stream2Mem_Batch_U0_m_axi_in_V_ARLOCK,
        m_axi_in_V_ARCACHE => Stream2Mem_Batch_U0_m_axi_in_V_ARCACHE,
        m_axi_in_V_ARPROT => Stream2Mem_Batch_U0_m_axi_in_V_ARPROT,
        m_axi_in_V_ARQOS => Stream2Mem_Batch_U0_m_axi_in_V_ARQOS,
        m_axi_in_V_ARREGION => Stream2Mem_Batch_U0_m_axi_in_V_ARREGION,
        m_axi_in_V_ARUSER => Stream2Mem_Batch_U0_m_axi_in_V_ARUSER,
        m_axi_in_V_RVALID => ap_const_logic_0,
        m_axi_in_V_RREADY => Stream2Mem_Batch_U0_m_axi_in_V_RREADY,
        m_axi_in_V_RDATA => ap_const_lv64_0,
        m_axi_in_V_RLAST => ap_const_logic_0,
        m_axi_in_V_RID => ap_const_lv1_0,
        m_axi_in_V_RUSER => ap_const_lv1_0,
        m_axi_in_V_RRESP => ap_const_lv2_0,
        m_axi_in_V_BVALID => m_axi_in_V_BVALID,
        m_axi_in_V_BREADY => Stream2Mem_Batch_U0_m_axi_in_V_BREADY,
        m_axi_in_V_BRESP => m_axi_in_V_BRESP,
        m_axi_in_V_BID => m_axi_in_V_BID,
        m_axi_in_V_BUSER => m_axi_in_V_BUSER,
        out_V_offset_dout => out_V_offset_c_dout,
        out_V_offset_empty_n => out_V_offset_c_empty_n,
        out_V_offset_read => Stream2Mem_Batch_U0_out_V_offset_read,
        numReps_c223_dout => numReps_c223_dout,
        numReps_c223_empty_n => numReps_c223_empty_n,
        numReps_c223_read => Stream2Mem_Batch_U0_numReps_c223_read);

    numReps_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_entry36212_U0_numReps_out_din,
        if_full_n => numReps_c_full_n,
        if_write => DoCompute_entry36212_U0_numReps_out_write,
        if_dout => numReps_c_dout,
        if_empty_n => numReps_c_empty_n,
        if_read => Mem2Stream_Batch_U0_numReps_c_read);

    numReps_c184_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_entry36212_U0_numReps_out1_din,
        if_full_n => numReps_c184_full_n,
        if_write => DoCompute_entry36212_U0_numReps_out1_write,
        if_dout => numReps_c184_dout,
        if_empty_n => numReps_c184_empty_n,
        if_read => DoCompute_Block_pro_1_U0_numReps_read);

    numReps_c185_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_entry36212_U0_numReps_out2_din,
        if_full_n => numReps_c185_full_n,
        if_write => DoCompute_entry36212_U0_numReps_out2_write,
        if_dout => numReps_c185_dout,
        if_empty_n => numReps_c185_empty_n,
        if_read => DoCompute_Block_pro_U0_numReps_read);

    numReps_c186_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_entry36212_U0_numReps_out3_din,
        if_full_n => numReps_c186_full_n,
        if_write => DoCompute_entry36212_U0_numReps_out3_write,
        if_dout => numReps_c186_dout,
        if_empty_n => numReps_c186_empty_n,
        if_read => DoCompute_Block_Stre_1_U0_numReps_read);

    numReps_c187_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_entry36212_U0_numReps_out4_din,
        if_full_n => numReps_c187_full_n,
        if_write => DoCompute_entry36212_U0_numReps_out4_write,
        if_dout => numReps_c187_dout,
        if_empty_n => numReps_c187_empty_n,
        if_read => DoCompute_Block_Stre_U0_numReps_read);

    numReps_c188_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_entry36212_U0_numReps_out5_din,
        if_full_n => numReps_c188_full_n,
        if_write => DoCompute_entry36212_U0_numReps_out5_write,
        if_dout => numReps_c188_dout,
        if_empty_n => numReps_c188_empty_n,
        if_read => DoCompute_Block_Stre_2_U0_numReps_read);

    in_V_offset_c_U : component fifo_w61_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_entry36212_U0_in_V_offset_out_din,
        if_full_n => in_V_offset_c_full_n,
        if_write => DoCompute_entry36212_U0_in_V_offset_out_write,
        if_dout => in_V_offset_c_dout,
        if_empty_n => in_V_offset_c_empty_n,
        if_read => Mem2Stream_Batch_U0_in_V_offset_read);

    out_V_offset_c_U : component fifo_w61_d42_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_entry36212_U0_out_V_offset_out_din,
        if_full_n => out_V_offset_c_full_n,
        if_write => DoCompute_entry36212_U0_out_V_offset_out_write,
        if_dout => out_V_offset_c_dout,
        if_empty_n => out_V_offset_c_empty_n,
        if_read => Stream2Mem_Batch_U0_out_V_offset_read);

    inter0_V_V_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mem2Stream_Batch_U0_inter0_V_V_din,
        if_full_n => inter0_V_V_full_n,
        if_write => Mem2Stream_Batch_U0_inter0_V_V_write,
        if_dout => inter0_V_V_dout,
        if_empty_n => inter0_V_V_empty_n,
        if_read => StreamingDataWidthCo_5_U0_in_V_V_read);

    numReps_c189_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mem2Stream_Batch_U0_numReps_c189_din,
        if_full_n => numReps_c189_full_n,
        if_write => Mem2Stream_Batch_U0_numReps_c189_write,
        if_dout => numReps_c189_dout,
        if_empty_n => numReps_c189_empty_n,
        if_read => StreamingDataWidthCo_5_U0_numReps_read);

    inter0_1_V_V_U : component fifo_w192_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_5_U0_out_V_V_din,
        if_full_n => inter0_1_V_V_full_n,
        if_write => StreamingDataWidthCo_5_U0_out_V_V_write,
        if_dout => inter0_1_V_V_dout,
        if_empty_n => inter0_1_V_V_empty_n,
        if_read => StreamingDataWidthCo_14_U0_in_V_V_read);

    numReps_c190_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_5_U0_numReps_out_din,
        if_full_n => numReps_c190_full_n,
        if_write => StreamingDataWidthCo_5_U0_numReps_out_write,
        if_dout => numReps_c190_dout,
        if_empty_n => numReps_c190_empty_n,
        if_read => StreamingDataWidthCo_14_U0_numReps_read);

    inter0_2_V_V_U : component fifo_w24_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_14_U0_out_V_V_din,
        if_full_n => inter0_2_V_V_full_n,
        if_write => StreamingDataWidthCo_14_U0_out_V_V_write,
        if_dout => inter0_2_V_V_dout,
        if_empty_n => inter0_2_V_V_empty_n,
        if_read => ConvolutionInputGene_2_U0_in_V_V_read);

    numReps_c191_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_14_U0_numReps_out_din,
        if_full_n => numReps_c191_full_n,
        if_write => StreamingDataWidthCo_14_U0_numReps_out_write,
        if_dout => numReps_c191_dout,
        if_empty_n => numReps_c191_empty_n,
        if_read => ConvolutionInputGene_2_U0_numReps_read);

    convInp_V_V_U : component fifo_w24_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_2_U0_out_V_V_din,
        if_full_n => convInp_V_V_full_n,
        if_write => ConvolutionInputGene_2_U0_out_V_V_write,
        if_dout => convInp_V_V_dout,
        if_empty_n => convInp_V_V_empty_n,
        if_read => Matrix_Vector_Activa_4_U0_in_V_V_read);

    numReps_c192_U : component fifo_w32_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_2_U0_numReps_out_din,
        if_full_n => numReps_c192_full_n,
        if_write => ConvolutionInputGene_2_U0_numReps_out_write,
        if_dout => numReps_c192_dout,
        if_empty_n => numReps_c192_empty_n,
        if_read => StreamingDataWidthCo_15_U0_numReps_read);

    tmp_loc_c_1724_U : component fifo_w32_d5_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_pro_1_U0_tmp_out_out_din,
        if_full_n => tmp_loc_c_1724_full_n,
        if_write => DoCompute_Block_pro_1_U0_tmp_out_out_write,
        if_dout => tmp_loc_c_1724_dout,
        if_empty_n => tmp_loc_c_1724_empty_n,
        if_read => Matrix_Vector_Activa_4_U0_tmp_loc_read);

    mvOut_m_buffer_V_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_4_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_full_n,
        if_write => Matrix_Vector_Activa_4_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_dout,
        if_empty_n => mvOut_m_buffer_V_V_empty_n,
        if_read => StreamingDataWidthCo_15_U0_in_V_V_read);

    inter1_V_V_U : component fifo_w64_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_15_U0_out_V_V_din,
        if_full_n => inter1_V_V_full_n,
        if_write => StreamingDataWidthCo_15_U0_out_V_V_write,
        if_dout => inter1_V_V_dout,
        if_empty_n => inter1_V_V_empty_n,
        if_read => StreamingDataWidthCo_3_U0_in_V_V_read);

    numReps_c193_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_15_U0_numReps_out_din,
        if_full_n => numReps_c193_full_n,
        if_write => StreamingDataWidthCo_15_U0_numReps_out_write,
        if_dout => numReps_c193_dout,
        if_empty_n => numReps_c193_empty_n,
        if_read => StreamingDataWidthCo_3_U0_numReps_read);

    wa_in_m_target_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_3_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_full_n,
        if_write => StreamingDataWidthCo_3_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_dout,
        if_empty_n => wa_in_m_target_V_V_empty_n,
        if_read => ConvolutionInputGene_U0_in_V_V_read);

    numReps_c194_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_3_U0_numReps_out_din,
        if_full_n => numReps_c194_full_n,
        if_write => StreamingDataWidthCo_3_U0_numReps_out_write,
        if_dout => numReps_c194_dout,
        if_empty_n => numReps_c194_empty_n,
        if_read => ConvolutionInputGene_U0_numReps_read);

    convInp_V_V_1_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_U0_out_V_V_din,
        if_full_n => convInp_V_V_1_full_n,
        if_write => ConvolutionInputGene_U0_out_V_V_write,
        if_dout => convInp_V_V_1_dout,
        if_empty_n => convInp_V_V_1_empty_n,
        if_read => Matrix_Vector_Activa_U0_in_V_V_read);

    numReps_c195_U : component fifo_w32_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_U0_numReps_out_din,
        if_full_n => numReps_c195_full_n,
        if_write => ConvolutionInputGene_U0_numReps_out_write,
        if_dout => numReps_c195_dout,
        if_empty_n => numReps_c195_empty_n,
        if_read => StreamingDataWidthCo_8_U0_numReps_read);

    tmp_loc_c_U : component fifo_w32_d9_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_pro_U0_tmp_out_out_din,
        if_full_n => tmp_loc_c_full_n,
        if_write => DoCompute_Block_pro_U0_tmp_out_out_write,
        if_dout => tmp_loc_c_dout,
        if_empty_n => tmp_loc_c_empty_n,
        if_read => Matrix_Vector_Activa_U0_tmp_loc_read);

    mvOut_m_buffer_V_V_1_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_1_full_n,
        if_write => Matrix_Vector_Activa_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_1_dout,
        if_empty_n => mvOut_m_buffer_V_V_1_empty_n,
        if_read => StreamingDataWidthCo_8_U0_in_V_V_read);

    inter2_V_V_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_8_U0_out_V_V_din,
        if_full_n => inter2_V_V_full_n,
        if_write => StreamingDataWidthCo_8_U0_out_V_V_write,
        if_dout => inter2_V_V_dout,
        if_empty_n => inter2_V_V_empty_n,
        if_read => StreamingDataWidthCo_6_U0_in_V_V_read);

    numReps_c196_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_8_U0_numReps_out_din,
        if_full_n => numReps_c196_full_n,
        if_write => StreamingDataWidthCo_8_U0_numReps_out_write,
        if_dout => numReps_c196_dout,
        if_empty_n => numReps_c196_empty_n,
        if_read => StreamingDataWidthCo_6_U0_numReps_read);

    wa_in_m_target_V_V_1_U : component fifo_w128_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_6_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_1_full_n,
        if_write => StreamingDataWidthCo_6_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_1_dout,
        if_empty_n => wa_in_m_target_V_V_1_empty_n,
        if_read => DoCompute_Loop_1_pro_U0_wa_in_m_target_V_V_1_read);

    numReps_c197_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_6_U0_numReps_out_din,
        if_full_n => numReps_c197_full_n,
        if_write => StreamingDataWidthCo_6_U0_numReps_out_write,
        if_dout => numReps_c197_dout,
        if_empty_n => numReps_c197_empty_n,
        if_read => DoCompute_Loop_1_pro_U0_numReps_read);

    wa_out_m_buffer_V_V_U : component fifo_w128_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_1_pro_U0_wa_out_m_buffer_V_V_din,
        if_full_n => wa_out_m_buffer_V_V_full_n,
        if_write => DoCompute_Loop_1_pro_U0_wa_out_m_buffer_V_V_write,
        if_dout => wa_out_m_buffer_V_V_dout,
        if_empty_n => wa_out_m_buffer_V_V_empty_n,
        if_read => StreamingDataWidthCo_18_U0_in_V_V_read);

    numReps_c198_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_1_pro_U0_numReps_out_din,
        if_full_n => numReps_c198_full_n,
        if_write => DoCompute_Loop_1_pro_U0_numReps_out_write,
        if_dout => numReps_c198_dout,
        if_empty_n => numReps_c198_empty_n,
        if_read => StreamingDataWidthCo_18_U0_numReps_read);

    inter3_V_V_U : component fifo_w64_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_18_U0_out_V_V_din,
        if_full_n => inter3_V_V_full_n,
        if_write => StreamingDataWidthCo_18_U0_out_V_V_write,
        if_dout => inter3_V_V_dout,
        if_empty_n => inter3_V_V_empty_n,
        if_read => StreamingDataWidthCo_2_U0_in_V_V_read);

    numReps_c199_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_18_U0_numReps_out_din,
        if_full_n => numReps_c199_full_n,
        if_write => StreamingDataWidthCo_18_U0_numReps_out_write,
        if_dout => numReps_c199_dout,
        if_empty_n => numReps_c199_empty_n,
        if_read => StreamingDataWidthCo_2_U0_numReps_read);

    wa_in_m_target_V_V_2_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_2_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_2_full_n,
        if_write => StreamingDataWidthCo_2_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_2_dout,
        if_empty_n => wa_in_m_target_V_V_2_empty_n,
        if_read => ConvolutionInputGene_1_U0_in_V_V_read);

    numReps_c200_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_2_U0_numReps_out_din,
        if_full_n => numReps_c200_full_n,
        if_write => StreamingDataWidthCo_2_U0_numReps_out_write,
        if_dout => numReps_c200_dout,
        if_empty_n => numReps_c200_empty_n,
        if_read => ConvolutionInputGene_1_U0_numReps_read);

    convInp_V_V_2_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_1_U0_out_V_V_din,
        if_full_n => convInp_V_V_2_full_n,
        if_write => ConvolutionInputGene_1_U0_out_V_V_write,
        if_dout => convInp_V_V_2_dout,
        if_empty_n => convInp_V_V_2_empty_n,
        if_read => Matrix_Vector_Activa_1_U0_in_V_V_read);

    numReps_c201_U : component fifo_w32_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_1_U0_numReps_out_din,
        if_full_n => numReps_c201_full_n,
        if_write => ConvolutionInputGene_1_U0_numReps_out_write,
        if_dout => numReps_c201_dout,
        if_empty_n => numReps_c201_empty_n,
        if_read => StreamingDataWidthCo_16_U0_numReps_read);

    tmp_70_loc_c_U : component fifo_w32_d16_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_Stre_1_U0_tmp_70_out_out_din,
        if_full_n => tmp_70_loc_c_full_n,
        if_write => DoCompute_Block_Stre_1_U0_tmp_70_out_out_write,
        if_dout => tmp_70_loc_c_dout,
        if_empty_n => tmp_70_loc_c_empty_n,
        if_read => Matrix_Vector_Activa_1_U0_tmp_70_loc_read);

    mvOut_m_buffer_V_V_2_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_1_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_2_full_n,
        if_write => Matrix_Vector_Activa_1_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_2_dout,
        if_empty_n => mvOut_m_buffer_V_V_2_empty_n,
        if_read => StreamingDataWidthCo_16_U0_in_V_V_read);

    inter4_V_V_U : component fifo_w128_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_16_U0_out_V_V_din,
        if_full_n => inter4_V_V_full_n,
        if_write => StreamingDataWidthCo_16_U0_out_V_V_write,
        if_dout => inter4_V_V_dout,
        if_empty_n => inter4_V_V_empty_n,
        if_read => StreamingDataWidthCo_19_U0_in_V_V_read);

    numReps_c202_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_16_U0_numReps_out_din,
        if_full_n => numReps_c202_full_n,
        if_write => StreamingDataWidthCo_16_U0_numReps_out_write,
        if_dout => numReps_c202_dout,
        if_empty_n => numReps_c202_empty_n,
        if_read => StreamingDataWidthCo_19_U0_numReps_read);

    wa_in_m_target_V_V_3_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_19_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_3_full_n,
        if_write => StreamingDataWidthCo_19_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_3_dout,
        if_empty_n => wa_in_m_target_V_V_3_empty_n,
        if_read => ConvolutionInputGene_5_U0_in_V_V_read);

    numReps_c203_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_19_U0_numReps_out_din,
        if_full_n => numReps_c203_full_n,
        if_write => StreamingDataWidthCo_19_U0_numReps_out_write,
        if_dout => numReps_c203_dout,
        if_empty_n => numReps_c203_empty_n,
        if_read => ConvolutionInputGene_5_U0_numReps_read);

    convInp_V_V_3_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_5_U0_out_V_V_din,
        if_full_n => convInp_V_V_3_full_n,
        if_write => ConvolutionInputGene_5_U0_out_V_V_write,
        if_dout => convInp_V_V_3_dout,
        if_empty_n => convInp_V_V_3_empty_n,
        if_read => Matrix_Vector_Activa_8_U0_in_V_V_read);

    numReps_c204_U : component fifo_w32_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_5_U0_numReps_out_din,
        if_full_n => numReps_c204_full_n,
        if_write => ConvolutionInputGene_5_U0_numReps_out_write,
        if_dout => numReps_c204_dout,
        if_empty_n => numReps_c204_empty_n,
        if_read => StreamingDataWidthCo_17_U0_numReps_read);

    tmp_71_loc_c_U : component fifo_w32_d20_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_Stre_U0_tmp_71_out_out_din,
        if_full_n => tmp_71_loc_c_full_n,
        if_write => DoCompute_Block_Stre_U0_tmp_71_out_out_write,
        if_dout => tmp_71_loc_c_dout,
        if_empty_n => tmp_71_loc_c_empty_n,
        if_read => Matrix_Vector_Activa_8_U0_tmp_71_loc_read);

    mvOut_m_buffer_V_V_3_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_8_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_3_full_n,
        if_write => Matrix_Vector_Activa_8_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_3_dout,
        if_empty_n => mvOut_m_buffer_V_V_3_empty_n,
        if_read => StreamingDataWidthCo_17_U0_in_V_V_read);

    inter5_V_V_U : component fifo_w128_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_17_U0_out_V_V_din,
        if_full_n => inter5_V_V_full_n,
        if_write => StreamingDataWidthCo_17_U0_out_V_V_write,
        if_dout => inter5_V_V_dout,
        if_empty_n => inter5_V_V_empty_n,
        if_read => StreamingDataWidthCo_20_U0_in_V_V_read);

    numReps_c205_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_17_U0_numReps_out_din,
        if_full_n => numReps_c205_full_n,
        if_write => StreamingDataWidthCo_17_U0_numReps_out_write,
        if_dout => numReps_c205_dout,
        if_empty_n => numReps_c205_empty_n,
        if_read => StreamingDataWidthCo_20_U0_numReps_read);

    wa_in_m_target_V_V_4_U : component fifo_w256_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_20_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_4_full_n,
        if_write => StreamingDataWidthCo_20_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_4_dout,
        if_empty_n => wa_in_m_target_V_V_4_empty_n,
        if_read => DoCompute_Loop_2_pro_U0_wa_in_m_target_V_V_4_read);

    numReps_c206_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_20_U0_numReps_out_din,
        if_full_n => numReps_c206_full_n,
        if_write => StreamingDataWidthCo_20_U0_numReps_out_write,
        if_dout => numReps_c206_dout,
        if_empty_n => numReps_c206_empty_n,
        if_read => DoCompute_Loop_2_pro_U0_numReps_read);

    wa_out_m_buffer_V_V_1_U : component fifo_w256_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_2_pro_U0_wa_out_m_buffer_V_V_1_din,
        if_full_n => wa_out_m_buffer_V_V_1_full_n,
        if_write => DoCompute_Loop_2_pro_U0_wa_out_m_buffer_V_V_1_write,
        if_dout => wa_out_m_buffer_V_V_1_dout,
        if_empty_n => wa_out_m_buffer_V_V_1_empty_n,
        if_read => StreamingDataWidthCo_13_U0_in_V_V_read);

    numReps_c207_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Loop_2_pro_U0_numReps_out_din,
        if_full_n => numReps_c207_full_n,
        if_write => DoCompute_Loop_2_pro_U0_numReps_out_write,
        if_dout => numReps_c207_dout,
        if_empty_n => numReps_c207_empty_n,
        if_read => StreamingDataWidthCo_13_U0_numReps_read);

    inter6_V_V_U : component fifo_w128_d81_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_13_U0_out_V_V_din,
        if_full_n => inter6_V_V_full_n,
        if_write => StreamingDataWidthCo_13_U0_out_V_V_write,
        if_dout => inter6_V_V_dout,
        if_empty_n => inter6_V_V_empty_n,
        if_read => StreamingDataWidthCo_21_U0_in_V_V_read);

    numReps_c208_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_13_U0_numReps_out_din,
        if_full_n => numReps_c208_full_n,
        if_write => StreamingDataWidthCo_13_U0_numReps_out_write,
        if_dout => numReps_c208_dout,
        if_empty_n => numReps_c208_empty_n,
        if_read => StreamingDataWidthCo_21_U0_numReps_read);

    wa_in_m_target_V_V_5_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_21_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_5_full_n,
        if_write => StreamingDataWidthCo_21_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_5_dout,
        if_empty_n => wa_in_m_target_V_V_5_empty_n,
        if_read => ConvolutionInputGene_4_U0_in_V_V_read);

    numReps_c209_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_21_U0_numReps_out_din,
        if_full_n => numReps_c209_full_n,
        if_write => StreamingDataWidthCo_21_U0_numReps_out_write,
        if_dout => numReps_c209_dout,
        if_empty_n => numReps_c209_empty_n,
        if_read => ConvolutionInputGene_4_U0_numReps_read);

    convInp_V_V_4_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_4_U0_out_V_V_din,
        if_full_n => convInp_V_V_4_full_n,
        if_write => ConvolutionInputGene_4_U0_out_V_V_write,
        if_dout => convInp_V_V_4_dout,
        if_empty_n => convInp_V_V_4_empty_n,
        if_read => Matrix_Vector_Activa_7_U0_in_V_V_read);

    numReps_c210_U : component fifo_w32_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_4_U0_numReps_out_din,
        if_full_n => numReps_c210_full_n,
        if_write => ConvolutionInputGene_4_U0_numReps_out_write,
        if_dout => numReps_c210_dout,
        if_empty_n => numReps_c210_empty_n,
        if_read => StreamingDataWidthCo_U0_numReps_read);

    tmp_72_loc_c_U : component fifo_w32_d27_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => DoCompute_Block_Stre_2_U0_tmp_72_out_out_din,
        if_full_n => tmp_72_loc_c_full_n,
        if_write => DoCompute_Block_Stre_2_U0_tmp_72_out_out_write,
        if_dout => tmp_72_loc_c_dout,
        if_empty_n => tmp_72_loc_c_empty_n,
        if_read => Matrix_Vector_Activa_7_U0_tmp_72_loc_read);

    mvOut_m_buffer_V_V_4_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_7_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_4_full_n,
        if_write => Matrix_Vector_Activa_7_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_4_dout,
        if_empty_n => mvOut_m_buffer_V_V_4_empty_n,
        if_read => StreamingDataWidthCo_U0_in_V_V_read);

    inter7_V_V_U : component fifo_w256_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_U0_out_V_V_din,
        if_full_n => inter7_V_V_full_n,
        if_write => StreamingDataWidthCo_U0_out_V_V_write,
        if_dout => inter7_V_V_dout,
        if_empty_n => inter7_V_V_empty_n,
        if_read => StreamingDataWidthCo_12_U0_in_V_V_read);

    numReps_c211_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_U0_numReps_out_din,
        if_full_n => numReps_c211_full_n,
        if_write => StreamingDataWidthCo_U0_numReps_out_write,
        if_dout => numReps_c211_dout,
        if_empty_n => numReps_c211_empty_n,
        if_read => StreamingDataWidthCo_12_U0_numReps_read);

    wa_in_m_target_V_V_6_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_12_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_6_full_n,
        if_write => StreamingDataWidthCo_12_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_6_dout,
        if_empty_n => wa_in_m_target_V_V_6_empty_n,
        if_read => ConvolutionInputGene_3_U0_in_V_V_read);

    numReps_c212_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_12_U0_numReps_out_din,
        if_full_n => numReps_c212_full_n,
        if_write => StreamingDataWidthCo_12_U0_numReps_out_write,
        if_dout => numReps_c212_dout,
        if_empty_n => numReps_c212_empty_n,
        if_read => ConvolutionInputGene_3_U0_numReps_read);

    convInp_V_V_5_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_3_U0_out_V_V_din,
        if_full_n => convInp_V_V_5_full_n,
        if_write => ConvolutionInputGene_3_U0_out_V_V_write,
        if_dout => convInp_V_V_5_dout,
        if_empty_n => convInp_V_V_5_empty_n,
        if_read => Matrix_Vector_Activa_6_U0_in_V_V_read);

    numReps_c213_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGene_3_U0_numReps_out_din,
        if_full_n => numReps_c213_full_n,
        if_write => ConvolutionInputGene_3_U0_numReps_out_write,
        if_dout => numReps_c213_dout,
        if_empty_n => numReps_c213_empty_n,
        if_read => Matrix_Vector_Activa_6_U0_reps_read);

    mvOut_m_buffer_V_V_5_U : component fifo_w2_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_6_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_5_full_n,
        if_write => Matrix_Vector_Activa_6_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_5_dout,
        if_empty_n => mvOut_m_buffer_V_V_5_empty_n,
        if_read => StreamingDataWidthCo_10_U0_in_V_V_read);

    numReps_c214_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_6_U0_reps_out_din,
        if_full_n => numReps_c214_full_n,
        if_write => Matrix_Vector_Activa_6_U0_reps_out_write,
        if_dout => numReps_c214_dout,
        if_empty_n => numReps_c214_empty_n,
        if_read => StreamingDataWidthCo_10_U0_numReps_read);

    inter8_V_V_U : component fifo_w256_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_10_U0_out_V_V_din,
        if_full_n => inter8_V_V_full_n,
        if_write => StreamingDataWidthCo_10_U0_out_V_V_write,
        if_dout => inter8_V_V_dout,
        if_empty_n => inter8_V_V_empty_n,
        if_read => StreamingDataWidthCo_11_U0_in_V_V_read);

    numReps_c215_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_10_U0_numReps_out_din,
        if_full_n => numReps_c215_full_n,
        if_write => StreamingDataWidthCo_10_U0_numReps_out_write,
        if_dout => numReps_c215_dout,
        if_empty_n => numReps_c215_empty_n,
        if_read => StreamingDataWidthCo_11_U0_numReps_read);

    wa_in_m_target_V_V_7_U : component fifo_w4_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_11_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_7_full_n,
        if_write => StreamingDataWidthCo_11_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_7_dout,
        if_empty_n => wa_in_m_target_V_V_7_empty_n,
        if_read => Matrix_Vector_Activa_5_U0_in_V_V_read);

    numReps_c216_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_11_U0_numReps_out_din,
        if_full_n => numReps_c216_full_n,
        if_write => StreamingDataWidthCo_11_U0_numReps_out_write,
        if_dout => numReps_c216_dout,
        if_empty_n => numReps_c216_empty_n,
        if_read => Matrix_Vector_Activa_5_U0_reps_read);

    wa_out_m_buffer_V_V_2_U : component fifo_w2_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_5_U0_out_V_V_din,
        if_full_n => wa_out_m_buffer_V_V_2_full_n,
        if_write => Matrix_Vector_Activa_5_U0_out_V_V_write,
        if_dout => wa_out_m_buffer_V_V_2_dout,
        if_empty_n => wa_out_m_buffer_V_V_2_empty_n,
        if_read => StreamingDataWidthCo_9_U0_in_V_V_read);

    numReps_c217_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_5_U0_reps_out_din,
        if_full_n => numReps_c217_full_n,
        if_write => Matrix_Vector_Activa_5_U0_reps_out_write,
        if_dout => numReps_c217_dout,
        if_empty_n => numReps_c217_empty_n,
        if_read => StreamingDataWidthCo_9_U0_numReps_read);

    inter9_V_V_U : component fifo_w64_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_9_U0_out_V_V_din,
        if_full_n => inter9_V_V_full_n,
        if_write => StreamingDataWidthCo_9_U0_out_V_V_write,
        if_dout => inter9_V_V_dout,
        if_empty_n => inter9_V_V_empty_n,
        if_read => StreamingDataWidthCo_1_U0_in_V_V_read);

    numReps_c218_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_9_U0_numReps_out_din,
        if_full_n => numReps_c218_full_n,
        if_write => StreamingDataWidthCo_9_U0_numReps_out_write,
        if_dout => numReps_c218_dout,
        if_empty_n => numReps_c218_empty_n,
        if_read => StreamingDataWidthCo_1_U0_numReps_read);

    wa_in_m_target_V_V_8_U : component fifo_w4_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_1_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_8_full_n,
        if_write => StreamingDataWidthCo_1_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_8_dout,
        if_empty_n => wa_in_m_target_V_V_8_empty_n,
        if_read => Matrix_Vector_Activa_3_U0_in_V_V_read);

    numReps_c219_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_1_U0_numReps_out_din,
        if_full_n => numReps_c219_full_n,
        if_write => StreamingDataWidthCo_1_U0_numReps_out_write,
        if_dout => numReps_c219_dout,
        if_empty_n => numReps_c219_empty_n,
        if_read => Matrix_Vector_Activa_3_U0_reps_read);

    wa_out_m_buffer_V_V_3_U : component fifo_w4_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_3_U0_out_V_V_din,
        if_full_n => wa_out_m_buffer_V_V_3_full_n,
        if_write => Matrix_Vector_Activa_3_U0_out_V_V_write,
        if_dout => wa_out_m_buffer_V_V_3_dout,
        if_empty_n => wa_out_m_buffer_V_V_3_empty_n,
        if_read => StreamingDataWidthCo_7_U0_in_V_V_read);

    numReps_c220_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_3_U0_reps_out_din,
        if_full_n => numReps_c220_full_n,
        if_write => Matrix_Vector_Activa_3_U0_reps_out_write,
        if_dout => numReps_c220_dout,
        if_empty_n => numReps_c220_empty_n,
        if_read => StreamingDataWidthCo_7_U0_numReps_read);

    inter10_V_V_U : component fifo_w64_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_7_U0_out_V_V_din,
        if_full_n => inter10_V_V_full_n,
        if_write => StreamingDataWidthCo_7_U0_out_V_V_write,
        if_dout => inter10_V_V_dout,
        if_empty_n => inter10_V_V_empty_n,
        if_read => StreamingDataWidthCo_4_U0_in_V_V_read);

    numReps_c221_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_7_U0_numReps_out_din,
        if_full_n => numReps_c221_full_n,
        if_write => StreamingDataWidthCo_7_U0_numReps_out_write,
        if_dout => numReps_c221_dout,
        if_empty_n => numReps_c221_empty_n,
        if_read => StreamingDataWidthCo_4_U0_numReps_read);

    wa_in_m_target_V_V_9_U : component fifo_w2_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_4_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_9_full_n,
        if_write => StreamingDataWidthCo_4_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_9_dout,
        if_empty_n => wa_in_m_target_V_V_9_empty_n,
        if_read => Matrix_Vector_Activa_2_U0_in_V_V_read);

    numReps_c222_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_4_U0_numReps_out_din,
        if_full_n => numReps_c222_full_n,
        if_write => StreamingDataWidthCo_4_U0_numReps_out_write,
        if_dout => numReps_c222_dout,
        if_empty_n => numReps_c222_empty_n,
        if_read => Matrix_Vector_Activa_2_U0_reps_read);

    memOutStrm_V_V_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_2_U0_out_V_V_din,
        if_full_n => memOutStrm_V_V_full_n,
        if_write => Matrix_Vector_Activa_2_U0_out_V_V_write,
        if_dout => memOutStrm_V_V_dout,
        if_empty_n => memOutStrm_V_V_empty_n,
        if_read => Stream2Mem_Batch_U0_memOutStrm_V_V_read);

    numReps_c223_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Matrix_Vector_Activa_2_U0_reps_out_din,
        if_full_n => numReps_c223_full_n,
        if_write => Matrix_Vector_Activa_2_U0_reps_out_write,
        if_dout => numReps_c223_dout,
        if_empty_n => numReps_c223_empty_n,
        if_read => Stream2Mem_Batch_U0_numReps_c223_read);

    start_for_DoCompud2M_U : component start_for_DoCompud2M
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Block_pro_1_U0_din,
        if_full_n => start_for_DoCompute_Block_pro_1_U0_full_n,
        if_write => DoCompute_entry36212_U0_start_write,
        if_dout => start_for_DoCompute_Block_pro_1_U0_dout,
        if_empty_n => start_for_DoCompute_Block_pro_1_U0_empty_n,
        if_read => DoCompute_Block_pro_1_U0_ap_ready);

    start_for_DoCompud3M_U : component start_for_DoCompud3M
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Block_pro_U0_din,
        if_full_n => start_for_DoCompute_Block_pro_U0_full_n,
        if_write => DoCompute_entry36212_U0_start_write,
        if_dout => start_for_DoCompute_Block_pro_U0_dout,
        if_empty_n => start_for_DoCompute_Block_pro_U0_empty_n,
        if_read => DoCompute_Block_pro_U0_ap_ready);

    start_for_DoCompud4N_U : component start_for_DoCompud4N
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Block_Stre_1_U0_din,
        if_full_n => start_for_DoCompute_Block_Stre_1_U0_full_n,
        if_write => DoCompute_entry36212_U0_start_write,
        if_dout => start_for_DoCompute_Block_Stre_1_U0_dout,
        if_empty_n => start_for_DoCompute_Block_Stre_1_U0_empty_n,
        if_read => DoCompute_Block_Stre_1_U0_ap_ready);

    start_for_DoCompud5N_U : component start_for_DoCompud5N
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Block_Stre_U0_din,
        if_full_n => start_for_DoCompute_Block_Stre_U0_full_n,
        if_write => DoCompute_entry36212_U0_start_write,
        if_dout => start_for_DoCompute_Block_Stre_U0_dout,
        if_empty_n => start_for_DoCompute_Block_Stre_U0_empty_n,
        if_read => DoCompute_Block_Stre_U0_ap_ready);

    start_for_DoCompud6N_U : component start_for_DoCompud6N
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Block_Stre_2_U0_din,
        if_full_n => start_for_DoCompute_Block_Stre_2_U0_full_n,
        if_write => DoCompute_entry36212_U0_start_write,
        if_dout => start_for_DoCompute_Block_Stre_2_U0_dout,
        if_empty_n => start_for_DoCompute_Block_Stre_2_U0_empty_n,
        if_read => DoCompute_Block_Stre_2_U0_ap_ready);

    start_for_Stream2d7N_U : component start_for_Stream2d7N
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Stream2Mem_Batch_U0_din,
        if_full_n => start_for_Stream2Mem_Batch_U0_full_n,
        if_write => DoCompute_entry36212_U0_start_write,
        if_dout => start_for_Stream2Mem_Batch_U0_dout,
        if_empty_n => start_for_Stream2Mem_Batch_U0_empty_n,
        if_read => Stream2Mem_Batch_U0_ap_ready);

    start_for_Streamid8N_U : component start_for_Streamid8N
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_5_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_5_U0_full_n,
        if_write => Mem2Stream_Batch_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_5_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_5_U0_empty_n,
        if_read => StreamingDataWidthCo_5_U0_ap_ready);

    start_for_Streamid9N_U : component start_for_Streamid9N
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_14_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_14_U0_full_n,
        if_write => StreamingDataWidthCo_5_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_14_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_14_U0_empty_n,
        if_read => StreamingDataWidthCo_14_U0_ap_ready);

    start_for_ConvolueaO_U : component start_for_ConvolueaO
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGene_2_U0_din,
        if_full_n => start_for_ConvolutionInputGene_2_U0_full_n,
        if_write => StreamingDataWidthCo_14_U0_start_write,
        if_dout => start_for_ConvolutionInputGene_2_U0_dout,
        if_empty_n => start_for_ConvolutionInputGene_2_U0_empty_n,
        if_read => ConvolutionInputGene_2_U0_ap_ready);

    start_for_StreamiebO_U : component start_for_StreamiebO
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_15_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_15_U0_full_n,
        if_write => Matrix_Vector_Activa_4_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_15_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_15_U0_empty_n,
        if_read => StreamingDataWidthCo_15_U0_ap_ready);

    start_for_StreamiecO_U : component start_for_StreamiecO
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_3_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_3_U0_full_n,
        if_write => StreamingDataWidthCo_15_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_3_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_3_U0_empty_n,
        if_read => StreamingDataWidthCo_3_U0_ap_ready);

    start_for_ConvoluedO_U : component start_for_ConvoluedO
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGene_U0_din,
        if_full_n => start_for_ConvolutionInputGene_U0_full_n,
        if_write => StreamingDataWidthCo_3_U0_start_write,
        if_dout => start_for_ConvolutionInputGene_U0_dout,
        if_empty_n => start_for_ConvolutionInputGene_U0_empty_n,
        if_read => ConvolutionInputGene_U0_ap_ready);

    start_for_StreamieeO_U : component start_for_StreamieeO
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_8_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_8_U0_full_n,
        if_write => Matrix_Vector_Activa_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_8_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_8_U0_empty_n,
        if_read => StreamingDataWidthCo_8_U0_ap_ready);

    start_for_StreamiefO_U : component start_for_StreamiefO
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_6_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_6_U0_full_n,
        if_write => StreamingDataWidthCo_8_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_6_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_6_U0_empty_n,
        if_read => StreamingDataWidthCo_6_U0_ap_ready);

    start_for_DoCompuegO_U : component start_for_DoCompuegO
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_1_pro_U0_din,
        if_full_n => start_for_DoCompute_Loop_1_pro_U0_full_n,
        if_write => StreamingDataWidthCo_6_U0_start_write,
        if_dout => start_for_DoCompute_Loop_1_pro_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_1_pro_U0_empty_n,
        if_read => DoCompute_Loop_1_pro_U0_ap_ready);

    start_for_StreamiehP_U : component start_for_StreamiehP
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_18_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_18_U0_full_n,
        if_write => DoCompute_Loop_1_pro_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_18_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_18_U0_empty_n,
        if_read => StreamingDataWidthCo_18_U0_ap_ready);

    start_for_StreamieiP_U : component start_for_StreamieiP
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_2_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_2_U0_full_n,
        if_write => StreamingDataWidthCo_18_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_2_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_2_U0_empty_n,
        if_read => StreamingDataWidthCo_2_U0_ap_ready);

    start_for_ConvoluejP_U : component start_for_ConvoluejP
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGene_1_U0_din,
        if_full_n => start_for_ConvolutionInputGene_1_U0_full_n,
        if_write => StreamingDataWidthCo_2_U0_start_write,
        if_dout => start_for_ConvolutionInputGene_1_U0_dout,
        if_empty_n => start_for_ConvolutionInputGene_1_U0_empty_n,
        if_read => ConvolutionInputGene_1_U0_ap_ready);

    start_for_StreamiekP_U : component start_for_StreamiekP
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_16_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_16_U0_full_n,
        if_write => Matrix_Vector_Activa_1_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_16_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_16_U0_empty_n,
        if_read => StreamingDataWidthCo_16_U0_ap_ready);

    start_for_StreamielP_U : component start_for_StreamielP
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_19_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_19_U0_full_n,
        if_write => StreamingDataWidthCo_16_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_19_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_19_U0_empty_n,
        if_read => StreamingDataWidthCo_19_U0_ap_ready);

    start_for_ConvoluemP_U : component start_for_ConvoluemP
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGene_5_U0_din,
        if_full_n => start_for_ConvolutionInputGene_5_U0_full_n,
        if_write => StreamingDataWidthCo_19_U0_start_write,
        if_dout => start_for_ConvolutionInputGene_5_U0_dout,
        if_empty_n => start_for_ConvolutionInputGene_5_U0_empty_n,
        if_read => ConvolutionInputGene_5_U0_ap_ready);

    start_for_StreamienQ_U : component start_for_StreamienQ
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_17_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_17_U0_full_n,
        if_write => Matrix_Vector_Activa_8_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_17_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_17_U0_empty_n,
        if_read => StreamingDataWidthCo_17_U0_ap_ready);

    start_for_StreamieoQ_U : component start_for_StreamieoQ
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_20_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_20_U0_full_n,
        if_write => StreamingDataWidthCo_17_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_20_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_20_U0_empty_n,
        if_read => StreamingDataWidthCo_20_U0_ap_ready);

    start_for_DoCompuepQ_U : component start_for_DoCompuepQ
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_DoCompute_Loop_2_pro_U0_din,
        if_full_n => start_for_DoCompute_Loop_2_pro_U0_full_n,
        if_write => StreamingDataWidthCo_20_U0_start_write,
        if_dout => start_for_DoCompute_Loop_2_pro_U0_dout,
        if_empty_n => start_for_DoCompute_Loop_2_pro_U0_empty_n,
        if_read => DoCompute_Loop_2_pro_U0_ap_ready);

    start_for_StreamieqQ_U : component start_for_StreamieqQ
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_13_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_13_U0_full_n,
        if_write => DoCompute_Loop_2_pro_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_13_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_13_U0_empty_n,
        if_read => StreamingDataWidthCo_13_U0_ap_ready);

    start_for_StreamierQ_U : component start_for_StreamierQ
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_21_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_21_U0_full_n,
        if_write => StreamingDataWidthCo_13_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_21_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_21_U0_empty_n,
        if_read => StreamingDataWidthCo_21_U0_ap_ready);

    start_for_ConvoluesQ_U : component start_for_ConvoluesQ
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGene_4_U0_din,
        if_full_n => start_for_ConvolutionInputGene_4_U0_full_n,
        if_write => StreamingDataWidthCo_21_U0_start_write,
        if_dout => start_for_ConvolutionInputGene_4_U0_dout,
        if_empty_n => start_for_ConvolutionInputGene_4_U0_empty_n,
        if_read => ConvolutionInputGene_4_U0_ap_ready);

    start_for_StreamietR_U : component start_for_StreamietR
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_U0_full_n,
        if_write => Matrix_Vector_Activa_7_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_U0_empty_n,
        if_read => StreamingDataWidthCo_U0_ap_ready);

    start_for_StreamieuR_U : component start_for_StreamieuR
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_12_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_12_U0_full_n,
        if_write => StreamingDataWidthCo_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_12_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_12_U0_empty_n,
        if_read => StreamingDataWidthCo_12_U0_ap_ready);

    start_for_ConvoluevR_U : component start_for_ConvoluevR
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ConvolutionInputGene_3_U0_din,
        if_full_n => start_for_ConvolutionInputGene_3_U0_full_n,
        if_write => StreamingDataWidthCo_12_U0_start_write,
        if_dout => start_for_ConvolutionInputGene_3_U0_dout,
        if_empty_n => start_for_ConvolutionInputGene_3_U0_empty_n,
        if_read => ConvolutionInputGene_3_U0_ap_ready);

    start_for_StreamiewR_U : component start_for_StreamiewR
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_10_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_10_U0_full_n,
        if_write => Matrix_Vector_Activa_6_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_10_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_10_U0_empty_n,
        if_read => StreamingDataWidthCo_10_U0_ap_ready);

    start_for_StreamiexR_U : component start_for_StreamiexR
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_11_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_11_U0_full_n,
        if_write => StreamingDataWidthCo_10_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_11_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_11_U0_empty_n,
        if_read => StreamingDataWidthCo_11_U0_ap_ready);

    start_for_StreamieyR_U : component start_for_StreamieyR
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_9_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_9_U0_full_n,
        if_write => Matrix_Vector_Activa_5_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_9_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_9_U0_empty_n,
        if_read => StreamingDataWidthCo_9_U0_ap_ready);

    start_for_StreamiezS_U : component start_for_StreamiezS
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_1_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_1_U0_full_n,
        if_write => StreamingDataWidthCo_9_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_1_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_1_U0_empty_n,
        if_read => StreamingDataWidthCo_1_U0_ap_ready);

    start_for_StreamieAS_U : component start_for_StreamieAS
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_7_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_7_U0_full_n,
        if_write => Matrix_Vector_Activa_3_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_7_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_7_U0_empty_n,
        if_read => StreamingDataWidthCo_7_U0_ap_ready);

    start_for_StreamieBS_U : component start_for_StreamieBS
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_4_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_4_U0_full_n,
        if_write => StreamingDataWidthCo_7_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_4_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_4_U0_empty_n,
        if_read => StreamingDataWidthCo_4_U0_ap_ready);





    ap_sync_reg_DoCompute_entry36212_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_DoCompute_entry36212_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_DoCompute_entry36212_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_DoCompute_entry36212_U0_ap_ready <= ap_sync_DoCompute_entry36212_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activa_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activa_1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activa_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activa_1_U0_ap_ready <= ap_sync_Matrix_Vector_Activa_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activa_2_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activa_2_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activa_2_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activa_2_U0_ap_ready <= ap_sync_Matrix_Vector_Activa_2_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activa_3_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activa_3_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activa_3_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activa_3_U0_ap_ready <= ap_sync_Matrix_Vector_Activa_3_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activa_4_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activa_4_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activa_4_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activa_4_U0_ap_ready <= ap_sync_Matrix_Vector_Activa_4_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activa_5_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activa_5_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activa_5_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activa_5_U0_ap_ready <= ap_sync_Matrix_Vector_Activa_5_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activa_6_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activa_6_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activa_6_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activa_6_U0_ap_ready <= ap_sync_Matrix_Vector_Activa_6_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activa_7_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activa_7_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activa_7_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activa_7_U0_ap_ready <= ap_sync_Matrix_Vector_Activa_7_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activa_8_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activa_8_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activa_8_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activa_8_U0_ap_ready <= ap_sync_Matrix_Vector_Activa_8_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Matrix_Vector_Activa_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Matrix_Vector_Activa_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Matrix_Vector_Activa_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Matrix_Vector_Activa_U0_ap_ready <= ap_sync_Matrix_Vector_Activa_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Mem2Stream_Batch_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Mem2Stream_Batch_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Mem2Stream_Batch_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Mem2Stream_Batch_U0_ap_ready <= ap_sync_Mem2Stream_Batch_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    DoCompute_entry36212_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = DoCompute_entry36212_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                DoCompute_entry36212_U0_ap_ready_count <= std_logic_vector(unsigned(DoCompute_entry36212_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = DoCompute_entry36212_U0_ap_ready))) then 
                DoCompute_entry36212_U0_ap_ready_count <= std_logic_vector(unsigned(DoCompute_entry36212_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Matrix_Vector_Activa_1_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Matrix_Vector_Activa_1_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Matrix_Vector_Activa_1_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_1_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Matrix_Vector_Activa_1_U0_ap_ready))) then 
                Matrix_Vector_Activa_1_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_1_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Matrix_Vector_Activa_2_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Matrix_Vector_Activa_2_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Matrix_Vector_Activa_2_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_2_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Matrix_Vector_Activa_2_U0_ap_ready))) then 
                Matrix_Vector_Activa_2_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_2_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Matrix_Vector_Activa_3_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Matrix_Vector_Activa_3_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Matrix_Vector_Activa_3_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_3_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Matrix_Vector_Activa_3_U0_ap_ready))) then 
                Matrix_Vector_Activa_3_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_3_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Matrix_Vector_Activa_4_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Matrix_Vector_Activa_4_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Matrix_Vector_Activa_4_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_4_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Matrix_Vector_Activa_4_U0_ap_ready))) then 
                Matrix_Vector_Activa_4_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_4_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Matrix_Vector_Activa_5_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Matrix_Vector_Activa_5_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Matrix_Vector_Activa_5_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_5_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Matrix_Vector_Activa_5_U0_ap_ready))) then 
                Matrix_Vector_Activa_5_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_5_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Matrix_Vector_Activa_6_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Matrix_Vector_Activa_6_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Matrix_Vector_Activa_6_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_6_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Matrix_Vector_Activa_6_U0_ap_ready))) then 
                Matrix_Vector_Activa_6_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_6_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Matrix_Vector_Activa_7_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Matrix_Vector_Activa_7_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Matrix_Vector_Activa_7_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_7_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Matrix_Vector_Activa_7_U0_ap_ready))) then 
                Matrix_Vector_Activa_7_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_7_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Matrix_Vector_Activa_8_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Matrix_Vector_Activa_8_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Matrix_Vector_Activa_8_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_8_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Matrix_Vector_Activa_8_U0_ap_ready))) then 
                Matrix_Vector_Activa_8_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_8_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Matrix_Vector_Activa_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Matrix_Vector_Activa_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Matrix_Vector_Activa_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Matrix_Vector_Activa_U0_ap_ready))) then 
                Matrix_Vector_Activa_U0_ap_ready_count <= std_logic_vector(unsigned(Matrix_Vector_Activa_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Mem2Stream_Batch_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Mem2Stream_Batch_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Mem2Stream_Batch_U0_ap_ready_count <= std_logic_vector(unsigned(Mem2Stream_Batch_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Mem2Stream_Batch_U0_ap_ready))) then 
                Mem2Stream_Batch_U0_ap_ready_count <= std_logic_vector(unsigned(Mem2Stream_Batch_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    ConvolutionInputGene_1_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGene_1_U0_ap_start <= start_for_ConvolutionInputGene_1_U0_empty_n;
    ConvolutionInputGene_1_U0_start_full_n <= ap_const_logic_1;
    ConvolutionInputGene_1_U0_start_write <= ap_const_logic_0;
    ConvolutionInputGene_2_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGene_2_U0_ap_start <= start_for_ConvolutionInputGene_2_U0_empty_n;
    ConvolutionInputGene_2_U0_start_full_n <= ap_const_logic_1;
    ConvolutionInputGene_2_U0_start_write <= ap_const_logic_0;
    ConvolutionInputGene_3_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGene_3_U0_ap_start <= start_for_ConvolutionInputGene_3_U0_empty_n;
    ConvolutionInputGene_3_U0_start_full_n <= ap_const_logic_1;
    ConvolutionInputGene_3_U0_start_write <= ap_const_logic_0;
    ConvolutionInputGene_4_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGene_4_U0_ap_start <= start_for_ConvolutionInputGene_4_U0_empty_n;
    ConvolutionInputGene_4_U0_start_full_n <= ap_const_logic_1;
    ConvolutionInputGene_4_U0_start_write <= ap_const_logic_0;
    ConvolutionInputGene_5_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGene_5_U0_ap_start <= start_for_ConvolutionInputGene_5_U0_empty_n;
    ConvolutionInputGene_5_U0_start_full_n <= ap_const_logic_1;
    ConvolutionInputGene_5_U0_start_write <= ap_const_logic_0;
    ConvolutionInputGene_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGene_U0_ap_start <= start_for_ConvolutionInputGene_U0_empty_n;
    ConvolutionInputGene_U0_start_full_n <= ap_const_logic_1;
    ConvolutionInputGene_U0_start_write <= ap_const_logic_0;
    DoCompute_Block_Stre_1_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Block_Stre_1_U0_ap_start <= start_for_DoCompute_Block_Stre_1_U0_empty_n;
    DoCompute_Block_Stre_1_U0_start_full_n <= ap_const_logic_1;
    DoCompute_Block_Stre_1_U0_start_write <= ap_const_logic_0;
    DoCompute_Block_Stre_2_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Block_Stre_2_U0_ap_start <= start_for_DoCompute_Block_Stre_2_U0_empty_n;
    DoCompute_Block_Stre_2_U0_start_full_n <= ap_const_logic_1;
    DoCompute_Block_Stre_2_U0_start_write <= ap_const_logic_0;
    DoCompute_Block_Stre_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Block_Stre_U0_ap_start <= start_for_DoCompute_Block_Stre_U0_empty_n;
    DoCompute_Block_Stre_U0_start_full_n <= ap_const_logic_1;
    DoCompute_Block_Stre_U0_start_write <= ap_const_logic_0;
    DoCompute_Block_pro_1_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Block_pro_1_U0_ap_start <= start_for_DoCompute_Block_pro_1_U0_empty_n;
    DoCompute_Block_pro_1_U0_start_full_n <= ap_const_logic_1;
    DoCompute_Block_pro_1_U0_start_write <= ap_const_logic_0;
    DoCompute_Block_pro_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Block_pro_U0_ap_start <= start_for_DoCompute_Block_pro_U0_empty_n;
    DoCompute_Block_pro_U0_start_full_n <= ap_const_logic_1;
    DoCompute_Block_pro_U0_start_write <= ap_const_logic_0;
    DoCompute_Loop_1_pro_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_1_pro_U0_ap_start <= start_for_DoCompute_Loop_1_pro_U0_empty_n;
    DoCompute_Loop_2_pro_U0_ap_continue <= ap_const_logic_1;
    DoCompute_Loop_2_pro_U0_ap_start <= start_for_DoCompute_Loop_2_pro_U0_empty_n;
    DoCompute_entry36212_U0_ap_continue <= ap_const_logic_1;
    DoCompute_entry36212_U0_ap_start <= ((ap_sync_reg_DoCompute_entry36212_U0_ap_ready xor ap_const_logic_1) and ap_start);
    DoCompute_entry36212_U0_start_full_n <= (start_for_Stream2Mem_Batch_U0_full_n and start_for_DoCompute_Block_pro_U0_full_n and start_for_DoCompute_Block_pro_1_U0_full_n and start_for_DoCompute_Block_Stre_U0_full_n and start_for_DoCompute_Block_Stre_2_U0_full_n and start_for_DoCompute_Block_Stre_1_U0_full_n);
    Matrix_Vector_Activa_1_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activa_1_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activa_1_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activa_2_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activa_2_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activa_2_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activa_2_U0_start_full_n <= ap_const_logic_1;
    Matrix_Vector_Activa_2_U0_start_write <= ap_const_logic_0;
    Matrix_Vector_Activa_3_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activa_3_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activa_3_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activa_4_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activa_4_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activa_4_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activa_5_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activa_5_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activa_5_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activa_6_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activa_6_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activa_6_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activa_7_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activa_7_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activa_7_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activa_8_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activa_8_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activa_8_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activa_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activa_U0_ap_start <= ((ap_sync_reg_Matrix_Vector_Activa_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Mem2Stream_Batch_U0_ap_continue <= ap_const_logic_1;
    Mem2Stream_Batch_U0_ap_start <= ((ap_sync_reg_Mem2Stream_Batch_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Stream2Mem_Batch_U0_ap_continue <= ap_continue;
    Stream2Mem_Batch_U0_ap_start <= start_for_Stream2Mem_Batch_U0_empty_n;
    Stream2Mem_Batch_U0_start_full_n <= ap_const_logic_1;
    Stream2Mem_Batch_U0_start_write <= ap_const_logic_0;
    StreamingDataWidthCo_10_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_10_U0_ap_start <= start_for_StreamingDataWidthCo_10_U0_empty_n;
    StreamingDataWidthCo_11_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_11_U0_ap_start <= start_for_StreamingDataWidthCo_11_U0_empty_n;
    StreamingDataWidthCo_11_U0_start_full_n <= ap_const_logic_1;
    StreamingDataWidthCo_11_U0_start_write <= ap_const_logic_0;
    StreamingDataWidthCo_12_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_12_U0_ap_start <= start_for_StreamingDataWidthCo_12_U0_empty_n;
    StreamingDataWidthCo_13_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_13_U0_ap_start <= start_for_StreamingDataWidthCo_13_U0_empty_n;
    StreamingDataWidthCo_14_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_14_U0_ap_start <= start_for_StreamingDataWidthCo_14_U0_empty_n;
    StreamingDataWidthCo_15_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_15_U0_ap_start <= start_for_StreamingDataWidthCo_15_U0_empty_n;
    StreamingDataWidthCo_16_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_16_U0_ap_start <= start_for_StreamingDataWidthCo_16_U0_empty_n;
    StreamingDataWidthCo_17_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_17_U0_ap_start <= start_for_StreamingDataWidthCo_17_U0_empty_n;
    StreamingDataWidthCo_18_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_18_U0_ap_start <= start_for_StreamingDataWidthCo_18_U0_empty_n;
    StreamingDataWidthCo_19_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_19_U0_ap_start <= start_for_StreamingDataWidthCo_19_U0_empty_n;
    StreamingDataWidthCo_1_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_1_U0_ap_start <= start_for_StreamingDataWidthCo_1_U0_empty_n;
    StreamingDataWidthCo_1_U0_start_full_n <= ap_const_logic_1;
    StreamingDataWidthCo_1_U0_start_write <= ap_const_logic_0;
    StreamingDataWidthCo_20_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_20_U0_ap_start <= start_for_StreamingDataWidthCo_20_U0_empty_n;
    StreamingDataWidthCo_21_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_21_U0_ap_start <= start_for_StreamingDataWidthCo_21_U0_empty_n;
    StreamingDataWidthCo_2_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_2_U0_ap_start <= start_for_StreamingDataWidthCo_2_U0_empty_n;
    StreamingDataWidthCo_3_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_3_U0_ap_start <= start_for_StreamingDataWidthCo_3_U0_empty_n;
    StreamingDataWidthCo_4_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_4_U0_ap_start <= start_for_StreamingDataWidthCo_4_U0_empty_n;
    StreamingDataWidthCo_4_U0_start_full_n <= ap_const_logic_1;
    StreamingDataWidthCo_4_U0_start_write <= ap_const_logic_0;
    StreamingDataWidthCo_5_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_5_U0_ap_start <= start_for_StreamingDataWidthCo_5_U0_empty_n;
    StreamingDataWidthCo_6_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_6_U0_ap_start <= start_for_StreamingDataWidthCo_6_U0_empty_n;
    StreamingDataWidthCo_7_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_7_U0_ap_start <= start_for_StreamingDataWidthCo_7_U0_empty_n;
    StreamingDataWidthCo_8_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_8_U0_ap_start <= start_for_StreamingDataWidthCo_8_U0_empty_n;
    StreamingDataWidthCo_9_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_9_U0_ap_start <= start_for_StreamingDataWidthCo_9_U0_empty_n;
    StreamingDataWidthCo_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_U0_ap_start <= start_for_StreamingDataWidthCo_U0_empty_n;
    ap_done <= Stream2Mem_Batch_U0_ap_done;
    ap_idle <= (StreamingDataWidthCo_U0_ap_idle and StreamingDataWidthCo_9_U0_ap_idle and StreamingDataWidthCo_8_U0_ap_idle and StreamingDataWidthCo_7_U0_ap_idle and StreamingDataWidthCo_6_U0_ap_idle and StreamingDataWidthCo_5_U0_ap_idle and StreamingDataWidthCo_4_U0_ap_idle and StreamingDataWidthCo_3_U0_ap_idle and StreamingDataWidthCo_2_U0_ap_idle and StreamingDataWidthCo_21_U0_ap_idle and StreamingDataWidthCo_20_U0_ap_idle and StreamingDataWidthCo_1_U0_ap_idle and StreamingDataWidthCo_19_U0_ap_idle and StreamingDataWidthCo_18_U0_ap_idle and StreamingDataWidthCo_17_U0_ap_idle and StreamingDataWidthCo_16_U0_ap_idle and StreamingDataWidthCo_15_U0_ap_idle and StreamingDataWidthCo_14_U0_ap_idle and StreamingDataWidthCo_13_U0_ap_idle and StreamingDataWidthCo_12_U0_ap_idle and StreamingDataWidthCo_11_U0_ap_idle and StreamingDataWidthCo_10_U0_ap_idle and Stream2Mem_Batch_U0_ap_idle and Mem2Stream_Batch_U0_ap_idle and Matrix_Vector_Activa_U0_ap_idle and Matrix_Vector_Activa_8_U0_ap_idle and Matrix_Vector_Activa_7_U0_ap_idle and Matrix_Vector_Activa_6_U0_ap_idle and Matrix_Vector_Activa_5_U0_ap_idle and Matrix_Vector_Activa_4_U0_ap_idle and Matrix_Vector_Activa_3_U0_ap_idle and Matrix_Vector_Activa_2_U0_ap_idle and Matrix_Vector_Activa_1_U0_ap_idle and DoCompute_entry36212_U0_ap_idle and DoCompute_Loop_2_pro_U0_ap_idle and DoCompute_Loop_1_pro_U0_ap_idle and DoCompute_Block_pro_U0_ap_idle and DoCompute_Block_pro_1_U0_ap_idle and DoCompute_Block_Stre_U0_ap_idle and DoCompute_Block_Stre_2_U0_ap_idle and DoCompute_Block_Stre_1_U0_ap_idle and ConvolutionInputGene_U0_ap_idle and ConvolutionInputGene_5_U0_ap_idle and ConvolutionInputGene_4_U0_ap_idle and ConvolutionInputGene_3_U0_ap_idle and ConvolutionInputGene_2_U0_ap_idle and ConvolutionInputGene_1_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_DoCompute_entry36212_U0_ap_ready <= (ap_sync_reg_DoCompute_entry36212_U0_ap_ready or DoCompute_entry36212_U0_ap_ready);
    ap_sync_Matrix_Vector_Activa_1_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activa_1_U0_ap_ready or Matrix_Vector_Activa_1_U0_ap_ready);
    ap_sync_Matrix_Vector_Activa_2_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activa_2_U0_ap_ready or Matrix_Vector_Activa_2_U0_ap_ready);
    ap_sync_Matrix_Vector_Activa_3_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activa_3_U0_ap_ready or Matrix_Vector_Activa_3_U0_ap_ready);
    ap_sync_Matrix_Vector_Activa_4_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activa_4_U0_ap_ready or Matrix_Vector_Activa_4_U0_ap_ready);
    ap_sync_Matrix_Vector_Activa_5_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activa_5_U0_ap_ready or Matrix_Vector_Activa_5_U0_ap_ready);
    ap_sync_Matrix_Vector_Activa_6_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activa_6_U0_ap_ready or Matrix_Vector_Activa_6_U0_ap_ready);
    ap_sync_Matrix_Vector_Activa_7_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activa_7_U0_ap_ready or Matrix_Vector_Activa_7_U0_ap_ready);
    ap_sync_Matrix_Vector_Activa_8_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activa_8_U0_ap_ready or Matrix_Vector_Activa_8_U0_ap_ready);
    ap_sync_Matrix_Vector_Activa_U0_ap_ready <= (ap_sync_reg_Matrix_Vector_Activa_U0_ap_ready or Matrix_Vector_Activa_U0_ap_ready);
    ap_sync_Mem2Stream_Batch_U0_ap_ready <= (ap_sync_reg_Mem2Stream_Batch_U0_ap_ready or Mem2Stream_Batch_U0_ap_ready);
    ap_sync_continue <= ap_continue;
    ap_sync_done <= Stream2Mem_Batch_U0_ap_done;
    ap_sync_ready <= (ap_sync_Mem2Stream_Batch_U0_ap_ready and ap_sync_Matrix_Vector_Activa_U0_ap_ready and ap_sync_Matrix_Vector_Activa_8_U0_ap_ready and ap_sync_Matrix_Vector_Activa_7_U0_ap_ready and ap_sync_Matrix_Vector_Activa_6_U0_ap_ready and ap_sync_Matrix_Vector_Activa_5_U0_ap_ready and ap_sync_Matrix_Vector_Activa_4_U0_ap_ready and ap_sync_Matrix_Vector_Activa_3_U0_ap_ready and ap_sync_Matrix_Vector_Activa_2_U0_ap_ready and ap_sync_Matrix_Vector_Activa_1_U0_ap_ready and ap_sync_DoCompute_entry36212_U0_ap_ready);
    m_axi_in_V_ARADDR <= Mem2Stream_Batch_U0_m_axi_in_V_ARADDR;
    m_axi_in_V_ARBURST <= Mem2Stream_Batch_U0_m_axi_in_V_ARBURST;
    m_axi_in_V_ARCACHE <= Mem2Stream_Batch_U0_m_axi_in_V_ARCACHE;
    m_axi_in_V_ARID <= Mem2Stream_Batch_U0_m_axi_in_V_ARID;
    m_axi_in_V_ARLEN <= Mem2Stream_Batch_U0_m_axi_in_V_ARLEN;
    m_axi_in_V_ARLOCK <= Mem2Stream_Batch_U0_m_axi_in_V_ARLOCK;
    m_axi_in_V_ARPROT <= Mem2Stream_Batch_U0_m_axi_in_V_ARPROT;
    m_axi_in_V_ARQOS <= Mem2Stream_Batch_U0_m_axi_in_V_ARQOS;
    m_axi_in_V_ARREGION <= Mem2Stream_Batch_U0_m_axi_in_V_ARREGION;
    m_axi_in_V_ARSIZE <= Mem2Stream_Batch_U0_m_axi_in_V_ARSIZE;
    m_axi_in_V_ARUSER <= Mem2Stream_Batch_U0_m_axi_in_V_ARUSER;
    m_axi_in_V_ARVALID <= Mem2Stream_Batch_U0_m_axi_in_V_ARVALID;
    m_axi_in_V_AWADDR <= Stream2Mem_Batch_U0_m_axi_in_V_AWADDR;
    m_axi_in_V_AWBURST <= Stream2Mem_Batch_U0_m_axi_in_V_AWBURST;
    m_axi_in_V_AWCACHE <= Stream2Mem_Batch_U0_m_axi_in_V_AWCACHE;
    m_axi_in_V_AWID <= Stream2Mem_Batch_U0_m_axi_in_V_AWID;
    m_axi_in_V_AWLEN <= Stream2Mem_Batch_U0_m_axi_in_V_AWLEN;
    m_axi_in_V_AWLOCK <= Stream2Mem_Batch_U0_m_axi_in_V_AWLOCK;
    m_axi_in_V_AWPROT <= Stream2Mem_Batch_U0_m_axi_in_V_AWPROT;
    m_axi_in_V_AWQOS <= Stream2Mem_Batch_U0_m_axi_in_V_AWQOS;
    m_axi_in_V_AWREGION <= Stream2Mem_Batch_U0_m_axi_in_V_AWREGION;
    m_axi_in_V_AWSIZE <= Stream2Mem_Batch_U0_m_axi_in_V_AWSIZE;
    m_axi_in_V_AWUSER <= Stream2Mem_Batch_U0_m_axi_in_V_AWUSER;
    m_axi_in_V_AWVALID <= Stream2Mem_Batch_U0_m_axi_in_V_AWVALID;
    m_axi_in_V_BREADY <= Stream2Mem_Batch_U0_m_axi_in_V_BREADY;
    m_axi_in_V_RREADY <= Mem2Stream_Batch_U0_m_axi_in_V_RREADY;
    m_axi_in_V_WDATA <= Stream2Mem_Batch_U0_m_axi_in_V_WDATA;
    m_axi_in_V_WID <= Stream2Mem_Batch_U0_m_axi_in_V_WID;
    m_axi_in_V_WLAST <= Stream2Mem_Batch_U0_m_axi_in_V_WLAST;
    m_axi_in_V_WSTRB <= Stream2Mem_Batch_U0_m_axi_in_V_WSTRB;
    m_axi_in_V_WUSER <= Stream2Mem_Batch_U0_m_axi_in_V_WUSER;
    m_axi_in_V_WVALID <= Stream2Mem_Batch_U0_m_axi_in_V_WVALID;
    start_for_ConvolutionInputGene_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ConvolutionInputGene_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ConvolutionInputGene_3_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ConvolutionInputGene_4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ConvolutionInputGene_5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ConvolutionInputGene_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Block_Stre_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Block_Stre_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Block_Stre_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Block_pro_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Block_pro_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_1_pro_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_DoCompute_Loop_2_pro_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Stream2Mem_Batch_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_11_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_12_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_13_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_14_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_15_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_16_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_17_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_18_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_19_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_20_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_21_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_3_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_7_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_8_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_9_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_U0_din <= (0=>ap_const_logic_1, others=>'-');
    threshs0_m_threshold_10_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_10_address0;
    threshs0_m_threshold_10_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_10_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_10_ce0;
    threshs0_m_threshold_10_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_10_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_10_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_10_we0 <= ap_const_logic_0;
    threshs0_m_threshold_10_we1 <= ap_const_logic_0;
    threshs0_m_threshold_11_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_11_address0;
    threshs0_m_threshold_11_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_11_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_11_ce0;
    threshs0_m_threshold_11_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_11_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_11_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_11_we0 <= ap_const_logic_0;
    threshs0_m_threshold_11_we1 <= ap_const_logic_0;
    threshs0_m_threshold_12_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_12_address0;
    threshs0_m_threshold_12_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_12_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_12_ce0;
    threshs0_m_threshold_12_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_12_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_12_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_12_we0 <= ap_const_logic_0;
    threshs0_m_threshold_12_we1 <= ap_const_logic_0;
    threshs0_m_threshold_13_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_13_address0;
    threshs0_m_threshold_13_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_13_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_13_ce0;
    threshs0_m_threshold_13_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_13_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_13_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_13_we0 <= ap_const_logic_0;
    threshs0_m_threshold_13_we1 <= ap_const_logic_0;
    threshs0_m_threshold_14_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_14_address0;
    threshs0_m_threshold_14_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_14_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_14_ce0;
    threshs0_m_threshold_14_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_14_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_14_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_14_we0 <= ap_const_logic_0;
    threshs0_m_threshold_14_we1 <= ap_const_logic_0;
    threshs0_m_threshold_15_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_15_address0;
    threshs0_m_threshold_15_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_15_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_15_ce0;
    threshs0_m_threshold_15_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_15_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_15_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_15_we0 <= ap_const_logic_0;
    threshs0_m_threshold_15_we1 <= ap_const_logic_0;
    threshs0_m_threshold_1_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_1_address0;
    threshs0_m_threshold_1_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_1_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_1_ce0;
    threshs0_m_threshold_1_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_1_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_1_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_1_we0 <= ap_const_logic_0;
    threshs0_m_threshold_1_we1 <= ap_const_logic_0;
    threshs0_m_threshold_2_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_2_address0;
    threshs0_m_threshold_2_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_2_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_2_ce0;
    threshs0_m_threshold_2_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_2_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_2_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_2_we0 <= ap_const_logic_0;
    threshs0_m_threshold_2_we1 <= ap_const_logic_0;
    threshs0_m_threshold_3_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_3_address0;
    threshs0_m_threshold_3_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_3_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_3_ce0;
    threshs0_m_threshold_3_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_3_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_3_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_3_we0 <= ap_const_logic_0;
    threshs0_m_threshold_3_we1 <= ap_const_logic_0;
    threshs0_m_threshold_4_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_4_address0;
    threshs0_m_threshold_4_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_4_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_4_ce0;
    threshs0_m_threshold_4_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_4_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_4_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_4_we0 <= ap_const_logic_0;
    threshs0_m_threshold_4_we1 <= ap_const_logic_0;
    threshs0_m_threshold_5_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_5_address0;
    threshs0_m_threshold_5_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_5_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_5_ce0;
    threshs0_m_threshold_5_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_5_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_5_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_5_we0 <= ap_const_logic_0;
    threshs0_m_threshold_5_we1 <= ap_const_logic_0;
    threshs0_m_threshold_6_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_6_address0;
    threshs0_m_threshold_6_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_6_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_6_ce0;
    threshs0_m_threshold_6_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_6_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_6_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_6_we0 <= ap_const_logic_0;
    threshs0_m_threshold_6_we1 <= ap_const_logic_0;
    threshs0_m_threshold_7_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_7_address0;
    threshs0_m_threshold_7_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_7_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_7_ce0;
    threshs0_m_threshold_7_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_7_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_7_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_7_we0 <= ap_const_logic_0;
    threshs0_m_threshold_7_we1 <= ap_const_logic_0;
    threshs0_m_threshold_8_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_8_address0;
    threshs0_m_threshold_8_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_8_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_8_ce0;
    threshs0_m_threshold_8_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_8_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_8_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_8_we0 <= ap_const_logic_0;
    threshs0_m_threshold_8_we1 <= ap_const_logic_0;
    threshs0_m_threshold_9_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_9_address0;
    threshs0_m_threshold_9_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_9_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_9_ce0;
    threshs0_m_threshold_9_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_9_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_9_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_9_we0 <= ap_const_logic_0;
    threshs0_m_threshold_9_we1 <= ap_const_logic_0;
    threshs0_m_threshold_address0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_address0;
    threshs0_m_threshold_address1 <= ap_const_lv3_0;
    threshs0_m_threshold_ce0 <= Matrix_Vector_Activa_4_U0_threshs0_m_threshold_ce0;
    threshs0_m_threshold_ce1 <= ap_const_logic_0;
    threshs0_m_threshold_d0 <= ap_const_lv24_0;
    threshs0_m_threshold_d1 <= ap_const_lv24_0;
    threshs0_m_threshold_we0 <= ap_const_logic_0;
    threshs0_m_threshold_we1 <= ap_const_logic_0;
    threshs1_m_threshold_10_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_10_address0;
    threshs1_m_threshold_10_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_10_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_10_ce0;
    threshs1_m_threshold_10_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_10_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_10_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_10_we0 <= ap_const_logic_0;
    threshs1_m_threshold_10_we1 <= ap_const_logic_0;
    threshs1_m_threshold_11_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_11_address0;
    threshs1_m_threshold_11_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_11_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_11_ce0;
    threshs1_m_threshold_11_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_11_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_11_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_11_we0 <= ap_const_logic_0;
    threshs1_m_threshold_11_we1 <= ap_const_logic_0;
    threshs1_m_threshold_12_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_12_address0;
    threshs1_m_threshold_12_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_12_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_12_ce0;
    threshs1_m_threshold_12_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_12_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_12_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_12_we0 <= ap_const_logic_0;
    threshs1_m_threshold_12_we1 <= ap_const_logic_0;
    threshs1_m_threshold_13_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_13_address0;
    threshs1_m_threshold_13_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_13_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_13_ce0;
    threshs1_m_threshold_13_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_13_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_13_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_13_we0 <= ap_const_logic_0;
    threshs1_m_threshold_13_we1 <= ap_const_logic_0;
    threshs1_m_threshold_14_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_14_address0;
    threshs1_m_threshold_14_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_14_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_14_ce0;
    threshs1_m_threshold_14_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_14_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_14_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_14_we0 <= ap_const_logic_0;
    threshs1_m_threshold_14_we1 <= ap_const_logic_0;
    threshs1_m_threshold_15_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_15_address0;
    threshs1_m_threshold_15_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_15_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_15_ce0;
    threshs1_m_threshold_15_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_15_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_15_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_15_we0 <= ap_const_logic_0;
    threshs1_m_threshold_15_we1 <= ap_const_logic_0;
    threshs1_m_threshold_16_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_16_address0;
    threshs1_m_threshold_16_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_16_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_16_ce0;
    threshs1_m_threshold_16_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_16_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_16_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_16_we0 <= ap_const_logic_0;
    threshs1_m_threshold_16_we1 <= ap_const_logic_0;
    threshs1_m_threshold_17_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_17_address0;
    threshs1_m_threshold_17_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_17_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_17_ce0;
    threshs1_m_threshold_17_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_17_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_17_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_17_we0 <= ap_const_logic_0;
    threshs1_m_threshold_17_we1 <= ap_const_logic_0;
    threshs1_m_threshold_18_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_18_address0;
    threshs1_m_threshold_18_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_18_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_18_ce0;
    threshs1_m_threshold_18_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_18_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_18_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_18_we0 <= ap_const_logic_0;
    threshs1_m_threshold_18_we1 <= ap_const_logic_0;
    threshs1_m_threshold_19_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_19_address0;
    threshs1_m_threshold_19_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_19_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_19_ce0;
    threshs1_m_threshold_19_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_19_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_19_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_19_we0 <= ap_const_logic_0;
    threshs1_m_threshold_19_we1 <= ap_const_logic_0;
    threshs1_m_threshold_1_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_1_address0;
    threshs1_m_threshold_1_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_1_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_1_ce0;
    threshs1_m_threshold_1_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_1_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_1_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_1_we0 <= ap_const_logic_0;
    threshs1_m_threshold_1_we1 <= ap_const_logic_0;
    threshs1_m_threshold_20_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_20_address0;
    threshs1_m_threshold_20_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_20_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_20_ce0;
    threshs1_m_threshold_20_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_20_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_20_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_20_we0 <= ap_const_logic_0;
    threshs1_m_threshold_20_we1 <= ap_const_logic_0;
    threshs1_m_threshold_21_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_21_address0;
    threshs1_m_threshold_21_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_21_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_21_ce0;
    threshs1_m_threshold_21_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_21_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_21_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_21_we0 <= ap_const_logic_0;
    threshs1_m_threshold_21_we1 <= ap_const_logic_0;
    threshs1_m_threshold_22_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_22_address0;
    threshs1_m_threshold_22_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_22_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_22_ce0;
    threshs1_m_threshold_22_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_22_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_22_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_22_we0 <= ap_const_logic_0;
    threshs1_m_threshold_22_we1 <= ap_const_logic_0;
    threshs1_m_threshold_23_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_23_address0;
    threshs1_m_threshold_23_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_23_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_23_ce0;
    threshs1_m_threshold_23_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_23_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_23_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_23_we0 <= ap_const_logic_0;
    threshs1_m_threshold_23_we1 <= ap_const_logic_0;
    threshs1_m_threshold_24_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_24_address0;
    threshs1_m_threshold_24_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_24_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_24_ce0;
    threshs1_m_threshold_24_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_24_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_24_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_24_we0 <= ap_const_logic_0;
    threshs1_m_threshold_24_we1 <= ap_const_logic_0;
    threshs1_m_threshold_25_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_25_address0;
    threshs1_m_threshold_25_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_25_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_25_ce0;
    threshs1_m_threshold_25_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_25_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_25_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_25_we0 <= ap_const_logic_0;
    threshs1_m_threshold_25_we1 <= ap_const_logic_0;
    threshs1_m_threshold_26_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_26_address0;
    threshs1_m_threshold_26_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_26_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_26_ce0;
    threshs1_m_threshold_26_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_26_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_26_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_26_we0 <= ap_const_logic_0;
    threshs1_m_threshold_26_we1 <= ap_const_logic_0;
    threshs1_m_threshold_27_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_27_address0;
    threshs1_m_threshold_27_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_27_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_27_ce0;
    threshs1_m_threshold_27_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_27_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_27_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_27_we0 <= ap_const_logic_0;
    threshs1_m_threshold_27_we1 <= ap_const_logic_0;
    threshs1_m_threshold_28_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_28_address0;
    threshs1_m_threshold_28_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_28_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_28_ce0;
    threshs1_m_threshold_28_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_28_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_28_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_28_we0 <= ap_const_logic_0;
    threshs1_m_threshold_28_we1 <= ap_const_logic_0;
    threshs1_m_threshold_29_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_29_address0;
    threshs1_m_threshold_29_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_29_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_29_ce0;
    threshs1_m_threshold_29_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_29_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_29_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_29_we0 <= ap_const_logic_0;
    threshs1_m_threshold_29_we1 <= ap_const_logic_0;
    threshs1_m_threshold_2_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_2_address0;
    threshs1_m_threshold_2_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_2_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_2_ce0;
    threshs1_m_threshold_2_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_2_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_2_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_2_we0 <= ap_const_logic_0;
    threshs1_m_threshold_2_we1 <= ap_const_logic_0;
    threshs1_m_threshold_30_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_30_address0;
    threshs1_m_threshold_30_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_30_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_30_ce0;
    threshs1_m_threshold_30_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_30_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_30_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_30_we0 <= ap_const_logic_0;
    threshs1_m_threshold_30_we1 <= ap_const_logic_0;
    threshs1_m_threshold_31_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_31_address0;
    threshs1_m_threshold_31_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_31_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_31_ce0;
    threshs1_m_threshold_31_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_31_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_31_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_31_we0 <= ap_const_logic_0;
    threshs1_m_threshold_31_we1 <= ap_const_logic_0;
    threshs1_m_threshold_3_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_3_address0;
    threshs1_m_threshold_3_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_3_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_3_ce0;
    threshs1_m_threshold_3_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_3_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_3_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_3_we0 <= ap_const_logic_0;
    threshs1_m_threshold_3_we1 <= ap_const_logic_0;
    threshs1_m_threshold_4_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_4_address0;
    threshs1_m_threshold_4_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_4_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_4_ce0;
    threshs1_m_threshold_4_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_4_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_4_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_4_we0 <= ap_const_logic_0;
    threshs1_m_threshold_4_we1 <= ap_const_logic_0;
    threshs1_m_threshold_5_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_5_address0;
    threshs1_m_threshold_5_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_5_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_5_ce0;
    threshs1_m_threshold_5_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_5_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_5_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_5_we0 <= ap_const_logic_0;
    threshs1_m_threshold_5_we1 <= ap_const_logic_0;
    threshs1_m_threshold_6_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_6_address0;
    threshs1_m_threshold_6_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_6_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_6_ce0;
    threshs1_m_threshold_6_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_6_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_6_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_6_we0 <= ap_const_logic_0;
    threshs1_m_threshold_6_we1 <= ap_const_logic_0;
    threshs1_m_threshold_7_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_7_address0;
    threshs1_m_threshold_7_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_7_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_7_ce0;
    threshs1_m_threshold_7_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_7_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_7_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_7_we0 <= ap_const_logic_0;
    threshs1_m_threshold_7_we1 <= ap_const_logic_0;
    threshs1_m_threshold_8_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_8_address0;
    threshs1_m_threshold_8_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_8_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_8_ce0;
    threshs1_m_threshold_8_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_8_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_8_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_8_we0 <= ap_const_logic_0;
    threshs1_m_threshold_8_we1 <= ap_const_logic_0;
    threshs1_m_threshold_9_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_9_address0;
    threshs1_m_threshold_9_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_9_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_9_ce0;
    threshs1_m_threshold_9_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_9_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_9_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_9_we0 <= ap_const_logic_0;
    threshs1_m_threshold_9_we1 <= ap_const_logic_0;
    threshs1_m_threshold_address0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_address0;
    threshs1_m_threshold_address1 <= ap_const_lv2_0;
    threshs1_m_threshold_ce0 <= Matrix_Vector_Activa_U0_threshs1_m_threshold_ce0;
    threshs1_m_threshold_ce1 <= ap_const_logic_0;
    threshs1_m_threshold_d0 <= ap_const_lv16_0;
    threshs1_m_threshold_d1 <= ap_const_lv16_0;
    threshs1_m_threshold_we0 <= ap_const_logic_0;
    threshs1_m_threshold_we1 <= ap_const_logic_0;
    threshs2_m_threshold_10_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_10_address0;
    threshs2_m_threshold_10_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_10_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_10_ce0;
    threshs2_m_threshold_10_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_10_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_10_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_10_we0 <= ap_const_logic_0;
    threshs2_m_threshold_10_we1 <= ap_const_logic_0;
    threshs2_m_threshold_11_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_11_address0;
    threshs2_m_threshold_11_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_11_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_11_ce0;
    threshs2_m_threshold_11_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_11_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_11_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_11_we0 <= ap_const_logic_0;
    threshs2_m_threshold_11_we1 <= ap_const_logic_0;
    threshs2_m_threshold_12_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_12_address0;
    threshs2_m_threshold_12_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_12_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_12_ce0;
    threshs2_m_threshold_12_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_12_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_12_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_12_we0 <= ap_const_logic_0;
    threshs2_m_threshold_12_we1 <= ap_const_logic_0;
    threshs2_m_threshold_13_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_13_address0;
    threshs2_m_threshold_13_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_13_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_13_ce0;
    threshs2_m_threshold_13_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_13_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_13_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_13_we0 <= ap_const_logic_0;
    threshs2_m_threshold_13_we1 <= ap_const_logic_0;
    threshs2_m_threshold_14_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_14_address0;
    threshs2_m_threshold_14_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_14_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_14_ce0;
    threshs2_m_threshold_14_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_14_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_14_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_14_we0 <= ap_const_logic_0;
    threshs2_m_threshold_14_we1 <= ap_const_logic_0;
    threshs2_m_threshold_15_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_15_address0;
    threshs2_m_threshold_15_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_15_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_15_ce0;
    threshs2_m_threshold_15_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_15_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_15_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_15_we0 <= ap_const_logic_0;
    threshs2_m_threshold_15_we1 <= ap_const_logic_0;
    threshs2_m_threshold_1_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_1_address0;
    threshs2_m_threshold_1_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_1_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_1_ce0;
    threshs2_m_threshold_1_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_1_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_1_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_1_we0 <= ap_const_logic_0;
    threshs2_m_threshold_1_we1 <= ap_const_logic_0;
    threshs2_m_threshold_2_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_2_address0;
    threshs2_m_threshold_2_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_2_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_2_ce0;
    threshs2_m_threshold_2_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_2_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_2_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_2_we0 <= ap_const_logic_0;
    threshs2_m_threshold_2_we1 <= ap_const_logic_0;
    threshs2_m_threshold_3_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_3_address0;
    threshs2_m_threshold_3_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_3_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_3_ce0;
    threshs2_m_threshold_3_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_3_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_3_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_3_we0 <= ap_const_logic_0;
    threshs2_m_threshold_3_we1 <= ap_const_logic_0;
    threshs2_m_threshold_4_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_4_address0;
    threshs2_m_threshold_4_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_4_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_4_ce0;
    threshs2_m_threshold_4_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_4_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_4_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_4_we0 <= ap_const_logic_0;
    threshs2_m_threshold_4_we1 <= ap_const_logic_0;
    threshs2_m_threshold_5_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_5_address0;
    threshs2_m_threshold_5_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_5_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_5_ce0;
    threshs2_m_threshold_5_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_5_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_5_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_5_we0 <= ap_const_logic_0;
    threshs2_m_threshold_5_we1 <= ap_const_logic_0;
    threshs2_m_threshold_6_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_6_address0;
    threshs2_m_threshold_6_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_6_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_6_ce0;
    threshs2_m_threshold_6_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_6_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_6_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_6_we0 <= ap_const_logic_0;
    threshs2_m_threshold_6_we1 <= ap_const_logic_0;
    threshs2_m_threshold_7_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_7_address0;
    threshs2_m_threshold_7_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_7_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_7_ce0;
    threshs2_m_threshold_7_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_7_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_7_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_7_we0 <= ap_const_logic_0;
    threshs2_m_threshold_7_we1 <= ap_const_logic_0;
    threshs2_m_threshold_8_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_8_address0;
    threshs2_m_threshold_8_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_8_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_8_ce0;
    threshs2_m_threshold_8_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_8_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_8_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_8_we0 <= ap_const_logic_0;
    threshs2_m_threshold_8_we1 <= ap_const_logic_0;
    threshs2_m_threshold_9_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_9_address0;
    threshs2_m_threshold_9_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_9_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_9_ce0;
    threshs2_m_threshold_9_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_9_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_9_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_9_we0 <= ap_const_logic_0;
    threshs2_m_threshold_9_we1 <= ap_const_logic_0;
    threshs2_m_threshold_address0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_address0;
    threshs2_m_threshold_address1 <= ap_const_lv4_0;
    threshs2_m_threshold_ce0 <= Matrix_Vector_Activa_1_U0_threshs2_m_threshold_ce0;
    threshs2_m_threshold_ce1 <= ap_const_logic_0;
    threshs2_m_threshold_d0 <= ap_const_lv16_0;
    threshs2_m_threshold_d1 <= ap_const_lv16_0;
    threshs2_m_threshold_we0 <= ap_const_logic_0;
    threshs2_m_threshold_we1 <= ap_const_logic_0;
    threshs3_m_threshold_10_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_10_address0;
    threshs3_m_threshold_10_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_10_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_10_ce0;
    threshs3_m_threshold_10_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_10_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_10_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_10_we0 <= ap_const_logic_0;
    threshs3_m_threshold_10_we1 <= ap_const_logic_0;
    threshs3_m_threshold_11_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_11_address0;
    threshs3_m_threshold_11_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_11_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_11_ce0;
    threshs3_m_threshold_11_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_11_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_11_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_11_we0 <= ap_const_logic_0;
    threshs3_m_threshold_11_we1 <= ap_const_logic_0;
    threshs3_m_threshold_12_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_12_address0;
    threshs3_m_threshold_12_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_12_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_12_ce0;
    threshs3_m_threshold_12_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_12_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_12_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_12_we0 <= ap_const_logic_0;
    threshs3_m_threshold_12_we1 <= ap_const_logic_0;
    threshs3_m_threshold_13_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_13_address0;
    threshs3_m_threshold_13_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_13_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_13_ce0;
    threshs3_m_threshold_13_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_13_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_13_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_13_we0 <= ap_const_logic_0;
    threshs3_m_threshold_13_we1 <= ap_const_logic_0;
    threshs3_m_threshold_14_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_14_address0;
    threshs3_m_threshold_14_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_14_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_14_ce0;
    threshs3_m_threshold_14_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_14_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_14_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_14_we0 <= ap_const_logic_0;
    threshs3_m_threshold_14_we1 <= ap_const_logic_0;
    threshs3_m_threshold_15_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_15_address0;
    threshs3_m_threshold_15_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_15_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_15_ce0;
    threshs3_m_threshold_15_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_15_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_15_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_15_we0 <= ap_const_logic_0;
    threshs3_m_threshold_15_we1 <= ap_const_logic_0;
    threshs3_m_threshold_1_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_1_address0;
    threshs3_m_threshold_1_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_1_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_1_ce0;
    threshs3_m_threshold_1_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_1_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_1_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_1_we0 <= ap_const_logic_0;
    threshs3_m_threshold_1_we1 <= ap_const_logic_0;
    threshs3_m_threshold_2_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_2_address0;
    threshs3_m_threshold_2_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_2_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_2_ce0;
    threshs3_m_threshold_2_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_2_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_2_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_2_we0 <= ap_const_logic_0;
    threshs3_m_threshold_2_we1 <= ap_const_logic_0;
    threshs3_m_threshold_3_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_3_address0;
    threshs3_m_threshold_3_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_3_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_3_ce0;
    threshs3_m_threshold_3_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_3_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_3_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_3_we0 <= ap_const_logic_0;
    threshs3_m_threshold_3_we1 <= ap_const_logic_0;
    threshs3_m_threshold_4_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_4_address0;
    threshs3_m_threshold_4_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_4_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_4_ce0;
    threshs3_m_threshold_4_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_4_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_4_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_4_we0 <= ap_const_logic_0;
    threshs3_m_threshold_4_we1 <= ap_const_logic_0;
    threshs3_m_threshold_5_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_5_address0;
    threshs3_m_threshold_5_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_5_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_5_ce0;
    threshs3_m_threshold_5_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_5_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_5_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_5_we0 <= ap_const_logic_0;
    threshs3_m_threshold_5_we1 <= ap_const_logic_0;
    threshs3_m_threshold_6_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_6_address0;
    threshs3_m_threshold_6_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_6_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_6_ce0;
    threshs3_m_threshold_6_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_6_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_6_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_6_we0 <= ap_const_logic_0;
    threshs3_m_threshold_6_we1 <= ap_const_logic_0;
    threshs3_m_threshold_7_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_7_address0;
    threshs3_m_threshold_7_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_7_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_7_ce0;
    threshs3_m_threshold_7_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_7_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_7_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_7_we0 <= ap_const_logic_0;
    threshs3_m_threshold_7_we1 <= ap_const_logic_0;
    threshs3_m_threshold_8_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_8_address0;
    threshs3_m_threshold_8_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_8_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_8_ce0;
    threshs3_m_threshold_8_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_8_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_8_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_8_we0 <= ap_const_logic_0;
    threshs3_m_threshold_8_we1 <= ap_const_logic_0;
    threshs3_m_threshold_9_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_9_address0;
    threshs3_m_threshold_9_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_9_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_9_ce0;
    threshs3_m_threshold_9_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_9_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_9_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_9_we0 <= ap_const_logic_0;
    threshs3_m_threshold_9_we1 <= ap_const_logic_0;
    threshs3_m_threshold_address0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_address0;
    threshs3_m_threshold_address1 <= ap_const_lv4_0;
    threshs3_m_threshold_ce0 <= Matrix_Vector_Activa_8_U0_threshs3_m_threshold_ce0;
    threshs3_m_threshold_ce1 <= ap_const_logic_0;
    threshs3_m_threshold_d0 <= ap_const_lv16_0;
    threshs3_m_threshold_d1 <= ap_const_lv16_0;
    threshs3_m_threshold_we0 <= ap_const_logic_0;
    threshs3_m_threshold_we1 <= ap_const_logic_0;
    threshs4_m_threshold_1_address0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_1_address0;
    threshs4_m_threshold_1_address1 <= ap_const_lv6_0;
    threshs4_m_threshold_1_ce0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_1_ce0;
    threshs4_m_threshold_1_ce1 <= ap_const_logic_0;
    threshs4_m_threshold_1_d0 <= ap_const_lv16_0;
    threshs4_m_threshold_1_d1 <= ap_const_lv16_0;
    threshs4_m_threshold_1_we0 <= ap_const_logic_0;
    threshs4_m_threshold_1_we1 <= ap_const_logic_0;
    threshs4_m_threshold_2_address0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_2_address0;
    threshs4_m_threshold_2_address1 <= ap_const_lv6_0;
    threshs4_m_threshold_2_ce0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_2_ce0;
    threshs4_m_threshold_2_ce1 <= ap_const_logic_0;
    threshs4_m_threshold_2_d0 <= ap_const_lv16_0;
    threshs4_m_threshold_2_d1 <= ap_const_lv16_0;
    threshs4_m_threshold_2_we0 <= ap_const_logic_0;
    threshs4_m_threshold_2_we1 <= ap_const_logic_0;
    threshs4_m_threshold_3_address0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_3_address0;
    threshs4_m_threshold_3_address1 <= ap_const_lv6_0;
    threshs4_m_threshold_3_ce0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_3_ce0;
    threshs4_m_threshold_3_ce1 <= ap_const_logic_0;
    threshs4_m_threshold_3_d0 <= ap_const_lv16_0;
    threshs4_m_threshold_3_d1 <= ap_const_lv16_0;
    threshs4_m_threshold_3_we0 <= ap_const_logic_0;
    threshs4_m_threshold_3_we1 <= ap_const_logic_0;
    threshs4_m_threshold_4_address0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_4_address0;
    threshs4_m_threshold_4_address1 <= ap_const_lv6_0;
    threshs4_m_threshold_4_ce0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_4_ce0;
    threshs4_m_threshold_4_ce1 <= ap_const_logic_0;
    threshs4_m_threshold_4_d0 <= ap_const_lv16_0;
    threshs4_m_threshold_4_d1 <= ap_const_lv16_0;
    threshs4_m_threshold_4_we0 <= ap_const_logic_0;
    threshs4_m_threshold_4_we1 <= ap_const_logic_0;
    threshs4_m_threshold_5_address0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_5_address0;
    threshs4_m_threshold_5_address1 <= ap_const_lv6_0;
    threshs4_m_threshold_5_ce0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_5_ce0;
    threshs4_m_threshold_5_ce1 <= ap_const_logic_0;
    threshs4_m_threshold_5_d0 <= ap_const_lv16_0;
    threshs4_m_threshold_5_d1 <= ap_const_lv16_0;
    threshs4_m_threshold_5_we0 <= ap_const_logic_0;
    threshs4_m_threshold_5_we1 <= ap_const_logic_0;
    threshs4_m_threshold_6_address0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_6_address0;
    threshs4_m_threshold_6_address1 <= ap_const_lv6_0;
    threshs4_m_threshold_6_ce0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_6_ce0;
    threshs4_m_threshold_6_ce1 <= ap_const_logic_0;
    threshs4_m_threshold_6_d0 <= ap_const_lv16_0;
    threshs4_m_threshold_6_d1 <= ap_const_lv16_0;
    threshs4_m_threshold_6_we0 <= ap_const_logic_0;
    threshs4_m_threshold_6_we1 <= ap_const_logic_0;
    threshs4_m_threshold_7_address0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_7_address0;
    threshs4_m_threshold_7_address1 <= ap_const_lv6_0;
    threshs4_m_threshold_7_ce0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_7_ce0;
    threshs4_m_threshold_7_ce1 <= ap_const_logic_0;
    threshs4_m_threshold_7_d0 <= ap_const_lv16_0;
    threshs4_m_threshold_7_d1 <= ap_const_lv16_0;
    threshs4_m_threshold_7_we0 <= ap_const_logic_0;
    threshs4_m_threshold_7_we1 <= ap_const_logic_0;
    threshs4_m_threshold_address0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_address0;
    threshs4_m_threshold_address1 <= ap_const_lv6_0;
    threshs4_m_threshold_ce0 <= Matrix_Vector_Activa_7_U0_threshs4_m_threshold_ce0;
    threshs4_m_threshold_ce1 <= ap_const_logic_0;
    threshs4_m_threshold_d0 <= ap_const_lv16_0;
    threshs4_m_threshold_d1 <= ap_const_lv16_0;
    threshs4_m_threshold_we0 <= ap_const_logic_0;
    threshs4_m_threshold_we1 <= ap_const_logic_0;
    threshs5_m_threshold_1_address0 <= Matrix_Vector_Activa_6_U0_threshs5_m_threshold_1_address0;
    threshs5_m_threshold_1_address1 <= ap_const_lv8_0;
    threshs5_m_threshold_1_ce0 <= Matrix_Vector_Activa_6_U0_threshs5_m_threshold_1_ce0;
    threshs5_m_threshold_1_ce1 <= ap_const_logic_0;
    threshs5_m_threshold_1_d0 <= ap_const_lv16_0;
    threshs5_m_threshold_1_d1 <= ap_const_lv16_0;
    threshs5_m_threshold_1_we0 <= ap_const_logic_0;
    threshs5_m_threshold_1_we1 <= ap_const_logic_0;
    threshs5_m_threshold_address0 <= Matrix_Vector_Activa_6_U0_threshs5_m_threshold_address0;
    threshs5_m_threshold_address1 <= ap_const_lv8_0;
    threshs5_m_threshold_ce0 <= Matrix_Vector_Activa_6_U0_threshs5_m_threshold_ce0;
    threshs5_m_threshold_ce1 <= ap_const_logic_0;
    threshs5_m_threshold_d0 <= ap_const_lv16_0;
    threshs5_m_threshold_d1 <= ap_const_lv16_0;
    threshs5_m_threshold_we0 <= ap_const_logic_0;
    threshs5_m_threshold_we1 <= ap_const_logic_0;
    threshs6_m_threshold_1_address0 <= Matrix_Vector_Activa_5_U0_threshs6_m_threshold_1_address0;
    threshs6_m_threshold_1_address1 <= ap_const_lv9_0;
    threshs6_m_threshold_1_ce0 <= Matrix_Vector_Activa_5_U0_threshs6_m_threshold_1_ce0;
    threshs6_m_threshold_1_ce1 <= ap_const_logic_0;
    threshs6_m_threshold_1_d0 <= ap_const_lv16_0;
    threshs6_m_threshold_1_d1 <= ap_const_lv16_0;
    threshs6_m_threshold_1_we0 <= ap_const_logic_0;
    threshs6_m_threshold_1_we1 <= ap_const_logic_0;
    threshs6_m_threshold_address0 <= Matrix_Vector_Activa_5_U0_threshs6_m_threshold_address0;
    threshs6_m_threshold_address1 <= ap_const_lv9_0;
    threshs6_m_threshold_ce0 <= Matrix_Vector_Activa_5_U0_threshs6_m_threshold_ce0;
    threshs6_m_threshold_ce1 <= ap_const_logic_0;
    threshs6_m_threshold_d0 <= ap_const_lv16_0;
    threshs6_m_threshold_d1 <= ap_const_lv16_0;
    threshs6_m_threshold_we0 <= ap_const_logic_0;
    threshs6_m_threshold_we1 <= ap_const_logic_0;
    threshs7_m_threshold_1_address0 <= Matrix_Vector_Activa_3_U0_threshs7_m_threshold_1_address0;
    threshs7_m_threshold_1_address1 <= ap_const_lv8_0;
    threshs7_m_threshold_1_ce0 <= Matrix_Vector_Activa_3_U0_threshs7_m_threshold_1_ce0;
    threshs7_m_threshold_1_ce1 <= ap_const_logic_0;
    threshs7_m_threshold_1_d0 <= ap_const_lv16_0;
    threshs7_m_threshold_1_d1 <= ap_const_lv16_0;
    threshs7_m_threshold_1_we0 <= ap_const_logic_0;
    threshs7_m_threshold_1_we1 <= ap_const_logic_0;
    threshs7_m_threshold_2_address0 <= Matrix_Vector_Activa_3_U0_threshs7_m_threshold_2_address0;
    threshs7_m_threshold_2_address1 <= ap_const_lv8_0;
    threshs7_m_threshold_2_ce0 <= Matrix_Vector_Activa_3_U0_threshs7_m_threshold_2_ce0;
    threshs7_m_threshold_2_ce1 <= ap_const_logic_0;
    threshs7_m_threshold_2_d0 <= ap_const_lv16_0;
    threshs7_m_threshold_2_d1 <= ap_const_lv16_0;
    threshs7_m_threshold_2_we0 <= ap_const_logic_0;
    threshs7_m_threshold_2_we1 <= ap_const_logic_0;
    threshs7_m_threshold_3_address0 <= Matrix_Vector_Activa_3_U0_threshs7_m_threshold_3_address0;
    threshs7_m_threshold_3_address1 <= ap_const_lv8_0;
    threshs7_m_threshold_3_ce0 <= Matrix_Vector_Activa_3_U0_threshs7_m_threshold_3_ce0;
    threshs7_m_threshold_3_ce1 <= ap_const_logic_0;
    threshs7_m_threshold_3_d0 <= ap_const_lv16_0;
    threshs7_m_threshold_3_d1 <= ap_const_lv16_0;
    threshs7_m_threshold_3_we0 <= ap_const_logic_0;
    threshs7_m_threshold_3_we1 <= ap_const_logic_0;
    threshs7_m_threshold_address0 <= Matrix_Vector_Activa_3_U0_threshs7_m_threshold_address0;
    threshs7_m_threshold_address1 <= ap_const_lv8_0;
    threshs7_m_threshold_ce0 <= Matrix_Vector_Activa_3_U0_threshs7_m_threshold_ce0;
    threshs7_m_threshold_ce1 <= ap_const_logic_0;
    threshs7_m_threshold_d0 <= ap_const_lv16_0;
    threshs7_m_threshold_d1 <= ap_const_lv16_0;
    threshs7_m_threshold_we0 <= ap_const_logic_0;
    threshs7_m_threshold_we1 <= ap_const_logic_0;
    weights0_m_weights_V_1_address0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_1_address0;
    weights0_m_weights_V_1_address1 <= ap_const_lv7_0;
    weights0_m_weights_V_1_ce0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_1_ce0;
    weights0_m_weights_V_1_ce1 <= ap_const_logic_0;
    weights0_m_weights_V_1_d0 <= ap_const_lv6_0;
    weights0_m_weights_V_1_d1 <= ap_const_lv6_0;
    weights0_m_weights_V_1_we0 <= ap_const_logic_0;
    weights0_m_weights_V_1_we1 <= ap_const_logic_0;
    weights0_m_weights_V_2_address0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_2_address0;
    weights0_m_weights_V_2_address1 <= ap_const_lv7_0;
    weights0_m_weights_V_2_ce0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_2_ce0;
    weights0_m_weights_V_2_ce1 <= ap_const_logic_0;
    weights0_m_weights_V_2_d0 <= ap_const_lv6_0;
    weights0_m_weights_V_2_d1 <= ap_const_lv6_0;
    weights0_m_weights_V_2_we0 <= ap_const_logic_0;
    weights0_m_weights_V_2_we1 <= ap_const_logic_0;
    weights0_m_weights_V_3_address0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_3_address0;
    weights0_m_weights_V_3_address1 <= ap_const_lv7_0;
    weights0_m_weights_V_3_ce0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_3_ce0;
    weights0_m_weights_V_3_ce1 <= ap_const_logic_0;
    weights0_m_weights_V_3_d0 <= ap_const_lv6_0;
    weights0_m_weights_V_3_d1 <= ap_const_lv6_0;
    weights0_m_weights_V_3_we0 <= ap_const_logic_0;
    weights0_m_weights_V_3_we1 <= ap_const_logic_0;
    weights0_m_weights_V_4_address0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_4_address0;
    weights0_m_weights_V_4_address1 <= ap_const_lv7_0;
    weights0_m_weights_V_4_ce0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_4_ce0;
    weights0_m_weights_V_4_ce1 <= ap_const_logic_0;
    weights0_m_weights_V_4_d0 <= ap_const_lv6_0;
    weights0_m_weights_V_4_d1 <= ap_const_lv6_0;
    weights0_m_weights_V_4_we0 <= ap_const_logic_0;
    weights0_m_weights_V_4_we1 <= ap_const_logic_0;
    weights0_m_weights_V_5_address0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_5_address0;
    weights0_m_weights_V_5_address1 <= ap_const_lv7_0;
    weights0_m_weights_V_5_ce0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_5_ce0;
    weights0_m_weights_V_5_ce1 <= ap_const_logic_0;
    weights0_m_weights_V_5_d0 <= ap_const_lv6_0;
    weights0_m_weights_V_5_d1 <= ap_const_lv6_0;
    weights0_m_weights_V_5_we0 <= ap_const_logic_0;
    weights0_m_weights_V_5_we1 <= ap_const_logic_0;
    weights0_m_weights_V_6_address0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_6_address0;
    weights0_m_weights_V_6_address1 <= ap_const_lv7_0;
    weights0_m_weights_V_6_ce0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_6_ce0;
    weights0_m_weights_V_6_ce1 <= ap_const_logic_0;
    weights0_m_weights_V_6_d0 <= ap_const_lv6_0;
    weights0_m_weights_V_6_d1 <= ap_const_lv6_0;
    weights0_m_weights_V_6_we0 <= ap_const_logic_0;
    weights0_m_weights_V_6_we1 <= ap_const_logic_0;
    weights0_m_weights_V_7_address0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_7_address0;
    weights0_m_weights_V_7_address1 <= ap_const_lv7_0;
    weights0_m_weights_V_7_ce0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_7_ce0;
    weights0_m_weights_V_7_ce1 <= ap_const_logic_0;
    weights0_m_weights_V_7_d0 <= ap_const_lv6_0;
    weights0_m_weights_V_7_d1 <= ap_const_lv6_0;
    weights0_m_weights_V_7_we0 <= ap_const_logic_0;
    weights0_m_weights_V_7_we1 <= ap_const_logic_0;
    weights0_m_weights_V_address0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_address0;
    weights0_m_weights_V_address1 <= ap_const_lv7_0;
    weights0_m_weights_V_ce0 <= Matrix_Vector_Activa_4_U0_weights0_m_weights_V_ce0;
    weights0_m_weights_V_ce1 <= ap_const_logic_0;
    weights0_m_weights_V_d0 <= ap_const_lv6_0;
    weights0_m_weights_V_d1 <= ap_const_lv6_0;
    weights0_m_weights_V_we0 <= ap_const_logic_0;
    weights0_m_weights_V_we1 <= ap_const_logic_0;
    weights1_m_weights_V_10_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_10_address0;
    weights1_m_weights_V_10_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_10_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_10_ce0;
    weights1_m_weights_V_10_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_10_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_10_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_10_we0 <= ap_const_logic_0;
    weights1_m_weights_V_10_we1 <= ap_const_logic_0;
    weights1_m_weights_V_11_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_11_address0;
    weights1_m_weights_V_11_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_11_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_11_ce0;
    weights1_m_weights_V_11_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_11_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_11_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_11_we0 <= ap_const_logic_0;
    weights1_m_weights_V_11_we1 <= ap_const_logic_0;
    weights1_m_weights_V_12_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_12_address0;
    weights1_m_weights_V_12_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_12_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_12_ce0;
    weights1_m_weights_V_12_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_12_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_12_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_12_we0 <= ap_const_logic_0;
    weights1_m_weights_V_12_we1 <= ap_const_logic_0;
    weights1_m_weights_V_13_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_13_address0;
    weights1_m_weights_V_13_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_13_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_13_ce0;
    weights1_m_weights_V_13_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_13_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_13_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_13_we0 <= ap_const_logic_0;
    weights1_m_weights_V_13_we1 <= ap_const_logic_0;
    weights1_m_weights_V_14_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_14_address0;
    weights1_m_weights_V_14_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_14_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_14_ce0;
    weights1_m_weights_V_14_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_14_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_14_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_14_we0 <= ap_const_logic_0;
    weights1_m_weights_V_14_we1 <= ap_const_logic_0;
    weights1_m_weights_V_15_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_15_address0;
    weights1_m_weights_V_15_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_15_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_15_ce0;
    weights1_m_weights_V_15_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_15_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_15_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_15_we0 <= ap_const_logic_0;
    weights1_m_weights_V_15_we1 <= ap_const_logic_0;
    weights1_m_weights_V_1_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_1_address0;
    weights1_m_weights_V_1_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_1_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_1_ce0;
    weights1_m_weights_V_1_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_1_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_1_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_1_we0 <= ap_const_logic_0;
    weights1_m_weights_V_1_we1 <= ap_const_logic_0;
    weights1_m_weights_V_2_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_2_address0;
    weights1_m_weights_V_2_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_2_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_2_ce0;
    weights1_m_weights_V_2_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_2_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_2_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_2_we0 <= ap_const_logic_0;
    weights1_m_weights_V_2_we1 <= ap_const_logic_0;
    weights1_m_weights_V_3_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_3_address0;
    weights1_m_weights_V_3_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_3_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_3_ce0;
    weights1_m_weights_V_3_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_3_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_3_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_3_we0 <= ap_const_logic_0;
    weights1_m_weights_V_3_we1 <= ap_const_logic_0;
    weights1_m_weights_V_4_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_4_address0;
    weights1_m_weights_V_4_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_4_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_4_ce0;
    weights1_m_weights_V_4_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_4_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_4_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_4_we0 <= ap_const_logic_0;
    weights1_m_weights_V_4_we1 <= ap_const_logic_0;
    weights1_m_weights_V_5_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_5_address0;
    weights1_m_weights_V_5_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_5_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_5_ce0;
    weights1_m_weights_V_5_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_5_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_5_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_5_we0 <= ap_const_logic_0;
    weights1_m_weights_V_5_we1 <= ap_const_logic_0;
    weights1_m_weights_V_6_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_6_address0;
    weights1_m_weights_V_6_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_6_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_6_ce0;
    weights1_m_weights_V_6_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_6_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_6_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_6_we0 <= ap_const_logic_0;
    weights1_m_weights_V_6_we1 <= ap_const_logic_0;
    weights1_m_weights_V_7_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_7_address0;
    weights1_m_weights_V_7_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_7_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_7_ce0;
    weights1_m_weights_V_7_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_7_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_7_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_7_we0 <= ap_const_logic_0;
    weights1_m_weights_V_7_we1 <= ap_const_logic_0;
    weights1_m_weights_V_8_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_8_address0;
    weights1_m_weights_V_8_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_8_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_8_ce0;
    weights1_m_weights_V_8_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_8_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_8_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_8_we0 <= ap_const_logic_0;
    weights1_m_weights_V_8_we1 <= ap_const_logic_0;
    weights1_m_weights_V_9_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_9_address0;
    weights1_m_weights_V_9_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_9_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_9_ce0;
    weights1_m_weights_V_9_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_9_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_9_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_9_we0 <= ap_const_logic_0;
    weights1_m_weights_V_9_we1 <= ap_const_logic_0;
    weights1_m_weights_V_address0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_address0;
    weights1_m_weights_V_address1 <= ap_const_lv8_0;
    weights1_m_weights_V_ce0 <= Matrix_Vector_Activa_U0_weights1_m_weights_V_ce0;
    weights1_m_weights_V_ce1 <= ap_const_logic_0;
    weights1_m_weights_V_d0 <= ap_const_lv32_0;
    weights1_m_weights_V_d1 <= ap_const_lv32_0;
    weights1_m_weights_V_we0 <= ap_const_logic_0;
    weights1_m_weights_V_we1 <= ap_const_logic_0;
    weights2_m_weights_V_1_address0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_1_address0;
    weights2_m_weights_V_1_address1 <= ap_const_lv10_0;
    weights2_m_weights_V_1_ce0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_1_ce0;
    weights2_m_weights_V_1_ce1 <= ap_const_logic_0;
    weights2_m_weights_V_1_d0 <= ap_const_lv32_0;
    weights2_m_weights_V_1_d1 <= ap_const_lv32_0;
    weights2_m_weights_V_1_we0 <= ap_const_logic_0;
    weights2_m_weights_V_1_we1 <= ap_const_logic_0;
    weights2_m_weights_V_2_address0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_2_address0;
    weights2_m_weights_V_2_address1 <= ap_const_lv10_0;
    weights2_m_weights_V_2_ce0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_2_ce0;
    weights2_m_weights_V_2_ce1 <= ap_const_logic_0;
    weights2_m_weights_V_2_d0 <= ap_const_lv32_0;
    weights2_m_weights_V_2_d1 <= ap_const_lv32_0;
    weights2_m_weights_V_2_we0 <= ap_const_logic_0;
    weights2_m_weights_V_2_we1 <= ap_const_logic_0;
    weights2_m_weights_V_3_address0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_3_address0;
    weights2_m_weights_V_3_address1 <= ap_const_lv10_0;
    weights2_m_weights_V_3_ce0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_3_ce0;
    weights2_m_weights_V_3_ce1 <= ap_const_logic_0;
    weights2_m_weights_V_3_d0 <= ap_const_lv32_0;
    weights2_m_weights_V_3_d1 <= ap_const_lv32_0;
    weights2_m_weights_V_3_we0 <= ap_const_logic_0;
    weights2_m_weights_V_3_we1 <= ap_const_logic_0;
    weights2_m_weights_V_4_address0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_4_address0;
    weights2_m_weights_V_4_address1 <= ap_const_lv10_0;
    weights2_m_weights_V_4_ce0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_4_ce0;
    weights2_m_weights_V_4_ce1 <= ap_const_logic_0;
    weights2_m_weights_V_4_d0 <= ap_const_lv32_0;
    weights2_m_weights_V_4_d1 <= ap_const_lv32_0;
    weights2_m_weights_V_4_we0 <= ap_const_logic_0;
    weights2_m_weights_V_4_we1 <= ap_const_logic_0;
    weights2_m_weights_V_5_address0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_5_address0;
    weights2_m_weights_V_5_address1 <= ap_const_lv10_0;
    weights2_m_weights_V_5_ce0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_5_ce0;
    weights2_m_weights_V_5_ce1 <= ap_const_logic_0;
    weights2_m_weights_V_5_d0 <= ap_const_lv32_0;
    weights2_m_weights_V_5_d1 <= ap_const_lv32_0;
    weights2_m_weights_V_5_we0 <= ap_const_logic_0;
    weights2_m_weights_V_5_we1 <= ap_const_logic_0;
    weights2_m_weights_V_6_address0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_6_address0;
    weights2_m_weights_V_6_address1 <= ap_const_lv10_0;
    weights2_m_weights_V_6_ce0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_6_ce0;
    weights2_m_weights_V_6_ce1 <= ap_const_logic_0;
    weights2_m_weights_V_6_d0 <= ap_const_lv32_0;
    weights2_m_weights_V_6_d1 <= ap_const_lv32_0;
    weights2_m_weights_V_6_we0 <= ap_const_logic_0;
    weights2_m_weights_V_6_we1 <= ap_const_logic_0;
    weights2_m_weights_V_7_address0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_7_address0;
    weights2_m_weights_V_7_address1 <= ap_const_lv10_0;
    weights2_m_weights_V_7_ce0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_7_ce0;
    weights2_m_weights_V_7_ce1 <= ap_const_logic_0;
    weights2_m_weights_V_7_d0 <= ap_const_lv32_0;
    weights2_m_weights_V_7_d1 <= ap_const_lv32_0;
    weights2_m_weights_V_7_we0 <= ap_const_logic_0;
    weights2_m_weights_V_7_we1 <= ap_const_logic_0;
    weights2_m_weights_V_address0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_address0;
    weights2_m_weights_V_address1 <= ap_const_lv10_0;
    weights2_m_weights_V_ce0 <= Matrix_Vector_Activa_1_U0_weights2_m_weights_V_ce0;
    weights2_m_weights_V_ce1 <= ap_const_logic_0;
    weights2_m_weights_V_d0 <= ap_const_lv32_0;
    weights2_m_weights_V_d1 <= ap_const_lv32_0;
    weights2_m_weights_V_we0 <= ap_const_logic_0;
    weights2_m_weights_V_we1 <= ap_const_logic_0;
    weights3_m_weights_V_1_address0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_1_address0;
    weights3_m_weights_V_1_address1 <= ap_const_lv11_0;
    weights3_m_weights_V_1_ce0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_1_ce0;
    weights3_m_weights_V_1_ce1 <= ap_const_logic_0;
    weights3_m_weights_V_1_d0 <= ap_const_lv32_0;
    weights3_m_weights_V_1_d1 <= ap_const_lv32_0;
    weights3_m_weights_V_1_we0 <= ap_const_logic_0;
    weights3_m_weights_V_1_we1 <= ap_const_logic_0;
    weights3_m_weights_V_2_address0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_2_address0;
    weights3_m_weights_V_2_address1 <= ap_const_lv11_0;
    weights3_m_weights_V_2_ce0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_2_ce0;
    weights3_m_weights_V_2_ce1 <= ap_const_logic_0;
    weights3_m_weights_V_2_d0 <= ap_const_lv32_0;
    weights3_m_weights_V_2_d1 <= ap_const_lv32_0;
    weights3_m_weights_V_2_we0 <= ap_const_logic_0;
    weights3_m_weights_V_2_we1 <= ap_const_logic_0;
    weights3_m_weights_V_3_address0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_3_address0;
    weights3_m_weights_V_3_address1 <= ap_const_lv11_0;
    weights3_m_weights_V_3_ce0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_3_ce0;
    weights3_m_weights_V_3_ce1 <= ap_const_logic_0;
    weights3_m_weights_V_3_d0 <= ap_const_lv32_0;
    weights3_m_weights_V_3_d1 <= ap_const_lv32_0;
    weights3_m_weights_V_3_we0 <= ap_const_logic_0;
    weights3_m_weights_V_3_we1 <= ap_const_logic_0;
    weights3_m_weights_V_4_address0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_4_address0;
    weights3_m_weights_V_4_address1 <= ap_const_lv11_0;
    weights3_m_weights_V_4_ce0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_4_ce0;
    weights3_m_weights_V_4_ce1 <= ap_const_logic_0;
    weights3_m_weights_V_4_d0 <= ap_const_lv32_0;
    weights3_m_weights_V_4_d1 <= ap_const_lv32_0;
    weights3_m_weights_V_4_we0 <= ap_const_logic_0;
    weights3_m_weights_V_4_we1 <= ap_const_logic_0;
    weights3_m_weights_V_5_address0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_5_address0;
    weights3_m_weights_V_5_address1 <= ap_const_lv11_0;
    weights3_m_weights_V_5_ce0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_5_ce0;
    weights3_m_weights_V_5_ce1 <= ap_const_logic_0;
    weights3_m_weights_V_5_d0 <= ap_const_lv32_0;
    weights3_m_weights_V_5_d1 <= ap_const_lv32_0;
    weights3_m_weights_V_5_we0 <= ap_const_logic_0;
    weights3_m_weights_V_5_we1 <= ap_const_logic_0;
    weights3_m_weights_V_6_address0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_6_address0;
    weights3_m_weights_V_6_address1 <= ap_const_lv11_0;
    weights3_m_weights_V_6_ce0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_6_ce0;
    weights3_m_weights_V_6_ce1 <= ap_const_logic_0;
    weights3_m_weights_V_6_d0 <= ap_const_lv32_0;
    weights3_m_weights_V_6_d1 <= ap_const_lv32_0;
    weights3_m_weights_V_6_we0 <= ap_const_logic_0;
    weights3_m_weights_V_6_we1 <= ap_const_logic_0;
    weights3_m_weights_V_7_address0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_7_address0;
    weights3_m_weights_V_7_address1 <= ap_const_lv11_0;
    weights3_m_weights_V_7_ce0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_7_ce0;
    weights3_m_weights_V_7_ce1 <= ap_const_logic_0;
    weights3_m_weights_V_7_d0 <= ap_const_lv32_0;
    weights3_m_weights_V_7_d1 <= ap_const_lv32_0;
    weights3_m_weights_V_7_we0 <= ap_const_logic_0;
    weights3_m_weights_V_7_we1 <= ap_const_logic_0;
    weights3_m_weights_V_address0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_address0;
    weights3_m_weights_V_address1 <= ap_const_lv11_0;
    weights3_m_weights_V_ce0 <= Matrix_Vector_Activa_8_U0_weights3_m_weights_V_ce0;
    weights3_m_weights_V_ce1 <= ap_const_logic_0;
    weights3_m_weights_V_d0 <= ap_const_lv32_0;
    weights3_m_weights_V_d1 <= ap_const_lv32_0;
    weights3_m_weights_V_we0 <= ap_const_logic_0;
    weights3_m_weights_V_we1 <= ap_const_logic_0;
    weights4_m_weights_V_1_address0 <= Matrix_Vector_Activa_7_U0_weights4_m_weights_V_1_address0;
    weights4_m_weights_V_1_address1 <= ap_const_lv14_0;
    weights4_m_weights_V_1_ce0 <= Matrix_Vector_Activa_7_U0_weights4_m_weights_V_1_ce0;
    weights4_m_weights_V_1_ce1 <= ap_const_logic_0;
    weights4_m_weights_V_1_d0 <= ap_const_lv16_0;
    weights4_m_weights_V_1_d1 <= ap_const_lv16_0;
    weights4_m_weights_V_1_we0 <= ap_const_logic_0;
    weights4_m_weights_V_1_we1 <= ap_const_logic_0;
    weights4_m_weights_V_2_address0 <= Matrix_Vector_Activa_7_U0_weights4_m_weights_V_2_address0;
    weights4_m_weights_V_2_address1 <= ap_const_lv14_0;
    weights4_m_weights_V_2_ce0 <= Matrix_Vector_Activa_7_U0_weights4_m_weights_V_2_ce0;
    weights4_m_weights_V_2_ce1 <= ap_const_logic_0;
    weights4_m_weights_V_2_d0 <= ap_const_lv16_0;
    weights4_m_weights_V_2_d1 <= ap_const_lv16_0;
    weights4_m_weights_V_2_we0 <= ap_const_logic_0;
    weights4_m_weights_V_2_we1 <= ap_const_logic_0;
    weights4_m_weights_V_3_address0 <= Matrix_Vector_Activa_7_U0_weights4_m_weights_V_3_address0;
    weights4_m_weights_V_3_address1 <= ap_const_lv14_0;
    weights4_m_weights_V_3_ce0 <= Matrix_Vector_Activa_7_U0_weights4_m_weights_V_3_ce0;
    weights4_m_weights_V_3_ce1 <= ap_const_logic_0;
    weights4_m_weights_V_3_d0 <= ap_const_lv16_0;
    weights4_m_weights_V_3_d1 <= ap_const_lv16_0;
    weights4_m_weights_V_3_we0 <= ap_const_logic_0;
    weights4_m_weights_V_3_we1 <= ap_const_logic_0;
    weights4_m_weights_V_address0 <= Matrix_Vector_Activa_7_U0_weights4_m_weights_V_address0;
    weights4_m_weights_V_address1 <= ap_const_lv14_0;
    weights4_m_weights_V_ce0 <= Matrix_Vector_Activa_7_U0_weights4_m_weights_V_ce0;
    weights4_m_weights_V_ce1 <= ap_const_logic_0;
    weights4_m_weights_V_d0 <= ap_const_lv16_0;
    weights4_m_weights_V_d1 <= ap_const_lv16_0;
    weights4_m_weights_V_we0 <= ap_const_logic_0;
    weights4_m_weights_V_we1 <= ap_const_logic_0;
    weights5_m_weights_V_address0 <= Matrix_Vector_Activa_6_U0_weights5_m_weights_V_address0;
    weights5_m_weights_V_address1 <= ap_const_lv17_0;
    weights5_m_weights_V_ce0 <= Matrix_Vector_Activa_6_U0_weights5_m_weights_V_ce0;
    weights5_m_weights_V_ce1 <= ap_const_logic_0;
    weights5_m_weights_V_d0 <= ap_const_lv16_0;
    weights5_m_weights_V_d1 <= ap_const_lv16_0;
    weights5_m_weights_V_we0 <= ap_const_logic_0;
    weights5_m_weights_V_we1 <= ap_const_logic_0;
    weights6_m_weights_V_address0 <= Matrix_Vector_Activa_5_U0_weights6_m_weights_V_address0;
    weights6_m_weights_V_address1 <= ap_const_lv16_0;
    weights6_m_weights_V_ce0 <= Matrix_Vector_Activa_5_U0_weights6_m_weights_V_ce0;
    weights6_m_weights_V_ce1 <= ap_const_logic_0;
    weights6_m_weights_V_d0 <= ap_const_lv4_0;
    weights6_m_weights_V_d1 <= ap_const_lv4_0;
    weights6_m_weights_V_we0 <= ap_const_logic_0;
    weights6_m_weights_V_we1 <= ap_const_logic_0;
    weights7_m_weights_V_1_address0 <= Matrix_Vector_Activa_3_U0_weights7_m_weights_V_1_address0;
    weights7_m_weights_V_1_address1 <= ap_const_lv16_0;
    weights7_m_weights_V_1_ce0 <= Matrix_Vector_Activa_3_U0_weights7_m_weights_V_1_ce0;
    weights7_m_weights_V_1_ce1 <= ap_const_logic_0;
    weights7_m_weights_V_1_d0 <= ap_const_lv4_0;
    weights7_m_weights_V_1_d1 <= ap_const_lv4_0;
    weights7_m_weights_V_1_we0 <= ap_const_logic_0;
    weights7_m_weights_V_1_we1 <= ap_const_logic_0;
    weights7_m_weights_V_address0 <= Matrix_Vector_Activa_3_U0_weights7_m_weights_V_address0;
    weights7_m_weights_V_address1 <= ap_const_lv16_0;
    weights7_m_weights_V_ce0 <= Matrix_Vector_Activa_3_U0_weights7_m_weights_V_ce0;
    weights7_m_weights_V_ce1 <= ap_const_logic_0;
    weights7_m_weights_V_d0 <= ap_const_lv4_0;
    weights7_m_weights_V_d1 <= ap_const_lv4_0;
    weights7_m_weights_V_we0 <= ap_const_logic_0;
    weights7_m_weights_V_we1 <= ap_const_logic_0;
    weights8_m_weights_V_1_address0 <= Matrix_Vector_Activa_2_U0_weights8_m_weights_V_1_address0;
    weights8_m_weights_V_1_address1 <= ap_const_lv13_0;
    weights8_m_weights_V_1_ce0 <= Matrix_Vector_Activa_2_U0_weights8_m_weights_V_1_ce0;
    weights8_m_weights_V_1_ce1 <= ap_const_logic_0;
    weights8_m_weights_V_1_d0 <= ap_const_lv2_0;
    weights8_m_weights_V_1_d1 <= ap_const_lv2_0;
    weights8_m_weights_V_1_we0 <= ap_const_logic_0;
    weights8_m_weights_V_1_we1 <= ap_const_logic_0;
    weights8_m_weights_V_2_address0 <= Matrix_Vector_Activa_2_U0_weights8_m_weights_V_2_address0;
    weights8_m_weights_V_2_address1 <= ap_const_lv13_0;
    weights8_m_weights_V_2_ce0 <= Matrix_Vector_Activa_2_U0_weights8_m_weights_V_2_ce0;
    weights8_m_weights_V_2_ce1 <= ap_const_logic_0;
    weights8_m_weights_V_2_d0 <= ap_const_lv2_0;
    weights8_m_weights_V_2_d1 <= ap_const_lv2_0;
    weights8_m_weights_V_2_we0 <= ap_const_logic_0;
    weights8_m_weights_V_2_we1 <= ap_const_logic_0;
    weights8_m_weights_V_3_address0 <= Matrix_Vector_Activa_2_U0_weights8_m_weights_V_3_address0;
    weights8_m_weights_V_3_address1 <= ap_const_lv13_0;
    weights8_m_weights_V_3_ce0 <= Matrix_Vector_Activa_2_U0_weights8_m_weights_V_3_ce0;
    weights8_m_weights_V_3_ce1 <= ap_const_logic_0;
    weights8_m_weights_V_3_d0 <= ap_const_lv2_0;
    weights8_m_weights_V_3_d1 <= ap_const_lv2_0;
    weights8_m_weights_V_3_we0 <= ap_const_logic_0;
    weights8_m_weights_V_3_we1 <= ap_const_logic_0;
    weights8_m_weights_V_address0 <= Matrix_Vector_Activa_2_U0_weights8_m_weights_V_address0;
    weights8_m_weights_V_address1 <= ap_const_lv13_0;
    weights8_m_weights_V_ce0 <= Matrix_Vector_Activa_2_U0_weights8_m_weights_V_ce0;
    weights8_m_weights_V_ce1 <= ap_const_logic_0;
    weights8_m_weights_V_d0 <= ap_const_lv2_0;
    weights8_m_weights_V_d1 <= ap_const_lv2_0;
    weights8_m_weights_V_we0 <= ap_const_logic_0;
    weights8_m_weights_V_we1 <= ap_const_logic_0;
end behav;
