{
  "module_name": "tegra20_i2s.c",
  "hash_id": "a842d8d13ffd09aacdf0d1daf0e0ffde54732c5e8ce4a5eb3fd609ba7f7b61d7",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra20_i2s.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/device.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n#include <linux/reset.h>\n#include <linux/slab.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n#include <sound/dmaengine_pcm.h>\n\n#include \"tegra20_i2s.h\"\n\n#define DRV_NAME \"tegra20-i2s\"\n\nstatic __maybe_unused int tegra20_i2s_runtime_suspend(struct device *dev)\n{\n\tstruct tegra20_i2s *i2s = dev_get_drvdata(dev);\n\n\tregcache_cache_only(i2s->regmap, true);\n\n\tclk_disable_unprepare(i2s->clk_i2s);\n\n\treturn 0;\n}\n\nstatic __maybe_unused int tegra20_i2s_runtime_resume(struct device *dev)\n{\n\tstruct tegra20_i2s *i2s = dev_get_drvdata(dev);\n\tint ret;\n\n\tret = reset_control_assert(i2s->reset);\n\tif (ret)\n\t\treturn ret;\n\n\tret = clk_prepare_enable(i2s->clk_i2s);\n\tif (ret) {\n\t\tdev_err(dev, \"clk_enable failed: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tusleep_range(10, 100);\n\n\tret = reset_control_deassert(i2s->reset);\n\tif (ret)\n\t\tgoto disable_clocks;\n\n\tregcache_cache_only(i2s->regmap, false);\n\tregcache_mark_dirty(i2s->regmap);\n\n\tret = regcache_sync(i2s->regmap);\n\tif (ret)\n\t\tgoto disable_clocks;\n\n\treturn 0;\n\ndisable_clocks:\n\tclk_disable_unprepare(i2s->clk_i2s);\n\n\treturn ret;\n}\n\nstatic int tegra20_i2s_set_fmt(struct snd_soc_dai *dai,\n\t\t\t\tunsigned int fmt)\n{\n\tstruct tegra20_i2s *i2s = snd_soc_dai_get_drvdata(dai);\n\tunsigned int mask = 0, val = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tmask |= TEGRA20_I2S_CTRL_MASTER_ENABLE;\n\tswitch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) {\n\tcase SND_SOC_DAIFMT_BP_FP:\n\t\tval |= TEGRA20_I2S_CTRL_MASTER_ENABLE;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_BC_FC:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tmask |= TEGRA20_I2S_CTRL_BIT_FORMAT_MASK |\n\t\tTEGRA20_I2S_CTRL_LRCK_MASK;\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\tval |= TEGRA20_I2S_CTRL_BIT_FORMAT_DSP;\n\t\tval |= TEGRA20_I2S_CTRL_LRCK_L_LOW;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\tval |= TEGRA20_I2S_CTRL_BIT_FORMAT_DSP;\n\t\tval |= TEGRA20_I2S_CTRL_LRCK_R_LOW;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tval |= TEGRA20_I2S_CTRL_BIT_FORMAT_I2S;\n\t\tval |= TEGRA20_I2S_CTRL_LRCK_L_LOW;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_RIGHT_J:\n\t\tval |= TEGRA20_I2S_CTRL_BIT_FORMAT_RJM;\n\t\tval |= TEGRA20_I2S_CTRL_LRCK_L_LOW;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\tval |= TEGRA20_I2S_CTRL_BIT_FORMAT_LJM;\n\t\tval |= TEGRA20_I2S_CTRL_LRCK_L_LOW;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tregmap_update_bits(i2s->regmap, TEGRA20_I2S_CTRL, mask, val);\n\n\treturn 0;\n}\n\nstatic int tegra20_i2s_hw_params(struct snd_pcm_substream *substream,\n\t\t\t\t struct snd_pcm_hw_params *params,\n\t\t\t\t struct snd_soc_dai *dai)\n{\n\tstruct device *dev = dai->dev;\n\tstruct tegra20_i2s *i2s = snd_soc_dai_get_drvdata(dai);\n\tunsigned int mask, val;\n\tint ret, sample_size, srate, i2sclock, bitcnt;\n\n\tmask = TEGRA20_I2S_CTRL_BIT_SIZE_MASK;\n\tswitch (params_format(params)) {\n\tcase SNDRV_PCM_FORMAT_S16_LE:\n\t\tval = TEGRA20_I2S_CTRL_BIT_SIZE_16;\n\t\tsample_size = 16;\n\t\tbreak;\n\tcase SNDRV_PCM_FORMAT_S24_LE:\n\t\tval = TEGRA20_I2S_CTRL_BIT_SIZE_24;\n\t\tsample_size = 24;\n\t\tbreak;\n\tcase SNDRV_PCM_FORMAT_S32_LE:\n\t\tval = TEGRA20_I2S_CTRL_BIT_SIZE_32;\n\t\tsample_size = 32;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tmask |= TEGRA20_I2S_CTRL_FIFO_FORMAT_MASK;\n\tval |= TEGRA20_I2S_CTRL_FIFO_FORMAT_PACKED;\n\n\tregmap_update_bits(i2s->regmap, TEGRA20_I2S_CTRL, mask, val);\n\n\tsrate = params_rate(params);\n\n\t \n\ti2sclock = srate * params_channels(params) * sample_size * 2;\n\n\tret = clk_set_rate(i2s->clk_i2s, i2sclock);\n\tif (ret) {\n\t\tdev_err(dev, \"Can't set I2S clock rate: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tbitcnt = (i2sclock / (2 * srate)) - 1;\n\tif (bitcnt < 0 || bitcnt > TEGRA20_I2S_TIMING_CHANNEL_BIT_COUNT_MASK_US)\n\t\treturn -EINVAL;\n\tval = bitcnt << TEGRA20_I2S_TIMING_CHANNEL_BIT_COUNT_SHIFT;\n\n\tif (i2sclock % (2 * srate))\n\t\tval |= TEGRA20_I2S_TIMING_NON_SYM_ENABLE;\n\n\tregmap_write(i2s->regmap, TEGRA20_I2S_TIMING, val);\n\n\tregmap_write(i2s->regmap, TEGRA20_I2S_FIFO_SCR,\n\t\t     TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_FOUR_SLOTS |\n\t\t     TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_FOUR_SLOTS);\n\n\treturn 0;\n}\n\nstatic void tegra20_i2s_start_playback(struct tegra20_i2s *i2s)\n{\n\tregmap_update_bits(i2s->regmap, TEGRA20_I2S_CTRL,\n\t\t\t   TEGRA20_I2S_CTRL_FIFO1_ENABLE,\n\t\t\t   TEGRA20_I2S_CTRL_FIFO1_ENABLE);\n}\n\nstatic void tegra20_i2s_stop_playback(struct tegra20_i2s *i2s)\n{\n\tregmap_update_bits(i2s->regmap, TEGRA20_I2S_CTRL,\n\t\t\t   TEGRA20_I2S_CTRL_FIFO1_ENABLE, 0);\n}\n\nstatic void tegra20_i2s_start_capture(struct tegra20_i2s *i2s)\n{\n\tregmap_update_bits(i2s->regmap, TEGRA20_I2S_CTRL,\n\t\t\t   TEGRA20_I2S_CTRL_FIFO2_ENABLE,\n\t\t\t   TEGRA20_I2S_CTRL_FIFO2_ENABLE);\n}\n\nstatic void tegra20_i2s_stop_capture(struct tegra20_i2s *i2s)\n{\n\tregmap_update_bits(i2s->regmap, TEGRA20_I2S_CTRL,\n\t\t\t   TEGRA20_I2S_CTRL_FIFO2_ENABLE, 0);\n}\n\nstatic int tegra20_i2s_trigger(struct snd_pcm_substream *substream, int cmd,\n\t\t\t       struct snd_soc_dai *dai)\n{\n\tstruct tegra20_i2s *i2s = snd_soc_dai_get_drvdata(dai);\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_RELEASE:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\t\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)\n\t\t\ttegra20_i2s_start_playback(i2s);\n\t\telse\n\t\t\ttegra20_i2s_start_capture(i2s);\n\t\tbreak;\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_PUSH:\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\t\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)\n\t\t\ttegra20_i2s_stop_playback(i2s);\n\t\telse\n\t\t\ttegra20_i2s_stop_capture(i2s);\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int tegra20_i2s_probe(struct snd_soc_dai *dai)\n{\n\tstruct tegra20_i2s *i2s = snd_soc_dai_get_drvdata(dai);\n\n\tsnd_soc_dai_init_dma_data(dai,\t&i2s->playback_dma_data,\n\t\t\t\t\t&i2s->capture_dma_data);\n\n\treturn 0;\n}\n\nstatic const unsigned int tegra20_i2s_rates[] = {\n\t8000, 11025, 16000, 22050, 32000, 44100, 48000, 64000, 88200, 96000\n};\n\nstatic int tegra20_i2s_filter_rates(struct snd_pcm_hw_params *params,\n\t\t\t\t    struct snd_pcm_hw_rule *rule)\n{\n\tstruct snd_interval *r = hw_param_interval(params, rule->var);\n\tstruct snd_soc_dai *dai = rule->private;\n\tstruct tegra20_i2s *i2s = dev_get_drvdata(dai->dev);\n\tstruct clk *parent = clk_get_parent(i2s->clk_i2s);\n\tunsigned long i, parent_rate, valid_rates = 0;\n\n\tparent_rate = clk_get_rate(parent);\n\tif (!parent_rate) {\n\t\tdev_err(dai->dev, \"Can't get parent clock rate\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(tegra20_i2s_rates); i++) {\n\t\tif (parent_rate % (tegra20_i2s_rates[i] * 128) == 0)\n\t\t\tvalid_rates |= BIT(i);\n\t}\n\n\t \n\tif (!valid_rates)\n\t\tvalid_rates = BIT(ARRAY_SIZE(tegra20_i2s_rates)) - 1;\n\n\treturn snd_interval_list(r, ARRAY_SIZE(tegra20_i2s_rates),\n\t\t\t\t tegra20_i2s_rates, valid_rates);\n}\n\nstatic int tegra20_i2s_startup(struct snd_pcm_substream *substream,\n\t\t\t       struct snd_soc_dai *dai)\n{\n\tif (!device_property_read_bool(dai->dev, \"nvidia,fixed-parent-rate\"))\n\t\treturn 0;\n\n\treturn snd_pcm_hw_rule_add(substream->runtime, 0,\n\t\t\t\t   SNDRV_PCM_HW_PARAM_RATE,\n\t\t\t\t   tegra20_i2s_filter_rates, dai,\n\t\t\t\t   SNDRV_PCM_HW_PARAM_RATE, -1);\n}\n\nstatic const struct snd_soc_dai_ops tegra20_i2s_dai_ops = {\n\t.probe\t\t= tegra20_i2s_probe,\n\t.set_fmt\t= tegra20_i2s_set_fmt,\n\t.hw_params\t= tegra20_i2s_hw_params,\n\t.trigger\t= tegra20_i2s_trigger,\n\t.startup\t= tegra20_i2s_startup,\n};\n\nstatic const struct snd_soc_dai_driver tegra20_i2s_dai_template = {\n\t.playback = {\n\t\t.stream_name = \"Playback\",\n\t\t.channels_min = 2,\n\t\t.channels_max = 2,\n\t\t.rates = SNDRV_PCM_RATE_8000_96000,\n\t\t.formats = SNDRV_PCM_FMTBIT_S16_LE,\n\t},\n\t.capture = {\n\t\t.stream_name = \"Capture\",\n\t\t.channels_min = 2,\n\t\t.channels_max = 2,\n\t\t.rates = SNDRV_PCM_RATE_8000_96000,\n\t\t.formats = SNDRV_PCM_FMTBIT_S16_LE,\n\t},\n\t.ops = &tegra20_i2s_dai_ops,\n\t.symmetric_rate = 1,\n};\n\nstatic const struct snd_soc_component_driver tegra20_i2s_component = {\n\t.name\t\t\t= DRV_NAME,\n\t.legacy_dai_naming\t= 1,\n};\n\nstatic bool tegra20_i2s_wr_rd_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA20_I2S_CTRL:\n\tcase TEGRA20_I2S_STATUS:\n\tcase TEGRA20_I2S_TIMING:\n\tcase TEGRA20_I2S_FIFO_SCR:\n\tcase TEGRA20_I2S_PCM_CTRL:\n\tcase TEGRA20_I2S_NW_CTRL:\n\tcase TEGRA20_I2S_TDM_CTRL:\n\tcase TEGRA20_I2S_TDM_TX_RX_CTRL:\n\tcase TEGRA20_I2S_FIFO1:\n\tcase TEGRA20_I2S_FIFO2:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool tegra20_i2s_volatile_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA20_I2S_STATUS:\n\tcase TEGRA20_I2S_FIFO_SCR:\n\tcase TEGRA20_I2S_FIFO1:\n\tcase TEGRA20_I2S_FIFO2:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool tegra20_i2s_precious_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA20_I2S_FIFO1:\n\tcase TEGRA20_I2S_FIFO2:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const struct regmap_config tegra20_i2s_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = TEGRA20_I2S_FIFO2,\n\t.writeable_reg = tegra20_i2s_wr_rd_reg,\n\t.readable_reg = tegra20_i2s_wr_rd_reg,\n\t.volatile_reg = tegra20_i2s_volatile_reg,\n\t.precious_reg = tegra20_i2s_precious_reg,\n\t.cache_type = REGCACHE_FLAT,\n};\n\nstatic int tegra20_i2s_platform_probe(struct platform_device *pdev)\n{\n\tstruct tegra20_i2s *i2s;\n\tstruct resource *mem;\n\tvoid __iomem *regs;\n\tint ret;\n\n\ti2s = devm_kzalloc(&pdev->dev, sizeof(struct tegra20_i2s), GFP_KERNEL);\n\tif (!i2s) {\n\t\tret = -ENOMEM;\n\t\tgoto err;\n\t}\n\tdev_set_drvdata(&pdev->dev, i2s);\n\n\ti2s->dai = tegra20_i2s_dai_template;\n\ti2s->dai.name = dev_name(&pdev->dev);\n\n\ti2s->reset = devm_reset_control_get_exclusive(&pdev->dev, \"i2s\");\n\tif (IS_ERR(i2s->reset)) {\n\t\tdev_err(&pdev->dev, \"Can't retrieve i2s reset\\n\");\n\t\treturn PTR_ERR(i2s->reset);\n\t}\n\n\ti2s->clk_i2s = devm_clk_get(&pdev->dev, NULL);\n\tif (IS_ERR(i2s->clk_i2s)) {\n\t\tdev_err(&pdev->dev, \"Can't retrieve i2s clock\\n\");\n\t\tret = PTR_ERR(i2s->clk_i2s);\n\t\tgoto err;\n\t}\n\n\tregs = devm_platform_get_and_ioremap_resource(pdev, 0, &mem);\n\tif (IS_ERR(regs)) {\n\t\tret = PTR_ERR(regs);\n\t\tgoto err;\n\t}\n\n\ti2s->regmap = devm_regmap_init_mmio(&pdev->dev, regs,\n\t\t\t\t\t    &tegra20_i2s_regmap_config);\n\tif (IS_ERR(i2s->regmap)) {\n\t\tdev_err(&pdev->dev, \"regmap init failed\\n\");\n\t\tret = PTR_ERR(i2s->regmap);\n\t\tgoto err;\n\t}\n\n\ti2s->capture_dma_data.addr = mem->start + TEGRA20_I2S_FIFO2;\n\ti2s->capture_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;\n\ti2s->capture_dma_data.maxburst = 4;\n\n\ti2s->playback_dma_data.addr = mem->start + TEGRA20_I2S_FIFO1;\n\ti2s->playback_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;\n\ti2s->playback_dma_data.maxburst = 4;\n\n\tpm_runtime_enable(&pdev->dev);\n\n\tret = snd_soc_register_component(&pdev->dev, &tegra20_i2s_component,\n\t\t\t\t\t &i2s->dai, 1);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not register DAI: %d\\n\", ret);\n\t\tret = -ENOMEM;\n\t\tgoto err_pm_disable;\n\t}\n\n\tret = tegra_pcm_platform_register(&pdev->dev);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not register PCM: %d\\n\", ret);\n\t\tgoto err_unregister_component;\n\t}\n\n\treturn 0;\n\nerr_unregister_component:\n\tsnd_soc_unregister_component(&pdev->dev);\nerr_pm_disable:\n\tpm_runtime_disable(&pdev->dev);\nerr:\n\treturn ret;\n}\n\nstatic void tegra20_i2s_platform_remove(struct platform_device *pdev)\n{\n\ttegra_pcm_platform_unregister(&pdev->dev);\n\tsnd_soc_unregister_component(&pdev->dev);\n\tpm_runtime_disable(&pdev->dev);\n}\n\nstatic const struct of_device_id tegra20_i2s_of_match[] = {\n\t{ .compatible = \"nvidia,tegra20-i2s\", },\n\t{},\n};\n\nstatic const struct dev_pm_ops tegra20_i2s_pm_ops = {\n\tSET_RUNTIME_PM_OPS(tegra20_i2s_runtime_suspend,\n\t\t\t   tegra20_i2s_runtime_resume, NULL)\n\tSET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,\n\t\t\t\tpm_runtime_force_resume)\n};\n\nstatic struct platform_driver tegra20_i2s_driver = {\n\t.driver = {\n\t\t.name = DRV_NAME,\n\t\t.of_match_table = tegra20_i2s_of_match,\n\t\t.pm = &tegra20_i2s_pm_ops,\n\t},\n\t.probe = tegra20_i2s_platform_probe,\n\t.remove_new = tegra20_i2s_platform_remove,\n};\nmodule_platform_driver(tegra20_i2s_driver);\n\nMODULE_AUTHOR(\"Stephen Warren <swarren@nvidia.com>\");\nMODULE_DESCRIPTION(\"Tegra20 I2S ASoC driver\");\nMODULE_LICENSE(\"GPL\");\nMODULE_ALIAS(\"platform:\" DRV_NAME);\nMODULE_DEVICE_TABLE(of, tegra20_i2s_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}