{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646519153166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646519153166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 19:25:53 2022 " "Processing started: Sat Mar 05 19:25:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646519153166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519153166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519153166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646519153411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_MUX " "Found entity 1: Bus_MUX" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519159883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519159883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/const.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/const.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519159883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/reset_sync.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/reset_sync.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Found entity 1: reset_sync" {  } { { "rtl/reset_sync.bdf" "" { Schematic "C:/projects/fpga/SAP1/rtl/reset_sync.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519159883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519159883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/framework_mercurioiv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/framework_mercurioiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Framework_MercurioIV " "Found entity 1: Framework_MercurioIV" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519159883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519159883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sap1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sap1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1 " "Found entity 1: SAP1" {  } { { "rtl/SAP1.v" "" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519159883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519159883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "rtl/ULA.v" "" { Text "C:/projects/fpga/SAP1/rtl/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519159899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519159899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "rtl/Registrador.v" "" { Text "C:/projects/fpga/SAP1/rtl/Registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519159899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519159899 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.v(15) " "Verilog HDL information at PC.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/PC.v" "" { Text "C:/projects/fpga/SAP1/rtl/PC.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646519159899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "rtl/PC.v" "" { Text "C:/projects/fpga/SAP1/rtl/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519159899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519159899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "rtl/MEM.v" "" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519159899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519159899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519159899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519159899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Framework_MercurioIV " "Elaborating entity \"Framework_MercurioIV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646519159914 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDM_C Framework_MercurioIV.v(46) " "Output port \"LEDM_C\" at Framework_MercurioIV.v(46) has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDM_R Framework_MercurioIV.v(47) " "Output port \"LEDM_R\" at Framework_MercurioIV.v(47) has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DISP0_D\[5..4\] Framework_MercurioIV.v(49) " "Output port \"DISP0_D\[5..4\]\" at Framework_MercurioIV.v(49) has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DISP0_D\[2..1\] Framework_MercurioIV.v(49) " "Output port \"DISP0_D\[2..1\]\" at Framework_MercurioIV.v(49) has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Framework_MercurioIV.v(34) " "Output port \"UART_TXD\" at Framework_MercurioIV.v(34) has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_B Framework_MercurioIV.v(38) " "Output port \"LED_B\" at Framework_MercurioIV.v(38) has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS Framework_MercurioIV.v(41) " "Output port \"LCD_RS\" at Framework_MercurioIV.v(41) has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW Framework_MercurioIV.v(42) " "Output port \"LCD_RW\" at Framework_MercurioIV.v(42) has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN Framework_MercurioIV.v(43) " "Output port \"LCD_EN\" at Framework_MercurioIV.v(43) has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BACKLIGHT Framework_MercurioIV.v(44) " "Output port \"LCD_BACKLIGHT\" at Framework_MercurioIV.v(44) has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_sync reset_sync:reset_synch_50mhz_inst " "Elaborating entity \"reset_sync\" for hierarchy \"reset_sync:reset_synch_50mhz_inst\"" {  } { { "rtl/Framework_MercurioIV.v" "reset_synch_50mhz_inst" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAP1 SAP1:SAP1 " "Elaborating entity \"SAP1\" for hierarchy \"SAP1:SAP1\"" {  } { { "rtl/Framework_MercurioIV.v" "SAP1" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_MUX SAP1:SAP1\|Bus_MUX:bus_mux " "Elaborating entity \"Bus_MUX\" for hierarchy \"SAP1:SAP1\|Bus_MUX:bus_mux\"" {  } { { "rtl/SAP1.v" "bus_mux" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA SAP1:SAP1\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"SAP1:SAP1\|ULA:ula\"" {  } { { "rtl/SAP1.v" "ula" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador SAP1:SAP1\|Registrador:mar " "Elaborating entity \"Registrador\" for hierarchy \"SAP1:SAP1\|Registrador:mar\"" {  } { { "rtl/SAP1.v" "mar" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador SAP1:SAP1\|Registrador:ir " "Elaborating entity \"Registrador\" for hierarchy \"SAP1:SAP1\|Registrador:ir\"" {  } { { "rtl/SAP1.v" "ir" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC SAP1:SAP1\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"SAP1:SAP1\|PC:pc\"" {  } { { "rtl/SAP1.v" "pc" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PC.v(21) " "Verilog HDL assignment warning at PC.v(21): truncated value with size 32 to match size of target (4)" {  } { { "rtl/PC.v" "" { Text "C:/projects/fpga/SAP1/rtl/PC.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|SAP1|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM SAP1:SAP1\|MEM:mem " "Elaborating entity \"MEM\" for hierarchy \"SAP1:SAP1\|MEM:mem\"" {  } { { "rtl/SAP1.v" "mem" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 15 MEM.v(77) " "Verilog HDL warning at MEM.v(77): number of words (11) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "rtl/MEM.v" "" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 77 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV|SAP1:SAP1|MEM:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 MEM.v(17) " "Net \"rom.data_a\" at MEM.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/MEM.v" "" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV|SAP1:SAP1|MEM:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 MEM.v(17) " "Net \"rom.waddr_a\" at MEM.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/MEM.v" "" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV|SAP1:SAP1|MEM:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 MEM.v(17) " "Net \"rom.we_a\" at MEM.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/MEM.v" "" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519159930 "|Framework_MercurioIV|SAP1:SAP1|MEM:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit SAP1:SAP1\|Control_Unit:control_unit " "Elaborating entity \"Control_Unit\" for hierarchy \"SAP1:SAP1\|Control_Unit:control_unit\"" {  } { { "rtl/SAP1.v" "control_unit" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519159945 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 Control_Unit.v(26) " "Verilog HDL warning at Control_Unit.v(26): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1646519159945 "|Framework_MercurioIV|SAP1:SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 Control_Unit.v(27) " "Verilog HDL warning at Control_Unit.v(27): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1646519159945 "|Framework_MercurioIV|SAP1:SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Control_Unit.v(40) " "Verilog HDL assignment warning at Control_Unit.v(40): truncated value with size 32 to match size of target (3)" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646519159945 "|Framework_MercurioIV|SAP1:SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom1.data_a 0 Control_Unit.v(19) " "Net \"rom1.data_a\" at Control_Unit.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519159945 "|Framework_MercurioIV|SAP1:SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom1.waddr_a 0 Control_Unit.v(19) " "Net \"rom1.waddr_a\" at Control_Unit.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519159945 "|Framework_MercurioIV|SAP1:SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom2.data_a 0 Control_Unit.v(20) " "Net \"rom2.data_a\" at Control_Unit.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519159945 "|Framework_MercurioIV|SAP1:SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom2.waddr_a 0 Control_Unit.v(20) " "Net \"rom2.waddr_a\" at Control_Unit.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519159945 "|Framework_MercurioIV|SAP1:SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom1.we_a 0 Control_Unit.v(19) " "Net \"rom1.we_a\" at Control_Unit.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519159945 "|Framework_MercurioIV|SAP1:SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom2.we_a 0 Control_Unit.v(20) " "Net \"rom2.we_a\" at Control_Unit.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519159945 "|Framework_MercurioIV|SAP1:SAP1|Control_Unit:control_unit"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[0\] " "Converted tri-state buffer \"SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[0\]\" feeding internal logic into a wire" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1646519160087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[1\] " "Converted tri-state buffer \"SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[1\]\" feeding internal logic into a wire" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1646519160087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[2\] " "Converted tri-state buffer \"SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[2\]\" feeding internal logic into a wire" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1646519160087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[3\] " "Converted tri-state buffer \"SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[3\]\" feeding internal logic into a wire" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1646519160087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[4\] " "Converted tri-state buffer \"SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[4\]\" feeding internal logic into a wire" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1646519160087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[5\] " "Converted tri-state buffer \"SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[5\]\" feeding internal logic into a wire" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1646519160087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[6\] " "Converted tri-state buffer \"SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[6\]\" feeding internal logic into a wire" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1646519160087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[7\] " "Converted tri-state buffer \"SAP1:SAP1\|Bus_MUX:bus_mux\|BUS_OUT\[7\]\" feeding internal logic into a wire" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1646519160087 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1646519160087 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SAP1:SAP1\|MEM:mem\|rom " "RAM logic \"SAP1:SAP1\|MEM:mem\|rom\" is uninferred due to inappropriate RAM size" {  } { { "rtl/MEM.v" "rom" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646519160127 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SAP1:SAP1\|Control_Unit:control_unit\|rom2 " "RAM logic \"SAP1:SAP1\|Control_Unit:control_unit\|rom2\" is uninferred due to asynchronous read logic" {  } { { "rtl/Control_Unit.v" "rom2" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1646519160127 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SAP1:SAP1\|Control_Unit:control_unit\|rom1 " "RAM logic \"SAP1:SAP1\|Control_Unit:control_unit\|rom1\" is uninferred due to asynchronous read logic" {  } { { "rtl/Control_Unit.v" "rom1" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1646519160127 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646519160127 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/projects/fpga/SAP1/db/SAP1.ram0_MEM_f496d53.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/projects/fpga/SAP1/db/SAP1.ram0_MEM_f496d53.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1646519160127 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 129 C:/projects/fpga/SAP1/db/SAP1.ram1_Control_Unit_3f3e3b5f.hdl.mif " "Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File \"C:/projects/fpga/SAP1/db/SAP1.ram1_Control_Unit_3f3e3b5f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1646519160127 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/projects/fpga/SAP1/db/SAP1.ram1_Control_Unit_3f3e3b5f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/projects/fpga/SAP1/db/SAP1.ram1_Control_Unit_3f3e3b5f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1646519160127 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 129 C:/projects/fpga/SAP1/db/SAP1.ram0_Control_Unit_3f3e3b5f.hdl.mif " "Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File \"C:/projects/fpga/SAP1/db/SAP1.ram0_Control_Unit_3f3e3b5f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1646519160127 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/projects/fpga/SAP1/db/SAP1.ram0_Control_Unit_3f3e3b5f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/projects/fpga/SAP1/db/SAP1.ram0_Control_Unit_3f3e3b5f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1646519160127 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646519160273 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[0\] " "bidirectional pin \"LCD_D\[0\]\" has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646519160282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[1\] " "bidirectional pin \"LCD_D\[1\]\" has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646519160282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[2\] " "bidirectional pin \"LCD_D\[2\]\" has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646519160282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[3\] " "bidirectional pin \"LCD_D\[3\]\" has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646519160282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[4\] " "bidirectional pin \"LCD_D\[4\]\" has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646519160282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[5\] " "bidirectional pin \"LCD_D\[5\]\" has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646519160282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[6\] " "bidirectional pin \"LCD_D\[6\]\" has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646519160282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[7\] " "bidirectional pin \"LCD_D\[7\]\" has no driver" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646519160282 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1646519160282 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B GND " "Pin \"LED_B\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LED_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BACKLIGHT GND " "Pin \"LCD_BACKLIGHT\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LCD_BACKLIGHT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[0\] GND " "Pin \"LEDM_C\[0\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[1\] GND " "Pin \"LEDM_C\[1\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[2\] GND " "Pin \"LEDM_C\[2\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[3\] GND " "Pin \"LEDM_C\[3\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[4\] GND " "Pin \"LEDM_C\[4\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_C[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[0\] GND " "Pin \"LEDM_R\[0\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[1\] GND " "Pin \"LEDM_R\[1\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[2\] GND " "Pin \"LEDM_R\[2\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[3\] GND " "Pin \"LEDM_R\[3\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[4\] GND " "Pin \"LEDM_R\[4\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[5\] GND " "Pin \"LEDM_R\[5\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[6\] GND " "Pin \"LEDM_R\[6\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[7\] GND " "Pin \"LEDM_R\[7\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|LEDM_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP0_D\[1\] GND " "Pin \"DISP0_D\[1\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|DISP0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP0_D\[2\] GND " "Pin \"DISP0_D\[2\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|DISP0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP0_D\[4\] GND " "Pin \"DISP0_D\[4\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|DISP0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP0_D\[5\] GND " "Pin \"DISP0_D\[5\]\" is stuck at GND" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646519160305 "|Framework_MercurioIV|DISP0_D[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646519160305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646519160368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/fpga/SAP1/output_files/SAP1.map.smsg " "Generated suppressed messages file C:/projects/fpga/SAP1/output_files/SAP1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519160668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646519160731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519160731 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[9\] " "No output dependent on input pin \"KEY\[9\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[10\] " "No output dependent on input pin \"KEY\[10\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[11\] " "No output dependent on input pin \"KEY\[11\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|KEY[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[0\] " "No output dependent on input pin \"GPIO0_D\[0\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[1\] " "No output dependent on input pin \"GPIO0_D\[1\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[2\] " "No output dependent on input pin \"GPIO0_D\[2\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[3\] " "No output dependent on input pin \"GPIO0_D\[3\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[4\] " "No output dependent on input pin \"GPIO0_D\[4\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[5\] " "No output dependent on input pin \"GPIO0_D\[5\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[6\] " "No output dependent on input pin \"GPIO0_D\[6\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[7\] " "No output dependent on input pin \"GPIO0_D\[7\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[8\] " "No output dependent on input pin \"GPIO0_D\[8\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[9\] " "No output dependent on input pin \"GPIO0_D\[9\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[10\] " "No output dependent on input pin \"GPIO0_D\[10\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[11\] " "No output dependent on input pin \"GPIO0_D\[11\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[12\] " "No output dependent on input pin \"GPIO0_D\[12\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[13\] " "No output dependent on input pin \"GPIO0_D\[13\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[14\] " "No output dependent on input pin \"GPIO0_D\[14\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_D\[15\] " "No output dependent on input pin \"GPIO0_D\[15\]\"" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646519160793 "|Framework_MercurioIV|GPIO0_D[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646519160793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "374 " "Implemented 374 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646519160793 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646519160793 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1646519160793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646519160793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646519160793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646519160809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 19:26:00 2022 " "Processing ended: Sat Mar 05 19:26:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646519160809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646519160809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646519160809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519160809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1646519162144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646519162144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 19:26:01 2022 " "Processing started: Sat Mar 05 19:26:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646519162144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1646519162144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1646519162144 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1646519162234 ""}
{ "Info" "0" "" "Project  = SAP1" {  } {  } 0 0 "Project  = SAP1" 0 0 "Fitter" 0 0 1646519162235 ""}
{ "Info" "0" "" "Revision = SAP1" {  } {  } 0 0 "Revision = SAP1" 0 0 "Fitter" 0 0 1646519162235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1646519162283 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SAP1 EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"SAP1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1646519162291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646519162328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646519162328 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1646519162458 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1646519162458 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646519162537 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1646519162537 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646519162537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646519162537 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1646519162537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1646519162537 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "78 78 " "No exact pin location assignment(s) for 78 pins of 78 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1646519162819 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAP1.sdc " "Synopsys Design Constraints File file not found: 'SAP1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1646519162960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1646519162960 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1646519162976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1646519162976 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1646519162976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50MHz~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50MHz~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646519163008 ""}  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646519163008 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_1Hz  " "Automatically promoted node CLK_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646519163008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_1Hz~0 " "Destination node CLK_1Hz~0" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646519163008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DISP0_D\[0\]~output " "Destination node DISP0_D\[0\]~output" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646519163008 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1646519163008 ""}  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646519163008 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[3\]~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node SW\[3\]~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646519163008 ""}  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646519163008 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_sync:reset_synch_50mhz_inst\|r_rst_sync_2  " "Automatically promoted node reset_sync:reset_synch_50mhz_inst\|r_rst_sync_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646519163008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_G~output " "Destination node LED_G~output" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646519163008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_R~output " "Destination node LED_R~output" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646519163008 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1646519163008 ""}  } { { "rtl/reset_sync.bdf" "" { Schematic "C:/projects/fpga/SAP1/rtl/reset_sync.bdf" { { 96 624 688 176 "r_rst_sync_2" "" } } } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646519163008 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1646519163164 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646519163164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646519163164 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646519163164 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646519163164 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1646519163164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1646519163164 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1646519163164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1646519163191 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1646519163191 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1646519163191 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 2.5V 31 37 8 " "Number of I/O pins in group: 76 (unused VREF, 2.5V VCCIO, 31 input, 37 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1646519163191 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1646519163191 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1646519163191 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646519163191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 44 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646519163191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646519163191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646519163191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646519163191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646519163191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646519163191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1646519163191 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1646519163191 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1646519163191 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646519163254 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1646519163254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1646519163992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646519164070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1646519164086 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1646519166357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646519166357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1646519166557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X34_Y33 X44_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "C:/projects/fpga/SAP1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y33 to location X44_Y43"} { { 12 { 0 ""} 34 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1646519167342 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1646519167342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1646519167703 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1646519167703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646519167703 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1646519167798 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646519167798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646519167938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646519167938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646519168079 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646519168346 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[0\] a permanently disabled " "Pin LCD_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_D[0] } } } { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646519168565 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[1\] a permanently disabled " "Pin LCD_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_D[1] } } } { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646519168565 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[2\] a permanently disabled " "Pin LCD_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_D[2] } } } { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646519168565 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[3\] a permanently disabled " "Pin LCD_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_D[3] } } } { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646519168565 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[4\] a permanently disabled " "Pin LCD_D\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_D[4] } } } { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646519168565 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[5\] a permanently disabled " "Pin LCD_D\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_D[5] } } } { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646519168565 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[6\] a permanently disabled " "Pin LCD_D\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_D[6] } } } { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646519168565 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[7\] a permanently disabled " "Pin LCD_D\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_D[7] } } } { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/fpga/SAP1/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646519168565 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1646519168565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/fpga/SAP1/output_files/SAP1.fit.smsg " "Generated suppressed messages file C:/projects/fpga/SAP1/output_files/SAP1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1646519168613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5561 " "Peak virtual memory: 5561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646519168879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 19:26:08 2022 " "Processing ended: Sat Mar 05 19:26:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646519168879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646519168879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646519168879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1646519168879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1646519169947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646519169947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 19:26:09 2022 " "Processing started: Sat Mar 05 19:26:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646519169947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1646519169947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1646519169947 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1646519170859 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1646519170891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646519171016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 19:26:11 2022 " "Processing ended: Sat Mar 05 19:26:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646519171016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646519171016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646519171016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1646519171016 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1646519171630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1646519172275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646519172275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 19:26:12 2022 " "Processing started: Sat Mar 05 19:26:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646519172275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1646519172275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SAP1 -c SAP1 " "Command: quartus_sta SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1646519172275 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1646519172354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1646519172464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519172505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519172505 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAP1.sdc " "Synopsys Design Constraints File file not found: 'SAP1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1646519172705 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519172705 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_1Hz CLK_1Hz " "create_clock -period 1.000 -name CLK_1Hz CLK_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1646519172705 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50MHz CLOCK_50MHz " "create_clock -period 1.000 -name CLOCK_50MHz CLOCK_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1646519172705 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646519172705 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1646519172705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646519172705 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1646519172705 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1646519172715 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1646519172746 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1646519172746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.770 " "Worst-case setup slack is -4.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.770            -148.119 CLK_1Hz  " "   -4.770            -148.119 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.494            -247.872 CLOCK_50MHz  " "   -3.494            -247.872 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519172746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 CLOCK_50MHz  " "    0.393               0.000 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 CLK_1Hz  " "    0.400               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519172746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.313 " "Worst-case recovery slack is -2.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.313             -70.960 CLK_1Hz  " "   -2.313             -70.960 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.117            -236.794 CLOCK_50MHz  " "   -2.117            -236.794 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519172746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.741 " "Worst-case removal slack is 1.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.741               0.000 CLK_1Hz  " "    1.741               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.135               0.000 CLOCK_50MHz  " "    2.135               0.000 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519172761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -176.475 CLOCK_50MHz  " "   -3.000            -176.475 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -52.685 CLK_1Hz  " "   -1.285             -52.685 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519172761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519172761 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646519172809 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646519172809 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1646519172809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646519172824 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646519173005 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646519173060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1646519173060 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1646519173060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.258 " "Worst-case setup slack is -4.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.258            -131.524 CLK_1Hz  " "   -4.258            -131.524 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.142            -207.782 CLOCK_50MHz  " "   -3.142            -207.782 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519173060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 CLOCK_50MHz  " "    0.345               0.000 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLK_1Hz  " "    0.357               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519173075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.060 " "Worst-case recovery slack is -2.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.060             -60.309 CLK_1Hz  " "   -2.060             -60.309 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.784            -196.319 CLOCK_50MHz  " "   -1.784            -196.319 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519173075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.576 " "Worst-case removal slack is 1.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.576               0.000 CLK_1Hz  " "    1.576               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.903               0.000 CLOCK_50MHz  " "    1.903               0.000 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519173075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -176.475 CLOCK_50MHz  " "   -3.000            -176.475 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -52.685 CLK_1Hz  " "   -1.285             -52.685 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519173091 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646519173154 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646519173154 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1646519173154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646519173248 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1646519173248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1646519173248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.167 " "Worst-case setup slack is -2.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.167             -63.554 CLK_1Hz  " "   -2.167             -63.554 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231             -55.784 CLOCK_50MHz  " "   -1.231             -55.784 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519173248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50MHz  " "    0.178               0.000 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLK_1Hz  " "    0.180               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519173248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.942 " "Worst-case recovery slack is -0.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.942             -20.740 CLK_1Hz  " "   -0.942             -20.740 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629             -63.170 CLOCK_50MHz  " "   -0.629             -63.170 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519173264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.924 " "Worst-case removal slack is 0.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924               0.000 CLK_1Hz  " "    0.924               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.105               0.000 CLOCK_50MHz  " "    1.105               0.000 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519173264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -147.874 CLOCK_50MHz  " "   -3.000            -147.874 CLOCK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -41.000 CLK_1Hz  " "   -1.000             -41.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646519173279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646519173279 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646519173342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646519173342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646519173342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646519173342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.953 ns " "Worst Case Available Settling Time: 0.953 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646519173342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646519173342 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646519173342 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646519173625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646519173625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646519173687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 19:26:13 2022 " "Processing ended: Sat Mar 05 19:26:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646519173687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646519173687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646519173687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646519173687 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus Prime Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646519174347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646519178031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646519178046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 19:26:17 2022 " "Processing started: Sat Mar 05 19:26:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646519178046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646519178046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp SAP1 -c SAP1 --netlist_type=sgate " "Command: quartus_npp SAP1 -c SAP1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646519178046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646519178203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 19:26:18 2022 " "Processing ended: Sat Mar 05 19:26:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646519178203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646519178203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646519178203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646519178203 ""}
