# RTL (Register Transfer Level) Verilog Code

This directory contains Verilog source files for the 5G NR baseband chip.

- `dsp/`: DSP building blocks (FFT, LDPC, etc.)
- `beamforming/`: Hardware for beamforming
- `baseband/`: Top-level PHY pipeline and integration

Add new modules or submodules as you design and implement each function.
