============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:41 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:41 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:41 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:41 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:41 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (7295 ps) Setup Check with Pin chip/displayer/bcdStopH/ctrl/val_next_reg[4]/clk->d
          Group: C2C
     Startpoint: (R) chip/displayer/bcdStopH/outgoing/q_reg[0]/clk
          Clock: (F) clk
       Endpoint: (R) chip/displayer/bcdStopH/ctrl/val_next_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
             Setup:-     204                  
     Required Time:=   19796                  
      Launch Clock:-   10000                  
         Data Path:-    2501                  
             Slack:=    7295                  

#---------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  chip/displayer/bcdStopH/outgoing/q_reg[0]/clk         -       -        R     (arrival)            8    -     0     0   10000    (-,-) 
  chip/displayer/bcdStopH/outgoing/q_reg[0]/q           (u)     clk->q   R     unmapped_d_flop      4 16.0     0   150   10150    (-,-) 
  chip/displayer/bcdStopH/ctrl/add_158_29/g2/z          (u)     in_0->z  F     unmapped_nand2       1  4.0     0   122   10272    (-,-) 
  chip/displayer/bcdStopH/ctrl/add_158_29/g34/z         (u)     in_0->z  R     unmapped_not         2  8.0     0   121   10393    (-,-) 
  chip/displayer/bcdStopH/ctrl/add_158_29/g13/z         (u)     in_0->z  F     unmapped_nand2       1  4.0     0   122   10515    (-,-) 
  chip/displayer/bcdStopH/ctrl/add_158_29/g14/z         (u)     in_1->z  R     unmapped_nand2       2  8.0     0   166   10681    (-,-) 
  chip/displayer/bcdStopH/ctrl/add_158_29/g20/z         (u)     in_0->z  F     unmapped_nand2       1  4.0     0   122   10804    (-,-) 
  chip/displayer/bcdStopH/ctrl/add_158_29/g35/z         (u)     in_0->z  R     unmapped_not         1  4.0     0    77   10881    (-,-) 
  chip/displayer/bcdStopH/ctrl/add_158_29/g30/z         (u)     in_0->z  R     unmapped_xnor2       1  4.0     0   190   11070    (-,-) 
  chip/displayer/bcdStopH/ctrl/mux_ones_156_23/g1/z     (u)     data1->z R     unmapped_bmux3       1  4.0     0   190   11260    (-,-) 
  chip/displayer/bcdStopH/ctrl/mux_ones_133_9/g1/z      (u)     data1->z R     unmapped_bmux6       1  4.0     0   318   11578    (-,-) 
  chip/displayer/bcdStopH/ctrl/mux_ones_127_6/g1/z      (u)     data0->z R     unmapped_bmux3       2  8.0     0   233   11812    (-,-) 
  chip/displayer/bcdStopH/ctrl/add_118_37/g82/z         (u)     in_0->z  F     unmapped_not         2  8.0     0   121   11933    (-,-) 
  chip/displayer/bcdStopH/ctrl/add_118_37/g69/z         (u)     in_1->z  R     unmapped_xnor2       1  4.0     0   190   12122    (-,-) 
  chip/displayer/bcdStopH/ctrl/mux_val_next_115_15/g4/z (u)     data0->z R     unmapped_bmux3       1  4.0     0   190   12312    (-,-) 
  chip/displayer/bcdStopH/ctrl/mux_val_next_113_17/g4/z (u)     data1->z R     unmapped_bmux3       1  4.0     0   190   12501    (-,-) 
  chip/displayer/bcdStopH/ctrl/val_next_reg[4]/d        -       -        R     unmapped_d_flop      1    -     -     0   12501    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:41 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No paths found

