{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687151553169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687151553170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 01:12:32 2023 " "Processing started: Mon Jun 19 01:12:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687151553170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687151553170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687151553171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687151554543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687151554544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.sv 8 8 " "Found 8 design units, including 8 entities, in source file lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687151581216 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab4ALU " "Found entity 2: Lab4ALU" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687151581216 ""} { "Info" "ISGN_ENTITY_NAME" "3 yMux4to1 " "Found entity 3: yMux4to1" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687151581216 ""} { "Info" "ISGN_ENTITY_NAME" "4 yMux " "Found entity 4: yMux" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687151581216 ""} { "Info" "ISGN_ENTITY_NAME" "5 yMux1 " "Found entity 5: yMux1" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687151581216 ""} { "Info" "ISGN_ENTITY_NAME" "6 yAdder1 " "Found entity 6: yAdder1" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687151581216 ""} { "Info" "ISGN_ENTITY_NAME" "7 yAdder " "Found entity 7: yAdder" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687151581216 ""} { "Info" "ISGN_ENTITY_NAME" "8 yArith " "Found entity 8: yArith" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687151581216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687151581216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp Lab4.sv(178) " "Verilog HDL Implicit Net warning at Lab4.sv(178): created implicit net for \"tmp\"" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687151581218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outL Lab4.sv(180) " "Verilog HDL Implicit Net warning at Lab4.sv(180): created implicit net for \"outL\"" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687151581219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outR Lab4.sv(181) " "Verilog HDL Implicit Net warning at Lab4.sv(181): created implicit net for \"outR\"" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687151581219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687151581328 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(21) " "Verilog HDL Always Construct warning at Lab4.sv(21): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581332 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(21) " "Verilog HDL Always Construct warning at Lab4.sv(21): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581332 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(21) " "Verilog HDL Always Construct warning at Lab4.sv(21): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581332 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(22) " "Verilog HDL Always Construct warning at Lab4.sv(22): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581332 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(22) " "Verilog HDL Always Construct warning at Lab4.sv(22): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581332 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(22) " "Verilog HDL Always Construct warning at Lab4.sv(22): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581332 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(23) " "Verilog HDL Always Construct warning at Lab4.sv(23): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581332 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(23) " "Verilog HDL Always Construct warning at Lab4.sv(23): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581332 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(23) " "Verilog HDL Always Construct warning at Lab4.sv(23): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581333 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(24) " "Verilog HDL Always Construct warning at Lab4.sv(24): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581333 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(24) " "Verilog HDL Always Construct warning at Lab4.sv(24): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581333 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(24) " "Verilog HDL Always Construct warning at Lab4.sv(24): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581333 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(25) " "Verilog HDL Always Construct warning at Lab4.sv(25): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581333 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(25) " "Verilog HDL Always Construct warning at Lab4.sv(25): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581333 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(25) " "Verilog HDL Always Construct warning at Lab4.sv(25): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581333 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(26) " "Verilog HDL Always Construct warning at Lab4.sv(26): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581333 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(26) " "Verilog HDL Always Construct warning at Lab4.sv(26): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581333 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(26) " "Verilog HDL Always Construct warning at Lab4.sv(26): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581333 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(32) " "Verilog HDL Always Construct warning at Lab4.sv(32): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581334 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(32) " "Verilog HDL Always Construct warning at Lab4.sv(32): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581334 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(35) " "Verilog HDL Always Construct warning at Lab4.sv(35): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581334 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(35) " "Verilog HDL Always Construct warning at Lab4.sv(35): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581334 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(36) " "Verilog HDL Always Construct warning at Lab4.sv(36): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581334 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(36) " "Verilog HDL Always Construct warning at Lab4.sv(36): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581334 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(37) " "Verilog HDL Always Construct warning at Lab4.sv(37): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581334 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(37) " "Verilog HDL Always Construct warning at Lab4.sv(37): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581334 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(40) " "Verilog HDL Always Construct warning at Lab4.sv(40): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581334 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(40) " "Verilog HDL Always Construct warning at Lab4.sv(40): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581335 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(44) " "Verilog HDL Always Construct warning at Lab4.sv(44): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581335 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(44) " "Verilog HDL Always Construct warning at Lab4.sv(44): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581335 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(45) " "Verilog HDL Always Construct warning at Lab4.sv(45): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581335 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(45) " "Verilog HDL Always Construct warning at Lab4.sv(45): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581335 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(46) " "Verilog HDL Always Construct warning at Lab4.sv(46): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581335 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(46) " "Verilog HDL Always Construct warning at Lab4.sv(46): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581336 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(51) " "Verilog HDL Always Construct warning at Lab4.sv(51): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581336 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(51) " "Verilog HDL Always Construct warning at Lab4.sv(51): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581336 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(52) " "Verilog HDL Always Construct warning at Lab4.sv(52): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581336 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(52) " "Verilog HDL Always Construct warning at Lab4.sv(52): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581336 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(53) " "Verilog HDL Always Construct warning at Lab4.sv(53): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581336 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(53) " "Verilog HDL Always Construct warning at Lab4.sv(53): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581336 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(60) " "Verilog HDL Always Construct warning at Lab4.sv(60): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581336 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(63) " "Verilog HDL Always Construct warning at Lab4.sv(63): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581336 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(64) " "Verilog HDL Always Construct warning at Lab4.sv(64): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581337 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(65) " "Verilog HDL Always Construct warning at Lab4.sv(65): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581337 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(66) " "Verilog HDL Always Construct warning at Lab4.sv(66): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581337 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(74) " "Verilog HDL Always Construct warning at Lab4.sv(74): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581337 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(74) " "Verilog HDL Always Construct warning at Lab4.sv(74): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581337 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(74) " "Verilog HDL Always Construct warning at Lab4.sv(74): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581337 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(77) " "Verilog HDL Always Construct warning at Lab4.sv(77): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581337 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(77) " "Verilog HDL Always Construct warning at Lab4.sv(77): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581337 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(77) " "Verilog HDL Always Construct warning at Lab4.sv(77): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581337 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(80) " "Verilog HDL Always Construct warning at Lab4.sv(80): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581337 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(80) " "Verilog HDL Always Construct warning at Lab4.sv(80): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581338 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(80) " "Verilog HDL Always Construct warning at Lab4.sv(80): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581338 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(83) " "Verilog HDL Always Construct warning at Lab4.sv(83): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581338 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(83) " "Verilog HDL Always Construct warning at Lab4.sv(83): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581338 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(83) " "Verilog HDL Always Construct warning at Lab4.sv(83): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581338 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(86) " "Verilog HDL Always Construct warning at Lab4.sv(86): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581338 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(86) " "Verilog HDL Always Construct warning at Lab4.sv(86): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581338 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(86) " "Verilog HDL Always Construct warning at Lab4.sv(86): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581338 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(88) " "Verilog HDL Always Construct warning at Lab4.sv(88): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581338 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(88) " "Verilog HDL Always Construct warning at Lab4.sv(88): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581338 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(91) " "Verilog HDL Always Construct warning at Lab4.sv(91): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581339 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(91) " "Verilog HDL Always Construct warning at Lab4.sv(91): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581339 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(91) " "Verilog HDL Always Construct warning at Lab4.sv(91): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581339 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z Lab4.sv(97) " "Verilog HDL Always Construct warning at Lab4.sv(97): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581339 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow Lab4.sv(97) " "Verilog HDL Always Construct warning at Lab4.sv(97): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581339 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpErrorCode Lab4.sv(97) " "Verilog HDL Always Construct warning at Lab4.sv(97): variable \"OpErrorCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687151581339 "|Lab4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4ALU Lab4ALU:mine " "Elaborating entity \"Lab4ALU\" for hierarchy \"Lab4ALU:mine\"" {  } { { "Lab4.sv" "mine" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687151581341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yArith Lab4ALU:mine\|yArith:myArith " "Elaborating entity \"yArith\" for hierarchy \"Lab4ALU:mine\|yArith:myArith\"" {  } { { "Lab4.sv" "myArith" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687151581344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yMux Lab4ALU:mine\|yArith:myArith\|yMux:my_mux " "Elaborating entity \"yMux\" for hierarchy \"Lab4ALU:mine\|yArith:myArith\|yMux:my_mux\"" {  } { { "Lab4.sv" "my_mux" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687151581346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yMux1 Lab4ALU:mine\|yArith:myArith\|yMux:my_mux\|yMux1:mine\[0\] " "Elaborating entity \"yMux1\" for hierarchy \"Lab4ALU:mine\|yArith:myArith\|yMux:my_mux\|yMux1:mine\[0\]\"" {  } { { "Lab4.sv" "mine\[0\]" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687151581349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yAdder Lab4ALU:mine\|yArith:myArith\|yAdder:my_add " "Elaborating entity \"yAdder\" for hierarchy \"Lab4ALU:mine\|yArith:myArith\|yAdder:my_add\"" {  } { { "Lab4.sv" "my_add" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687151581354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yAdder1 Lab4ALU:mine\|yArith:myArith\|yAdder:my_add\|yAdder1:mine\[0\] " "Elaborating entity \"yAdder1\" for hierarchy \"Lab4ALU:mine\|yArith:myArith\|yAdder:my_add\|yAdder1:mine\[0\]\"" {  } { { "Lab4.sv" "mine\[0\]" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687151581357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yMux4to1 Lab4ALU:mine\|yMux4to1:my_mux " "Elaborating entity \"yMux4to1\" for hierarchy \"Lab4ALU:mine\|yMux4to1:my_mux\"" {  } { { "Lab4.sv" "my_mux" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687151581362 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687151582409 "|Lab4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687151582409 "|Lab4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687151582409 "|Lab4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687151582409 "|Lab4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687151582409 "|Lab4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687151582409 "|Lab4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Lab4.sv" "" { Text "C:/DE10_Lite_Projects/Lab4/Lab4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687151582409 "|Lab4|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687151582409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687151582580 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687151583788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687151583788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687151583929 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687151583929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687151583929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687151583929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687151583990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 01:13:03 2023 " "Processing ended: Mon Jun 19 01:13:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687151583990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687151583990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687151583990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687151583990 ""}
