#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb 28 16:41:53 2023
# Process ID: 13232
# Current directory: D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1
# Command line: vivado.exe -log top_image.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_image.tcl
# Log file: D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/top_image.vds
# Journal file: D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_image.tcl -notrace
Command: synth_design -top top_image -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 866.363 ; gain = 233.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_image' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/top_image.v:8]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/.Xil/Vivado-13232-Tsunami/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/.Xil/Vivado-13232-Tsunami/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'M_image_capture' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_image_capture.v:7]
	Parameter P_IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter P_IMAGE_HIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'M_plus_detect' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_pluse_detect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'M_plus_detect' (2#1) [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_pluse_detect.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/.Xil/Vivado-13232-Tsunami/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (3#1) [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/.Xil/Vivado-13232-Tsunami/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'uut_fifo_generator_0' of module 'fifo_generator_0' has 11 connections declared, but only 9 given [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_image_capture.v:90]
INFO: [Synth 8-6155] done synthesizing module 'M_image_capture' (4#1) [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_image_capture.v:7]
INFO: [Synth 8-6157] synthesizing module 'M_ddr3_cache' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_ddr3_cache.v:7]
	Parameter P_RESET bound to: 4'b0000 
	Parameter P_IDLE bound to: 4'b0001 
	Parameter P_WDATA bound to: 4'b0010 
	Parameter P_WDONE bound to: 4'b0011 
	Parameter P_RDATA bound to: 4'b0100 
	Parameter P_RDONE bound to: 4'b0101 
	Parameter P_WR_BURST_THRESHOLD bound to: 80 - type: integer 
	Parameter P_RD_BURST_THRESHOLD bound to: 80 - type: integer 
	Parameter P_WR_FIFO_THRESHOLD bound to: 78 - type: integer 
	Parameter P_RD_FIFO_THRESHOLD bound to: 500 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_ddr3_write' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/.Xil/Vivado-13232-Tsunami/realtime/fifo_ddr3_write_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_ddr3_write' (5#1) [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/.Xil/Vivado-13232-Tsunami/realtime/fifo_ddr3_write_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/.Xil/Vivado-13232-Tsunami/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (6#1) [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/.Xil/Vivado-13232-Tsunami/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'u_mig_7series_0' of module 'mig_7series_0' has 38 connections declared, but only 37 given [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_ddr3_cache.v:237]
INFO: [Synth 8-6157] synthesizing module 'fifo_ddr3_read' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/.Xil/Vivado-13232-Tsunami/realtime/fifo_ddr3_read_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_ddr3_read' (7#1) [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/.Xil/Vivado-13232-Tsunami/realtime/fifo_ddr3_read_stub.v:6]
WARNING: [Synth 8-7023] instance 'uut_fifo_ddr3_read' of module 'fifo_ddr3_read' has 12 connections declared, but only 8 given [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_ddr3_cache.v:282]
INFO: [Synth 8-6155] done synthesizing module 'M_ddr3_cache' (8#1) [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_ddr3_cache.v:7]
INFO: [Synth 8-6157] synthesizing module 'M_VGA_driver' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_VGA_driver.v:8]
	Parameter P_VGA_HTT bound to: 1647 - type: integer 
	Parameter P_VGA_HST bound to: 12'b000001010000 
	Parameter P_VGA_HBP bound to: 12'b000011011000 
	Parameter P_VGA_HVT bound to: 12'b010100000000 
	Parameter P_VGA_HFP bound to: 12'b000001001000 
	Parameter P_VGA_VTT bound to: 749 - type: integer 
	Parameter P_VGA_VST bound to: 12'b000000000101 
	Parameter P_VGA_VBP bound to: 12'b000000010110 
	Parameter P_VGA_VVT bound to: 12'b001011010000 
	Parameter P_VGA_VFP bound to: 12'b000000000011 
WARNING: [Synth 8-567] referenced signal 'i_rst_n' should be on the sensitivity list [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_VGA_driver.v:55]
WARNING: [Synth 8-567] referenced signal 'y_cnt' should be on the sensitivity list [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_VGA_driver.v:55]
INFO: [Synth 8-6155] done synthesizing module 'M_VGA_driver' (9#1) [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_VGA_driver.v:8]
WARNING: [Synth 8-3848] Net ddr3_reset_n in module/entity top_image does not have driver. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/top_image.v:31]
WARNING: [Synth 8-3848] Net sys_rst in module/entity top_image does not have driver. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/top_image.v:102]
INFO: [Synth 8-6155] done synthesizing module 'top_image' (10#1) [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/top_image.v:8]
WARNING: [Synth 8-3917] design top_image has port o_image_sensor_sclk driven by constant 1
WARNING: [Synth 8-3917] design top_image has port o_image_sensor_exposure driven by constant 1
WARNING: [Synth 8-3917] design top_image has port io_image_sensor_sdat driven by constant 1
WARNING: [Synth 8-3331] design top_image has unconnected port ddr3_reset_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 941.734 ; gain = 308.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.734 ; gain = 308.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.734 ; gain = 308.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 941.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'uut_clk_wiz_0'
Finished Parsing XDC File [d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'uut_clk_wiz_0'
Parsing XDC File [d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'uut_M_image_capture/uut_fifo_generator_0'
Finished Parsing XDC File [d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'uut_M_image_capture/uut_fifo_generator_0'
Parsing XDC File [d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/fifo_ddr3_write/fifo_ddr3_write/fifo_ddr3_write_in_context.xdc] for cell 'uut_M_ddr3_cache/uut_fifo_ddr3_write'
Finished Parsing XDC File [d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/fifo_ddr3_write/fifo_ddr3_write/fifo_ddr3_write_in_context.xdc] for cell 'uut_M_ddr3_cache/uut_fifo_ddr3_write'
Parsing XDC File [d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/fifo_ddr3_read/fifo_ddr3_read/fifo_ddr3_read_in_context.xdc] for cell 'uut_M_ddr3_cache/uut_fifo_ddr3_read'
Finished Parsing XDC File [d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/fifo_ddr3_read/fifo_ddr3_read/fifo_ddr3_read_in_context.xdc] for cell 'uut_M_ddr3_cache/uut_fifo_ddr3_read'
Parsing XDC File [d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'uut_M_ddr3_cache/u_mig_7series_0'
Finished Parsing XDC File [d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'uut_M_ddr3_cache/u_mig_7series_0'
Parsing XDC File [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'i_image_sensor_pclk_IBUF'. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'unit2/<const0>'. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc:96]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}'. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc:418]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}'. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc:418]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc:422]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}'. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc:426]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]'. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc:426]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}'. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc:428]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]'. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc:428]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc:429]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}'. [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc:433]
Finished Parsing XDC File [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_image_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_image_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_image_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1047.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1047.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1047.645 ; gain = 414.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1047.645 ; gain = 414.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 95).
Applied set_property DONT_TOUCH = true for uut_clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_M_image_capture/uut_fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_M_ddr3_cache/uut_fifo_ddr3_write. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_M_ddr3_cache/uut_fifo_ddr3_read. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_M_ddr3_cache/u_mig_7series_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1047.645 ; gain = 414.441
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'app_addr_reg' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_ddr3_cache.v:201]
WARNING: [Synth 8-327] inferring latch for variable 'r_nstate_reg' [D:/34998/FPGA_Study/FPGA/Image_Capture_1A/design/M_ddr3_cache.v:152]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1047.645 ; gain = 414.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module M_plus_detect 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module M_image_capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module M_ddr3_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module M_VGA_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top_image has port o_adv7123_sync_n driven by constant 0
WARNING: [Synth 8-3917] design top_image has port o_image_sensor_sclk driven by constant 1
WARNING: [Synth 8-3917] design top_image has port o_image_sensor_exposure driven by constant 1
WARNING: [Synth 8-3917] design top_image has port io_image_sensor_sdat driven by constant 1
WARNING: [Synth 8-3331] design top_image has unconnected port ddr3_reset_n
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/r_nstate_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\uut_M_ddr3_cache/r_app_wraddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\uut_M_ddr3_cache/r_app_rdaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\uut_M_ddr3_cache/r_app_wraddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\uut_M_ddr3_cache/r_app_rdaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\uut_M_ddr3_cache/r_app_wraddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\uut_M_ddr3_cache/r_app_rdaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/r_cstate_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/r_cstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/r_cstate_reg[0] )
INFO: [Synth 8-3886] merging instance 'uut_M_ddr3_cache/r_cstate_reg[3]' (FDR) to 'uut_M_ddr3_cache/app_cmd_reg[2]'
INFO: [Synth 8-3886] merging instance 'uut_M_ddr3_cache/app_cmd_reg[1]' (FDR) to 'uut_M_ddr3_cache/app_cmd_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_wdf_wren_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_en_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\uut_M_ddr3_cache/app_cmd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_M_ddr3_cache/app_addr_reg[26] )
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[27]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[26]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[25]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[24]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[23]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[22]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[21]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[20]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[19]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[18]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[17]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[16]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[15]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[14]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[13]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[12]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[11]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[10]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[9]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[8]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[7]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[6]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[5]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[4]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[3]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[2]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[1]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/app_addr_reg[0]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/r_nstate_reg[3]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/r_nstate_reg[2]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/r_nstate_reg[1]) is unused and will be removed from module top_image.
WARNING: [Synth 8-3332] Sequential element (uut_M_ddr3_cache/r_nstate_reg[0]) is unused and will be removed from module top_image.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1047.645 ; gain = 414.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.645 ; gain = 414.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.645 ; gain = 414.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.645 ; gain = 414.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.844 ; gain = 418.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.844 ; gain = 418.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.844 ; gain = 418.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.844 ; gain = 418.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.844 ; gain = 418.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.844 ; gain = 418.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |fifo_ddr3_write  |         1|
|3     |mig_7series_0    |         1|
|4     |fifo_ddr3_read   |         1|
|5     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0        |     1|
|2     |fifo_ddr3_read   |     1|
|3     |fifo_ddr3_write  |     1|
|4     |fifo_generator_0 |     1|
|5     |mig_7series_0    |     1|
|6     |BUFG             |     1|
|7     |LUT1             |     7|
|8     |LUT2             |    19|
|9     |LUT3             |     9|
|10    |LUT4             |    15|
|11    |LUT5             |    23|
|12    |LUT6             |    21|
|13    |FDRE             |    71|
|14    |FDSE             |     1|
|15    |IBUF             |    12|
|16    |OBUF             |    29|
|17    |OBUFT            |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+---------------------------+----------------+------+
|      |Instance                   |Module          |Cells |
+------+---------------------------+----------------+------+
|1     |top                        |                |   575|
|2     |  uut_M_VGA_driver         |M_VGA_driver    |    90|
|3     |  uut_M_ddr3_cache         |M_ddr3_cache    |   349|
|4     |  uut_M_image_capture      |M_image_capture |    86|
|5     |    uut_m_pulse_detect_isv |M_plus_detect   |     4|
+------+---------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.844 ; gain = 418.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.844 ; gain = 312.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.844 ; gain = 418.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1062.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 1067.543 ; gain = 705.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.543 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.runs/synth_1/top_image.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_image_utilization_synth.rpt -pb top_image_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 16:42:34 2023...
