/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard

    Unless you and Broadcom execute a separate written software license
    agreement governing use of this software, this software is licensed
    to you under the terms of the GNU General Public License version 2
    (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
    with the following added to such license:

       As a special exception, the copyright holders of this software give
       you permission to link this software with independent modules, and
       to copy and distribute the resulting executable under terms of your
       choice, provided that you also meet, for each linked independent
       module, the terms and conditions of the license of that module.
       An independent module is a module which is not derived from this
       software.  The special exception does not apply to any modifications
       of the software.

    Not withstanding the above, under no circumstances may you combine
    this software in any way with any other Broadcom software provided
    under a license other than the GPL, without Broadcom's express prior
    written consent.

:>
*/



/* This is an automated file. Do not edit its contents. */


#include "packing.h"
#include "rdd.h"
#include "ru_types.h"

#include "rdd_data_structures_auto.h"

/* >>>RDD_US_TM_PD_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_PD_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_PD_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_AQM_ENABLE_TABLE_ADDRESS_ARR */
uint32_t RDD_AQM_ENABLE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x820,
	0xa20,
	0xa20,
};
/* <<<RDD_AQM_ENABLE_TABLE_ADDRESS_ARR */


/* >>>RDD_AQM_SQ_TABLE_ADDRESS_ARR */
uint32_t RDD_AQM_SQ_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x840,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_AQM_SQ_TABLE_ADDRESS_ARR */


/* >>>RDD_US_TM_TM_FLOW_CNTR_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_TM_FLOW_CNTR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x880,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_TM_FLOW_CNTR_TABLE_ADDRESS_ARR */


/* >>>RDD_DS_TM_AQM_QUEUE_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_AQM_QUEUE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x900,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_AQM_QUEUE_TABLE_ADDRESS_ARR */


/* >>>RDD_COMPLEX_SCHEDULER_TABLE_DS_ADDRESS_ARR */
uint32_t RDD_COMPLEX_SCHEDULER_TABLE_DS_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0xa00,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_COMPLEX_SCHEDULER_TABLE_DS_ADDRESS_ARR */


/* >>>RDD_DS_TM_AQM_QUEUE_TIMER_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_AQM_QUEUE_TIMER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0xb80,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_AQM_QUEUE_TIMER_TABLE_ADDRESS_ARR */


/* >>>RDD_BASIC_SCHEDULER_TABLE_US_ADDRESS_ARR */
uint32_t RDD_BASIC_SCHEDULER_TABLE_US_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0xc00,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BASIC_SCHEDULER_TABLE_US_ADDRESS_ARR */


/* >>>RDD_DIRECT_FLOW_PD_TABLE_ADDRESS_ARR */
uint32_t RDD_DIRECT_FLOW_PD_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0xe10,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DIRECT_FLOW_PD_TABLE_ADDRESS_ARR */


/* >>>RDD_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS_ARR */
uint32_t RDD_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0xe20,
	0xe20,
	0xe20,
};
/* <<<RDD_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0xe40,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_ADDRESS_ARR */


/* >>>RDD_REPORTING_QUEUE_ACCUMULATED_TABLE_ADDRESS_ARR */
uint32_t RDD_REPORTING_QUEUE_ACCUMULATED_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0xe80,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_REPORTING_QUEUE_ACCUMULATED_TABLE_ADDRESS_ARR */


/* >>>RDD_COMPLEX_SCHEDULER_TABLE_US_ADDRESS_ARR */
uint32_t RDD_COMPLEX_SCHEDULER_TABLE_US_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0xf00,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_COMPLEX_SCHEDULER_TABLE_US_ADDRESS_ARR */


/* >>>RDD_DS_TM_PD_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_PD_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1000,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_PD_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_BASIC_RATE_LIMITER_TABLE_DS_ADDRESS_ARR */
uint32_t RDD_BASIC_RATE_LIMITER_TABLE_DS_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1800,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BASIC_RATE_LIMITER_TABLE_DS_ADDRESS_ARR */


/* >>>RDD_US_TM_SCHEDULING_QUEUE_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_SCHEDULING_QUEUE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1c00,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_SCHEDULING_QUEUE_TABLE_ADDRESS_ARR */


/* >>>RDD_US_TM_CPU_TX_ABS_COUNTERS_ADDRESS_ARR */
uint32_t RDD_US_TM_CPU_TX_ABS_COUNTERS_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1e08,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_CPU_TX_ABS_COUNTERS_ADDRESS_ARR */


/* >>>RDD_US_TM_WAN_0_BBH_TX_WAKE_UP_DATA_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_WAN_0_BBH_TX_WAKE_UP_DATA_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1e88,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_WAN_0_BBH_TX_WAKE_UP_DATA_TABLE_ADDRESS_ARR */


/* >>>RDD_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS_ARR */
uint32_t RDD_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1e90,
	0xe10,
	0xe10,
};
/* <<<RDD_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS_ARR */


/* >>>RDD_DIRECT_FLOW_CNTR_TABLE_ADDRESS_ARR */
uint32_t RDD_DIRECT_FLOW_CNTR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1ea0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DIRECT_FLOW_CNTR_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_COMPLEX_SCHEDULER_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_COMPLEX_SCHEDULER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1ec0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_COMPLEX_SCHEDULER_TABLE_ADDRESS_ARR */


/* >>>RDD_REPORTING_COUNTER_TABLE_ADDRESS_ARR */
uint32_t RDD_REPORTING_COUNTER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1f00,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_REPORTING_COUNTER_TABLE_ADDRESS_ARR */


/* >>>RDD_HOST_TX_TRUNCATE_MIRRORING_TABLE_ADDRESS_ARR */
uint32_t RDD_HOST_TX_TRUNCATE_MIRRORING_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1fa0,
	0x2ba0,
	0x28e0,
};
/* <<<RDD_HOST_TX_TRUNCATE_MIRRORING_TABLE_ADDRESS_ARR */


/* >>>RDD_TM_PI2_PROBABILITY_CALC_DESCRIPTOR_ADDRESS_ARR */
uint32_t RDD_TM_PI2_PROBABILITY_CALC_DESCRIPTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1fc0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_TM_PI2_PROBABILITY_CALC_DESCRIPTOR_ADDRESS_ARR */


/* >>>RDD_AQM_NUM_QUEUES_ADDRESS_ARR */
uint32_t RDD_AQM_NUM_QUEUES_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1ffa,
	0x2b26,
	0x25e6,
};
/* <<<RDD_AQM_NUM_QUEUES_ADDRESS_ARR */


/* >>>RDD_GHOST_REPORTING_GLOBAL_CFG_ADDRESS_ARR */
uint32_t RDD_GHOST_REPORTING_GLOBAL_CFG_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x1ffc,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_GHOST_REPORTING_GLOBAL_CFG_ADDRESS_ARR */


/* >>>RDD_BASIC_RATE_LIMITER_TABLE_US_ADDRESS_ARR */
uint32_t RDD_BASIC_RATE_LIMITER_TABLE_US_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2000,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BASIC_RATE_LIMITER_TABLE_US_ADDRESS_ARR */


/* >>>RDD_DS_TM_CPU_TX_ABS_COUNTERS_ADDRESS_ARR */
uint32_t RDD_DS_TM_CPU_TX_ABS_COUNTERS_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2410,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_CPU_TX_ABS_COUNTERS_ADDRESS_ARR */


/* >>>RDD_DEBUG_SCRATCHPAD_ADDRESS_ARR */
uint32_t RDD_DEBUG_SCRATCHPAD_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2490,
	0x2d60,
	0x2ad0,
};
/* <<<RDD_DEBUG_SCRATCHPAD_ADDRESS_ARR */


/* >>>RDD_CODEL_BIAS_SLOPE_TABLE_ADDRESS_ARR */
uint32_t RDD_CODEL_BIAS_SLOPE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x24c0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CODEL_BIAS_SLOPE_TABLE_ADDRESS_ARR */


/* >>>RDD_ONE_VALUE_ADDRESS_ARR */
uint32_t RDD_ONE_VALUE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x24ec,
	0x26ec,
	0x2564,
};
/* <<<RDD_ONE_VALUE_ADDRESS_ARR */


/* >>>RDD_US_TM_FLUSH_CFG_CPU_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_FLUSH_CFG_CPU_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x24f0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_FLUSH_CFG_CPU_TABLE_ADDRESS_ARR */


/* >>>RDD_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_ADDRESS_ARR */
uint32_t RDD_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2500,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_ADDRESS_ARR */


/* >>>RDD_DS_TM_BBH_TX_WAKE_UP_DATA_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_BBH_TX_WAKE_UP_DATA_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2588,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_BBH_TX_WAKE_UP_DATA_TABLE_ADDRESS_ARR */


/* >>>RDD_DS_TM_FLUSH_CFG_CPU_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_FLUSH_CFG_CPU_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2590,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_FLUSH_CFG_CPU_TABLE_ADDRESS_ARR */


/* >>>RDD_DIRECT_FLOW_EPON_CONTROL_SCRATCH_ADDRESS_ARR */
uint32_t RDD_DIRECT_FLOW_EPON_CONTROL_SCRATCH_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x25a0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DIRECT_FLOW_EPON_CONTROL_SCRATCH_ADDRESS_ARR */


/* >>>RDD_DIRECT_FLOW_PAUSE_QUANTA_ADDRESS_ARR */
uint32_t RDD_DIRECT_FLOW_PAUSE_QUANTA_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x25b6,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DIRECT_FLOW_PAUSE_QUANTA_ADDRESS_ARR */


/* >>>RDD_BBH_TX_EPON_WAKE_UP_DATA_TABLE_ADDRESS_ARR */
uint32_t RDD_BBH_TX_EPON_WAKE_UP_DATA_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x25b8,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BBH_TX_EPON_WAKE_UP_DATA_TABLE_ADDRESS_ARR */


/* >>>RDD_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x25c0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_ADDRESS_ARR */


/* >>>RDD_NULL_BUFFER_ADDRESS_ARR */
uint32_t RDD_NULL_BUFFER_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x25e8,
	0x2948,
	0x25e8,
};
/* <<<RDD_NULL_BUFFER_ADDRESS_ARR */


/* >>>RDD_US_TM_FLUSH_CFG_FW_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_FLUSH_CFG_FW_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x25f0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_FLUSH_CFG_FW_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_RATE_LIMITER_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_RATE_LIMITER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2600,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_RATE_LIMITER_TABLE_ADDRESS_ARR */


/* >>>RDD_REGISTERS_BUFFER_ADDRESS_ARR */
uint32_t RDD_REGISTERS_BUFFER_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2720,
	0x29c0,
	0x2a50,
};
/* <<<RDD_REGISTERS_BUFFER_ADDRESS_ARR */


/* >>>RDD_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS_ARR */
uint32_t RDD_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x27a0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS_ARR */


/* >>>RDD_US_TM_BBH_TX_WAN_0_FIFO_BYTES_USED_ADDRESS_ARR */
uint32_t RDD_US_TM_BBH_TX_WAN_0_FIFO_BYTES_USED_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x27b4,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_BBH_TX_WAN_0_FIFO_BYTES_USED_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_SCRATCHPAD_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_SCRATCHPAD_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x27b8,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_SCRATCHPAD_ADDRESS_ARR */


/* >>>RDD_BBH_TX_EPON_INGRESS_COUNTER_TABLE_ADDRESS_ARR */
uint32_t RDD_BBH_TX_EPON_INGRESS_COUNTER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x27c0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BBH_TX_EPON_INGRESS_COUNTER_TABLE_ADDRESS_ARR */


/* >>>RDD_MIRRORING_SCRATCH_ADDRESS_ARR */
uint32_t RDD_MIRRORING_SCRATCH_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x27e8,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_MIRRORING_SCRATCH_ADDRESS_ARR */


/* >>>RDD_DS_TM_FLUSH_CFG_FW_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_FLUSH_CFG_FW_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x27f0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_FLUSH_CFG_FW_TABLE_ADDRESS_ARR */


/* >>>RDD_REPORTING_QUEUE_DESCRIPTOR_TABLE_ADDRESS_ARR */
uint32_t RDD_REPORTING_QUEUE_DESCRIPTOR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2800,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_REPORTING_QUEUE_DESCRIPTOR_TABLE_ADDRESS_ARR */


/* >>>RDD_VLAN_TX_COUNTERS_ADDRESS_ARR */
uint32_t RDD_VLAN_TX_COUNTERS_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2a08,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_VLAN_TX_COUNTERS_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_FLUSH_CFG_FW_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_FLUSH_CFG_FW_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e10,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_FLUSH_CFG_FW_TABLE_ADDRESS_ARR */


/* >>>RDD_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS_ARR */
uint32_t RDD_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e20,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS_ARR */


/* >>>RDD_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS_ARR */
uint32_t RDD_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e34,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS_ARR */


/* >>>RDD_US_TM_WAN_0_BB_DESTINATION_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_WAN_0_BB_DESTINATION_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e36,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_WAN_0_BB_DESTINATION_TABLE_ADDRESS_ARR */


/* >>>RDD_REPORT_BBH_TX_QUEUE_ID_TABLE_ADDRESS_ARR */
uint32_t RDD_REPORT_BBH_TX_QUEUE_ID_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e38,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_REPORT_BBH_TX_QUEUE_ID_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_TM_ACTION_PTR_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_TM_ACTION_PTR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e40,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_TM_ACTION_PTR_TABLE_ADDRESS_ARR */


/* >>>RDD_DS_TM_BB_DESTINATION_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_BB_DESTINATION_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e62,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_BB_DESTINATION_TABLE_ADDRESS_ARR */


/* >>>RDD_TASK_IDX_ADDRESS_ARR */
uint32_t RDD_TASK_IDX_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e64,
	0x2c7c,
	0x2c3c,
};
/* <<<RDD_TASK_IDX_ADDRESS_ARR */


/* >>>RDD_DS_TM_TM_FLOW_CNTR_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_TM_FLOW_CNTR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e68,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_TM_FLOW_CNTR_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e6e,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS_ARR */


/* >>>RDD_US_TM_FLUSH_CFG_CURRENT_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_FLUSH_CFG_CURRENT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e70,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_FLUSH_CFG_CURRENT_TABLE_ADDRESS_ARR */


/* >>>RDD_US_TM_UPDATE_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_UPDATE_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2e80,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_UPDATE_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2ea0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS_ARR */


/* >>>RDD_CPU_FEED_RING_INTERRUPT_COUNTER_MAX_ADDRESS_ARR */
uint32_t RDD_CPU_FEED_RING_INTERRUPT_COUNTER_MAX_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2eb4,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_FEED_RING_INTERRUPT_COUNTER_MAX_ADDRESS_ARR */


/* >>>RDD_US_TM_TX_PAUSE_NACK_ADDRESS_ARR */
uint32_t RDD_US_TM_TX_PAUSE_NACK_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2eb6,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_TX_PAUSE_NACK_ADDRESS_ARR */


/* >>>RDD_SCHEDULING_FLUSH_GLOBAL_CFG_ADDRESS_ARR */
uint32_t RDD_SCHEDULING_FLUSH_GLOBAL_CFG_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2eb7,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SCHEDULING_FLUSH_GLOBAL_CFG_ADDRESS_ARR */


/* >>>RDD_BBH_TX_EGRESS_REPORT_COUNTER_TABLE_ADDRESS_ARR */
uint32_t RDD_BBH_TX_EGRESS_REPORT_COUNTER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2eb8,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BBH_TX_EGRESS_REPORT_COUNTER_TABLE_ADDRESS_ARR */


/* >>>RDD_DS_TM_UPDATE_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_UPDATE_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2ec0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_UPDATE_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_ADDRESS_ARR */
uint32_t RDD_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2ee0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_ADDRESS_ARR */


/* >>>RDD_BBH_TX_US_WAN_0_FIFO_BYTES_THRESHOLD_ADDRESS_ARR */
uint32_t RDD_BBH_TX_US_WAN_0_FIFO_BYTES_THRESHOLD_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2ef4,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BBH_TX_US_WAN_0_FIFO_BYTES_THRESHOLD_ADDRESS_ARR */


/* >>>RDD_US_TM_FIRST_QUEUE_MAPPING_ADDRESS_ARR */
uint32_t RDD_US_TM_FIRST_QUEUE_MAPPING_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2ef6,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_FIRST_QUEUE_MAPPING_ADDRESS_ARR */


/* >>>RDD_BBH_TX_INGRESS_COUNTER_TABLE_ADDRESS_ARR */
uint32_t RDD_BBH_TX_INGRESS_COUNTER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2ef8,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BBH_TX_INGRESS_COUNTER_TABLE_ADDRESS_ARR */


/* >>>RDD_US_TM_AQM_QUEUE_TIMER_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_AQM_QUEUE_TIMER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2f00,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_AQM_QUEUE_TIMER_TABLE_ADDRESS_ARR */


/* >>>RDD_DS_TM_FIRST_QUEUE_MAPPING_ADDRESS_ARR */
uint32_t RDD_DS_TM_FIRST_QUEUE_MAPPING_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2f82,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_FIRST_QUEUE_MAPPING_ADDRESS_ARR */


/* >>>RDD_PON_TM_VPORT_TO_RL_OVERHEAD_TABLE_ADDRESS_ARR */
uint32_t RDD_PON_TM_VPORT_TO_RL_OVERHEAD_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2f84,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_PON_TM_VPORT_TO_RL_OVERHEAD_TABLE_ADDRESS_ARR */


/* >>>RDD_TM_VLAN_STATS_ENABLE_ADDRESS_ARR */
uint32_t RDD_TM_VLAN_STATS_ENABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2f85,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_TM_VLAN_STATS_ENABLE_ADDRESS_ARR */


/* >>>RDD_TX_EXCEPTION_ADDRESS_ARR */
uint32_t RDD_TX_EXCEPTION_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2f86,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_TX_EXCEPTION_ADDRESS_ARR */


/* >>>RDD_CORE_ID_TABLE_ADDRESS_ARR */
uint32_t RDD_CORE_ID_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2f87,
	0x2d9f,
	0x2c57,
};
/* <<<RDD_CORE_ID_TABLE_ADDRESS_ARR */


/* >>>RDD_BASIC_SCHEDULER_WAKEUP_CMD_US_ADDRESS_ARR */
uint32_t RDD_BASIC_SCHEDULER_WAKEUP_CMD_US_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2f88,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BASIC_SCHEDULER_WAKEUP_CMD_US_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_FIRST_QUEUE_MAPPING_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_FIRST_QUEUE_MAPPING_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2f8c,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_FIRST_QUEUE_MAPPING_ADDRESS_ARR */


/* >>>RDD_RX_MIRRORING_CONFIGURATION_ADDRESS_ARR */
uint32_t RDD_RX_MIRRORING_CONFIGURATION_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2f8e,
	0x2dac,
	0x2cac,
};
/* <<<RDD_RX_MIRRORING_CONFIGURATION_ADDRESS_ARR */


/* >>>RDD_DS_TM_FLUSH_CFG_CURRENT_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_FLUSH_CFG_CURRENT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2f90,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_FLUSH_CFG_CURRENT_TABLE_ADDRESS_ARR */


/* >>>RDD_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_ADDRESS_ARR */
uint32_t RDD_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2fa0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_ADDRESS_ARR */


/* >>>RDD_TX_MIRRORING_CONFIGURATION_ADDRESS_ARR */
uint32_t RDD_TX_MIRRORING_CONFIGURATION_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2fb4,
	0x2dae,
	0x2cae,
};
/* <<<RDD_TX_MIRRORING_CONFIGURATION_ADDRESS_ARR */


/* >>>RDD_US_TM_FLUSH_AGGREGATION_TASK_DISABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_FLUSH_AGGREGATION_TASK_DISABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2fb6,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_FLUSH_AGGREGATION_TASK_DISABLE_ADDRESS_ARR */


/* >>>RDD_DS_TM_FLUSH_AGGREGATION_TASK_DISABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_FLUSH_AGGREGATION_TASK_DISABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2fb7,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_FLUSH_AGGREGATION_TASK_DISABLE_ADDRESS_ARR */


/* >>>RDD_COMPLEX_SCHEDULER_WAKEUP_CMD_US_ADDRESS_ARR */
uint32_t RDD_COMPLEX_SCHEDULER_WAKEUP_CMD_US_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2fb8,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_COMPLEX_SCHEDULER_WAKEUP_CMD_US_ADDRESS_ARR */


/* >>>RDD_SRAM_DUMMY_STORE_ADDRESS_ARR */
uint32_t RDD_SRAM_DUMMY_STORE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2fbc,
	0x2dba,
	0x2cbd,
};
/* <<<RDD_SRAM_DUMMY_STORE_ADDRESS_ARR */


/* >>>RDD_MAC_TYPE_ADDRESS_ARR */
uint32_t RDD_MAC_TYPE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2fbd,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_MAC_TYPE_ADDRESS_ARR */


/* >>>RDD_WAN_0_BBH_TX_FIFO_SIZE_ADDRESS_ARR */
uint32_t RDD_WAN_0_BBH_TX_FIFO_SIZE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2fbe,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_WAN_0_BBH_TX_FIFO_SIZE_ADDRESS_ARR */


/* >>>RDD_BACKUP_BBH_INGRESS_COUNTERS_TABLE_ADDRESS_ARR */
uint32_t RDD_BACKUP_BBH_INGRESS_COUNTERS_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2fbf,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BACKUP_BBH_INGRESS_COUNTERS_TABLE_ADDRESS_ARR */


/* >>>RDD_EPON_UPDATE_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_EPON_UPDATE_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2fc0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_EPON_UPDATE_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_QUEUE_TO_REPORT_BIT_VECTOR_ADDRESS_ARR */
uint32_t RDD_QUEUE_TO_REPORT_BIT_VECTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2fe0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_QUEUE_TO_REPORT_BIT_VECTOR_ADDRESS_ARR */


/* >>>RDD_BACKUP_BBH_EGRESS_COUNTERS_TABLE_ADDRESS_ARR */
uint32_t RDD_BACKUP_BBH_EGRESS_COUNTERS_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2ff4,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BACKUP_BBH_EGRESS_COUNTERS_TABLE_ADDRESS_ARR */


/* >>>RDD_DEBUG_PRINT_CORE_LOCK_ADDRESS_ARR */
uint32_t RDD_DEBUG_PRINT_CORE_LOCK_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2ff5,
	0x2df4,
	0x2cdd,
};
/* <<<RDD_DEBUG_PRINT_CORE_LOCK_ADDRESS_ARR */


/* >>>RDD_RX_MIRRORING_DIRECT_ENABLE_ADDRESS_ARR */
uint32_t RDD_RX_MIRRORING_DIRECT_ENABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2ff6,
	0x2df7,
	0x2cf4,
};
/* <<<RDD_RX_MIRRORING_DIRECT_ENABLE_ADDRESS_ARR */


/* >>>RDD_COMPLEX_SCHEDULER_WAKEUP_CMD_DS_ADDRESS_ARR */
uint32_t RDD_COMPLEX_SCHEDULER_WAKEUP_CMD_DS_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x2ff8,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_COMPLEX_SCHEDULER_WAKEUP_CMD_DS_ADDRESS_ARR */


/* >>>RDD_DS_TM_SCHEDULING_QUEUE_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_SCHEDULING_QUEUE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3000,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_SCHEDULING_QUEUE_TABLE_ADDRESS_ARR */


/* >>>RDD_US_TM_AQM_QUEUE_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_AQM_QUEUE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3200,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_AQM_QUEUE_TABLE_ADDRESS_ARR */


/* >>>RDD_US_TM_TX_OCTETS_COUNTERS_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_TX_OCTETS_COUNTERS_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3308,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_TX_OCTETS_COUNTERS_TABLE_ADDRESS_ARR */


/* >>>RDD_US_TM_FLUSH_CFG_ENABLE_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_FLUSH_CFG_ENABLE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3348,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_FLUSH_CFG_ENABLE_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_FLUSH_CFG_CURRENT_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_FLUSH_CFG_CURRENT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3350,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_FLUSH_CFG_CURRENT_TABLE_ADDRESS_ARR */


/* >>>RDD_VPORT_TO_RL_OVERHEAD_TABLE_ADDRESS_ARR */
uint32_t RDD_VPORT_TO_RL_OVERHEAD_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3360,
	0x2be0,
	0x2be0,
};
/* <<<RDD_VPORT_TO_RL_OVERHEAD_TABLE_ADDRESS_ARR */


/* >>>RDD_OVERALL_RATE_LIMITER_TABLE_ADDRESS_ARR */
uint32_t RDD_OVERALL_RATE_LIMITER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3370,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_OVERALL_RATE_LIMITER_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_UPDATE_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_UPDATE_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3380,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_UPDATE_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_SQ_TX_QUEUE_DROP_TABLE_ADDRESS_ARR */
uint32_t RDD_SQ_TX_QUEUE_DROP_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x33a0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SQ_TX_QUEUE_DROP_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x33e0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_ADDRESS_ARR */


/* >>>RDD_FLUSH_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */
uint32_t RDD_FLUSH_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x33f0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_FLUSH_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */


/* >>>RDD_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS_ARR */
uint32_t RDD_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3400,
	0x2000,
	0x2000,
};
/* <<<RDD_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_PD_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_PD_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3600,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_PD_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_REPORTING_QUEUE_COUNTER_TABLE_ADDRESS_ARR */
uint32_t RDD_REPORTING_QUEUE_COUNTER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3700,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_REPORTING_QUEUE_COUNTER_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_AQM_QUEUE_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_AQM_QUEUE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3788,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_AQM_QUEUE_TABLE_ADDRESS_ARR */


/* >>>RDD_DS_TM_FLUSH_CFG_ENABLE_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_FLUSH_CFG_ENABLE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x37a8,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_FLUSH_CFG_ENABLE_TABLE_ADDRESS_ARR */


/* >>>RDD_US_TM_CODEL_DROP_DESCRIPTOR_ADDRESS_ARR */
uint32_t RDD_US_TM_CODEL_DROP_DESCRIPTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x37b0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_CODEL_DROP_DESCRIPTOR_ADDRESS_ARR */


/* >>>RDD_RATE_LIMITER_VALID_TABLE_US_ADDRESS_ARR */
uint32_t RDD_RATE_LIMITER_VALID_TABLE_US_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x37c0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_RATE_LIMITER_VALID_TABLE_US_ADDRESS_ARR */


/* >>>RDD_DS_TM_CODEL_DROP_DESCRIPTOR_ADDRESS_ARR */
uint32_t RDD_DS_TM_CODEL_DROP_DESCRIPTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x37d0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_CODEL_DROP_DESCRIPTOR_ADDRESS_ARR */


/* >>>RDD_RATE_LIMITER_VALID_TABLE_DS_ADDRESS_ARR */
uint32_t RDD_RATE_LIMITER_VALID_TABLE_DS_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x37e0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_RATE_LIMITER_VALID_TABLE_DS_ADDRESS_ARR */


/* >>>RDD_DIRECT_FLOW_PAUSE_DEBUG_ADDRESS_ARR */
uint32_t RDD_DIRECT_FLOW_PAUSE_DEBUG_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x37f0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DIRECT_FLOW_PAUSE_DEBUG_ADDRESS_ARR */


/* >>>RDD_US_TM_BBH_QUEUE_TABLE_ADDRESS_ARR */
uint32_t RDD_US_TM_BBH_QUEUE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3800,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_US_TM_BBH_QUEUE_TABLE_ADDRESS_ARR */


/* >>>RDD_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */
uint32_t RDD_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x38a0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */


/* >>>RDD_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS_ARR */
uint32_t RDD_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x38b0,
	0x2da0,
	0x2cb0,
};
/* <<<RDD_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x38c0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_CODEL_DROP_DESCRIPTOR_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_CODEL_DROP_DESCRIPTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x38d0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_CODEL_DROP_DESCRIPTOR_ADDRESS_ARR */


/* >>>RDD_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */
uint32_t RDD_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x38e0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */


/* >>>RDD_DEBUG_PRINT_TABLE_ADDRESS_ARR */
uint32_t RDD_DEBUG_PRINT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x38f0,
	0x2e50,
	0x2d60,
};
/* <<<RDD_DEBUG_PRINT_TABLE_ADDRESS_ARR */


/* >>>RDD_NATC_TBL_CFG_ADDRESS_ARR */
uint32_t RDD_NATC_TBL_CFG_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3900,
	0x2900,
	0x2b00,
};
/* <<<RDD_NATC_TBL_CFG_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_AQM_QUEUE_TIMER_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_AQM_QUEUE_TIMER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3948,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_AQM_QUEUE_TIMER_TABLE_ADDRESS_ARR */


/* >>>RDD_SERVICE_QUEUES_FLUSH_CFG_ENABLE_TABLE_ADDRESS_ARR */
uint32_t RDD_SERVICE_QUEUES_FLUSH_CFG_ENABLE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3958,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_SERVICE_QUEUES_FLUSH_CFG_ENABLE_TABLE_ADDRESS_ARR */


/* >>>RDD_FPM_GLOBAL_CFG_ADDRESS_ARR */
uint32_t RDD_FPM_GLOBAL_CFG_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3960,
	0x2de0,
	0x2ce0,
};
/* <<<RDD_FPM_GLOBAL_CFG_ADDRESS_ARR */


/* >>>RDD_BBH_TX_EPON_EGRESS_COUNTER_TABLE_ADDRESS_ARR */
uint32_t RDD_BBH_TX_EPON_EGRESS_COUNTER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3980,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_BBH_TX_EPON_EGRESS_COUNTER_TABLE_ADDRESS_ARR */


/* >>>RDD_XGPON_REPORT_ZERO_SENT_TABLE_ADDRESS_ARR */
uint32_t RDD_XGPON_REPORT_ZERO_SENT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3988,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_XGPON_REPORT_ZERO_SENT_TABLE_ADDRESS_ARR */


/* >>>RDD_FW_ERROR_VECTOR_TABLE_ADDRESS_ARR */
uint32_t RDD_FW_ERROR_VECTOR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x39a0,
	0x2ea0,
	0x2dc0,
};
/* <<<RDD_FW_ERROR_VECTOR_TABLE_ADDRESS_ARR */


/* >>>RDD_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x39c0,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_ADDRESS_ARR */


/* >>>RDD_DS_TM_BBH_QUEUE_TABLE_ADDRESS_ARR */
uint32_t RDD_DS_TM_BBH_QUEUE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3a00,
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_DS_TM_BBH_QUEUE_TABLE_ADDRESS_ARR */


/* >>>RDD_SCT_FILTER_ADDRESS_ARR */
uint32_t RDD_SCT_FILTER_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	0x3ffc,
	0x3ffc,
	0x3ffc,
};
/* <<<RDD_SCT_FILTER_ADDRESS_ARR */


/* >>>RDD_RX_FLOW_TABLE_ADDRESS_ARR */
uint32_t RDD_RX_FLOW_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x0,
	0x400,
};
/* <<<RDD_RX_FLOW_TABLE_ADDRESS_ARR */


/* >>>RDD_VPORT_CFG_TABLE_ADDRESS_ARR */
uint32_t RDD_VPORT_CFG_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x280,
	0x680,
};
/* <<<RDD_VPORT_CFG_TABLE_ADDRESS_ARR */


/* >>>RDD_PBIT_TO_GEM_TABLE_ADDRESS_ARR */
uint32_t RDD_PBIT_TO_GEM_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x300,
	0x700,
};
/* <<<RDD_PBIT_TO_GEM_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RX_SCRATCHPAD_ADDRESS_ARR */
uint32_t RDD_CPU_RX_SCRATCHPAD_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x400,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_RX_SCRATCHPAD_ADDRESS_ARR */


/* >>>RDD_TCAM_IC_CMD_TABLE_ADDRESS_ARR */
uint32_t RDD_TCAM_IC_CMD_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x600,
	0x2200,
};
/* <<<RDD_TCAM_IC_CMD_TABLE_ADDRESS_ARR */


/* >>>RDD_PORT_MAC_ADDRESS_ARR */
uint32_t RDD_PORT_MAC_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x7c0,
	0xa40,
};
/* <<<RDD_PORT_MAC_ADDRESS_ARR */


/* >>>RDD_TC_TO_QUEUE_TABLE_ADDRESS_ARR */
uint32_t RDD_TC_TO_QUEUE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x800,
	0x800,
};
/* <<<RDD_TC_TO_QUEUE_TABLE_ADDRESS_ARR */


/* >>>RDD_RX_FLOW_CONTEXT_DDR_ADDR_ADDRESS_ARR */
uint32_t RDD_RX_FLOW_CONTEXT_DDR_ADDR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0xa08,
	0xa08,
};
/* <<<RDD_RX_FLOW_CONTEXT_DDR_ADDR_ADDRESS_ARR */


/* >>>RDD_VPORT_TO_DSCP_TO_PBITS_TABLE_ADDRESS_ARR */
uint32_t RDD_VPORT_TO_DSCP_TO_PBITS_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0xa10,
	0xa10,
};
/* <<<RDD_VPORT_TO_DSCP_TO_PBITS_TABLE_ADDRESS_ARR */


/* >>>RDD_MCAST_PROCESSING_TASKS_REPLY_ADDRESS_ARR */
uint32_t RDD_MCAST_PROCESSING_TASKS_REPLY_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0xa40,
	0xe40,
};
/* <<<RDD_MCAST_PROCESSING_TASKS_REPLY_ADDRESS_ARR */


/* >>>RDD_PROCESSING_GROUP_PARAMS_GEN4_TABLE_ADDRESS_ARR */
uint32_t RDD_PROCESSING_GROUP_PARAMS_GEN4_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0xa80,
	0xa80,
};
/* <<<RDD_PROCESSING_GROUP_PARAMS_GEN4_TABLE_ADDRESS_ARR */


/* >>>RDD_DSCP_TO_PBITS_MAP_TABLE_ADDRESS_ARR */
uint32_t RDD_DSCP_TO_PBITS_MAP_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0xb00,
	0xb00,
};
/* <<<RDD_DSCP_TO_PBITS_MAP_TABLE_ADDRESS_ARR */


/* >>>RDD_PBIT_TO_QUEUE_TABLE_ADDRESS_ARR */
uint32_t RDD_PBIT_TO_QUEUE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0xc00,
	0xc00,
};
/* <<<RDD_PBIT_TO_QUEUE_TABLE_ADDRESS_ARR */


/* >>>RDD_MCAST_FPM_TOKENS_READ_FLAG_ADDRESS_ARR */
uint32_t RDD_MCAST_FPM_TOKENS_READ_FLAG_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0xe08,
	0xe08,
};
/* <<<RDD_MCAST_FPM_TOKENS_READ_FLAG_ADDRESS_ARR */


/* >>>RDD_MCAST_PROCESSING_TASKS_LOCK_ADDRESS_ARR */
uint32_t RDD_MCAST_PROCESSING_TASKS_LOCK_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0xe40,
	0xe80,
};
/* <<<RDD_MCAST_PROCESSING_TASKS_LOCK_ADDRESS_ARR */


/* >>>RDD_CPU_FEED_RING_CACHE_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_FEED_RING_CACHE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0xe80,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_FEED_RING_CACHE_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RX_METER_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_RX_METER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0xf00,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_RX_METER_TABLE_ADDRESS_ARR */


/* >>>RDD_DS_PACKET_BUFFER_ADDRESS_ARR */
uint32_t RDD_DS_PACKET_BUFFER_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x1000,
	0x1000,
};
/* <<<RDD_DS_PACKET_BUFFER_ADDRESS_ARR */


/* >>>RDD_CPU_RECYCLE_SRAM_PD_FIFO_ADDRESS_ARR */
uint32_t RDD_CPU_RECYCLE_SRAM_PD_FIFO_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2200,
	0x2600,
};
/* <<<RDD_CPU_RECYCLE_SRAM_PD_FIFO_ADDRESS_ARR */


/* >>>RDD_CPU_RING_INTERRUPT_COUNTER_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_RING_INTERRUPT_COUNTER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2300,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_RING_INTERRUPT_COUNTER_TABLE_ADDRESS_ARR */


/* >>>RDD_MCAST_BBH_OVERRUN_TASKS_LIMIT_ADDRESS_ARR */
uint32_t RDD_MCAST_BBH_OVERRUN_TASKS_LIMIT_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x23c0,
	0xec0,
};
/* <<<RDD_MCAST_BBH_OVERRUN_TASKS_LIMIT_ADDRESS_ARR */


/* >>>RDD_POLICER_PARAMS_TABLE_ADDRESS_ARR */
uint32_t RDD_POLICER_PARAMS_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2400,
	0x2700,
};
/* <<<RDD_POLICER_PARAMS_TABLE_ADDRESS_ARR */


/* >>>RDD_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS_ARR */
uint32_t RDD_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x24a0,
	0xfa0,
};
/* <<<RDD_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS_ARR */


/* >>>RDD_GLOBAL_DSCP_TO_PBITS_TABLE_ADDRESS_ARR */
uint32_t RDD_GLOBAL_DSCP_TO_PBITS_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x24c0,
	0xfc0,
};
/* <<<RDD_GLOBAL_DSCP_TO_PBITS_TABLE_ADDRESS_ARR */


/* >>>RDD_TX_FLOW_TABLE_ADDRESS_ARR */
uint32_t RDD_TX_FLOW_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2500,
	0x2800,
};
/* <<<RDD_TX_FLOW_TABLE_ADDRESS_ARR */


/* >>>RDD_LOOPBACK_QUEUE_TABLE_ADDRESS_ARR */
uint32_t RDD_LOOPBACK_QUEUE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2590,
	0x25f0,
};
/* <<<RDD_LOOPBACK_QUEUE_TABLE_ADDRESS_ARR */


/* >>>RDD_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_ADDRESS_ARR */
uint32_t RDD_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x25a0,
	0x28a0,
};
/* <<<RDD_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_ADDRESS_ARR */


/* >>>RDD_TUNNEL_DST_IP_LKP_TABLE_ADDRESS_ARR */
uint32_t RDD_TUNNEL_DST_IP_LKP_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x25c0,
	0x23c0,
};
/* <<<RDD_TUNNEL_DST_IP_LKP_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RX_COPY_PD_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_RX_COPY_PD_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2600,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_RX_COPY_PD_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_CSO_CONTEXT_TABLE_ADDRESS_ARR */
uint32_t RDD_CSO_CONTEXT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2680,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CSO_CONTEXT_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x26f0,
	0x27f0,
};
/* <<<RDD_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_ADDRESS_ARR */


/* >>>RDD_INGRESS_FILTER_PROFILE_TABLE_ADDRESS_ARR */
uint32_t RDD_INGRESS_FILTER_PROFILE_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2700,
	0x2900,
};
/* <<<RDD_INGRESS_FILTER_PROFILE_TABLE_ADDRESS_ARR */


/* >>>RDD_VPORT_CFG_EX_TABLE_ADDRESS_ARR */
uint32_t RDD_VPORT_CFG_EX_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2780,
	0x2580,
};
/* <<<RDD_VPORT_CFG_EX_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_REASON_TO_METER_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_REASON_TO_METER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x27c0,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_REASON_TO_METER_TABLE_ADDRESS_ARR */


/* >>>RDD_EMAC_FLOW_CTRL_ADDRESS_ARR */
uint32_t RDD_EMAC_FLOW_CTRL_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2800,
	0x2a00,
};
/* <<<RDD_EMAC_FLOW_CTRL_ADDRESS_ARR */


/* >>>RDD_NATC_COUNTERS_GENERIC_CONTEXT_ADDRESS_ARR */
uint32_t RDD_NATC_COUNTERS_GENERIC_CONTEXT_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2850,
	0x2980,
};
/* <<<RDD_NATC_COUNTERS_GENERIC_CONTEXT_ADDRESS_ARR */


/* >>>RDD_CPU_FEED_RING_DESCRIPTOR_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_FEED_RING_DESCRIPTOR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x28d0,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_FEED_RING_DESCRIPTOR_TABLE_ADDRESS_ARR */


/* >>>RDD_VPORT_TO_FLOW_IDX_ADDRESS_ARR */
uint32_t RDD_VPORT_TO_FLOW_IDX_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x28e0,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_VPORT_TO_FLOW_IDX_ADDRESS_ARR */


/* >>>RDD_CPU_RX_COPY_INT_SCRATCHPAD_ADDRESS_ARR */
uint32_t RDD_CPU_RX_COPY_INT_SCRATCHPAD_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2950,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_RX_COPY_INT_SCRATCHPAD_ADDRESS_ARR */


/* >>>RDD_CPU_FEED_RING_RSV_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_FEED_RING_RSV_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2960,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_FEED_RING_RSV_TABLE_ADDRESS_ARR */


/* >>>RDD_IPV6_HOST_ADDRESS_CRC_TABLE_ADDRESS_ARR */
uint32_t RDD_IPV6_HOST_ADDRESS_CRC_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2980,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_IPV6_HOST_ADDRESS_CRC_TABLE_ADDRESS_ARR */


/* >>>RDD_TCAM_IC_CFG_TABLE_ADDRESS_ARR */
uint32_t RDD_TCAM_IC_CFG_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2a40,
	0x2b60,
};
/* <<<RDD_TCAM_IC_CFG_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_REASON_AND_VPORT_TO_METER_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_REASON_AND_VPORT_TO_METER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2ac0,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_REASON_AND_VPORT_TO_METER_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_ADDRESS_ARR */
uint32_t RDD_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2af0,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_ADDRESS_ARR */


/* >>>RDD_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_ADDRESS_ARR */
uint32_t RDD_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2b00,
	0x25c0,
};
/* <<<RDD_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_ADDRESS_ARR */


/* >>>RDD_MCAST_BBH_OVERRUN_MAX_TASKS_LIMIT_ADDRESS_ARR */
uint32_t RDD_MCAST_BBH_OVERRUN_MAX_TASKS_LIMIT_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2b22,
	0x25e2,
};
/* <<<RDD_MCAST_BBH_OVERRUN_MAX_TASKS_LIMIT_ADDRESS_ARR */


/* >>>RDD_MCAST_BBH_OVERRUN_MIN_TASKS_LIMIT_ADDRESS_ARR */
uint32_t RDD_MCAST_BBH_OVERRUN_MIN_TASKS_LIMIT_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2b24,
	0x25e4,
};
/* <<<RDD_MCAST_BBH_OVERRUN_MIN_TASKS_LIMIT_ADDRESS_ARR */


/* >>>RDD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS_ARR */
uint32_t RDD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2b28,
	0x2b48,
};
/* <<<RDD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS_ARR */


/* >>>RDD_CPU_RX_LOCAL_SCRATCH_ADDRESS_ARR */
uint32_t RDD_CPU_RX_LOCAL_SCRATCH_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2b30,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_RX_LOCAL_SCRATCH_ADDRESS_ARR */


/* >>>RDD_TUNNEL_TABLE_ADDRESS_ARR */
uint32_t RDD_TUNNEL_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2b40,
	0x28c0,
};
/* <<<RDD_TUNNEL_TABLE_ADDRESS_ARR */


/* >>>RDD_IPV4_HOST_ADDRESS_TABLE_ADDRESS_ARR */
uint32_t RDD_IPV4_HOST_ADDRESS_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2b60,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_IPV4_HOST_ADDRESS_TABLE_ADDRESS_ARR */


/* >>>RDD_DEFAULT_VLAN_VID_TO_TX_VLAN_CNTR_TABLE_ADDRESS_ARR */
uint32_t RDD_DEFAULT_VLAN_VID_TO_TX_VLAN_CNTR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2b80,
	0x2c00,
};
/* <<<RDD_DEFAULT_VLAN_VID_TO_TX_VLAN_CNTR_TABLE_ADDRESS_ARR */


/* >>>RDD_UPDATE_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_UPDATE_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2bc0,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_UPDATE_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_BRIDGE_CFG_TABLE_ADDRESS_ARR */
uint32_t RDD_BRIDGE_CFG_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2bf0,
	0x2890,
};
/* <<<RDD_BRIDGE_CFG_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RX_COPY_UPDATE_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_RX_COPY_UPDATE_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2c00,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_RX_COPY_UPDATE_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_ADDRESS_ARR */
uint32_t RDD_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2c20,
	0x2c20,
};
/* <<<RDD_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_ADDRESS_ARR */


/* >>>RDD_INGRESS_FILTER_L2_REASON_TABLE_ADDRESS_ARR */
uint32_t RDD_INGRESS_FILTER_L2_REASON_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2c30,
	0x2b50,
};
/* <<<RDD_INGRESS_FILTER_L2_REASON_TABLE_ADDRESS_ARR */


/* >>>RDD_PD_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_PD_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2c40,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_PD_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_WAN_LOOPBACK_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */
uint32_t RDD_WAN_LOOPBACK_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2c60,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_WAN_LOOPBACK_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RX_INTERRUPT_SCRATCH_ADDRESS_ARR */
uint32_t RDD_CPU_RX_INTERRUPT_SCRATCH_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2c6c,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_RX_INTERRUPT_SCRATCH_ADDRESS_ARR */


/* >>>RDD_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2c70,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */


/* >>>RDD_DEFAULT_VLAN_VID_TABLE_ADDRESS_ARR */
uint32_t RDD_DEFAULT_VLAN_VID_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2c80,
	0x2c80,
};
/* <<<RDD_DEFAULT_VLAN_VID_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_REASON_TO_TC_ADDRESS_ARR */
uint32_t RDD_CPU_REASON_TO_TC_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2ca0,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_REASON_TO_TC_ADDRESS_ARR */


/* >>>RDD_TC_TO_CPU_RXQ_ADDRESS_ARR */
uint32_t RDD_TC_TO_CPU_RXQ_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2ce0,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_TC_TO_CPU_RXQ_ADDRESS_ARR */


/* >>>RDD_EXC_TC_TO_CPU_RXQ_ADDRESS_ARR */
uint32_t RDD_EXC_TC_TO_CPU_RXQ_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2d20,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_EXC_TC_TO_CPU_RXQ_ADDRESS_ARR */


/* >>>RDD_IPTV_CONFIGURATION_TABLE_ADDRESS_ARR */
uint32_t RDD_IPTV_CONFIGURATION_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2d90,
	0x2ca0,
};
/* <<<RDD_IPTV_CONFIGURATION_TABLE_ADDRESS_ARR */


/* >>>RDD_GLOBAL_PBIT_TO_DSCP_ENABLE_ADDRESS_ARR */
uint32_t RDD_GLOBAL_PBIT_TO_DSCP_ENABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2d9c,
	0x2bfe,
};
/* <<<RDD_GLOBAL_PBIT_TO_DSCP_ENABLE_ADDRESS_ARR */


/* >>>RDD_LOOPBACK_WAN_FLOW_TABLE_ADDRESS_ARR */
uint32_t RDD_LOOPBACK_WAN_FLOW_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2d9d,
	0x2c54,
};
/* <<<RDD_LOOPBACK_WAN_FLOW_TABLE_ADDRESS_ARR */


/* >>>RDD_FORCE_DSCP_ADDRESS_ARR */
uint32_t RDD_FORCE_DSCP_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2d9e,
	0x2c55,
};
/* <<<RDD_FORCE_DSCP_ADDRESS_ARR */


/* >>>RDD_GLOBAL_PBIT_TO_DSCP_TABLE_ADDRESS_ARR */
uint32_t RDD_GLOBAL_PBIT_TO_DSCP_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2db0,
	0x2d20,
};
/* <<<RDD_GLOBAL_PBIT_TO_DSCP_TABLE_ADDRESS_ARR */


/* >>>RDD_IC_MCAST_ENABLE_ADDRESS_ARR */
uint32_t RDD_IC_MCAST_ENABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2db9,
	0x2cbc,
};
/* <<<RDD_IC_MCAST_ENABLE_ADDRESS_ARR */


/* >>>RDD_INGRESS_QOS_DONT_DROP_RATIO_ADDRESS_ARR */
uint32_t RDD_INGRESS_QOS_DONT_DROP_RATIO_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2dbb,
	0x2cbe,
};
/* <<<RDD_INGRESS_QOS_DONT_DROP_RATIO_ADDRESS_ARR */


/* >>>RDD_INGRESS_QOS_WAN_UNTAGGED_PRIORITY_ADDRESS_ARR */
uint32_t RDD_INGRESS_QOS_WAN_UNTAGGED_PRIORITY_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2dbc,
	0x2cbf,
};
/* <<<RDD_INGRESS_QOS_WAN_UNTAGGED_PRIORITY_ADDRESS_ARR */


/* >>>RDD_CPU_FEED_RING_CACHE_OFFSET_ADDRESS_ARR */
uint32_t RDD_CPU_FEED_RING_CACHE_OFFSET_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2dbd,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_FEED_RING_CACHE_OFFSET_ADDRESS_ARR */


/* >>>RDD_CPU_REDIRECT_MODE_ADDRESS_ARR */
uint32_t RDD_CPU_REDIRECT_MODE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2dbe,
	0x2cdc,
};
/* <<<RDD_CPU_REDIRECT_MODE_ADDRESS_ARR */


/* >>>RDD_CSO_DISABLE_ADDRESS_ARR */
uint32_t RDD_CSO_DISABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2dbf,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CSO_DISABLE_ADDRESS_ARR */


/* >>>RDD_BITS_CALC_MASKS_TABLE_ADDRESS_ARR */
uint32_t RDD_BITS_CALC_MASKS_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2dc0,
	0x2cc0,
};
/* <<<RDD_BITS_CALC_MASKS_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2dd0,
	0x2d30,
};
/* <<<RDD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS_ARR */


/* >>>RDD_IPTV_CLASSIFICATION_CFG_TABLE_ADDRESS_ARR */
uint32_t RDD_IPTV_CLASSIFICATION_CFG_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2df5,
	0x2cde,
};
/* <<<RDD_IPTV_CLASSIFICATION_CFG_TABLE_ADDRESS_ARR */


/* >>>RDD_INGRESS_FILTER_1588_CFG_ADDRESS_ARR */
uint32_t RDD_INGRESS_FILTER_1588_CFG_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2df6,
	0x2cdf,
};
/* <<<RDD_INGRESS_FILTER_1588_CFG_ADDRESS_ARR */


/* >>>RDD_CPU_RX_INTERRUPT_ID_DDR_ADDR_ADDRESS_ARR */
uint32_t RDD_CPU_RX_INTERRUPT_ID_DDR_ADDR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2df8,
	0x2c58,
};
/* <<<RDD_CPU_RX_INTERRUPT_ID_DDR_ADDR_ADDRESS_ARR */


/* >>>RDD_CPU_VPORT_TO_METER_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_VPORT_TO_METER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e00,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_VPORT_TO_METER_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e10,
	0x2d40,
};
/* <<<RDD_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_INTERRUPT_COALESCING_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_INTERRUPT_COALESCING_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e20,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_INTERRUPT_COALESCING_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RECYCLE_PD_SCRATCH_ADDRESS_ARR */
uint32_t RDD_CPU_RECYCLE_PD_SCRATCH_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e30,
	0x2d50,
};
/* <<<RDD_CPU_RECYCLE_PD_SCRATCH_ADDRESS_ARR */


/* >>>RDD_SYSTEM_CONFIGURATION_ADDRESS_ARR */
uint32_t RDD_SYSTEM_CONFIGURATION_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e38,
	0x2cf8,
};
/* <<<RDD_SYSTEM_CONFIGURATION_ADDRESS_ARR */


/* >>>RDD_VPORT_TO_CPU_OBJ_ADDRESS_ARR */
uint32_t RDD_VPORT_TO_CPU_OBJ_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e40,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_VPORT_TO_CPU_OBJ_ADDRESS_ARR */


/* >>>RDD_GDX_PARAMS_TABLE_ADDRESS_ARR */
uint32_t RDD_GDX_PARAMS_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e60,
	0x2d70,
};
/* <<<RDD_GDX_PARAMS_TABLE_ADDRESS_ARR */


/* >>>RDD_INGRESS_PACKET_BASED_MAPPING_ADDRESS_ARR */
uint32_t RDD_INGRESS_PACKET_BASED_MAPPING_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e70,
	0x2d58,
};
/* <<<RDD_INGRESS_PACKET_BASED_MAPPING_ADDRESS_ARR */


/* >>>RDD_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e78,
	0x2d90,
};
/* <<<RDD_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_ADDRESS_ARR */


/* >>>RDD_TUNNEL_HEADER_PSRAM_BUFFER_ADDRESS_ARR */
uint32_t RDD_TUNNEL_HEADER_PSRAM_BUFFER_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e80,
	0x2da0,
};
/* <<<RDD_TUNNEL_HEADER_PSRAM_BUFFER_ADDRESS_ARR */


/* >>>RDD_CPU_FEED_RING_INDEX_DDR_ADDR_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_FEED_RING_INDEX_DDR_ADDR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e88,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_FEED_RING_INDEX_DDR_ADDR_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RECYCLE_INTERRUPT_SCRATCH_ADDRESS_ARR */
uint32_t RDD_CPU_RECYCLE_INTERRUPT_SCRATCH_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e90,
	0x2db0,
};
/* <<<RDD_CPU_RECYCLE_INTERRUPT_SCRATCH_ADDRESS_ARR */


/* >>>RDD_TUNNELS_PARSING_CFG_ADDRESS_ARR */
uint32_t RDD_TUNNELS_PARSING_CFG_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2e98,
	0x2da8,
};
/* <<<RDD_TUNNELS_PARSING_CFG_ADDRESS_ARR */


/* >>>RDD_NAT_CACHE_CFG_ADDRESS_ARR */
uint32_t RDD_NAT_CACHE_CFG_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2ea8,
	0x2db8,
};
/* <<<RDD_NAT_CACHE_CFG_ADDRESS_ARR */


/* >>>RDD_IPTV_CFG_TABLE_ADDRESS_ARR */
uint32_t RDD_IPTV_CFG_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2eb0,
	0x2dc8,
};
/* <<<RDD_IPTV_CFG_TABLE_ADDRESS_ARR */


/* >>>RDD_IPTV_DDR_CTX_TABLE_ADDRESS_ADDRESS_ARR */
uint32_t RDD_IPTV_DDR_CTX_TABLE_ADDRESS_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2eb8,
	0x2dd0,
};
/* <<<RDD_IPTV_DDR_CTX_TABLE_ADDRESS_ADDRESS_ARR */


/* >>>RDD_MULTICAST_KEY_MASK_ADDRESS_ARR */
uint32_t RDD_MULTICAST_KEY_MASK_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2ec0,
	0x2de0,
};
/* <<<RDD_MULTICAST_KEY_MASK_ADDRESS_ARR */


/* >>>RDD_CPU_RECYCLE_SHADOW_RD_IDX_ADDRESS_ARR */
uint32_t RDD_CPU_RECYCLE_SHADOW_RD_IDX_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2ec8,
	0x2de8,
};
/* <<<RDD_CPU_RECYCLE_SHADOW_RD_IDX_ADDRESS_ARR */


/* >>>RDD_CPU_RECYCLE_SHADOW_WR_IDX_ADDRESS_ARR */
uint32_t RDD_CPU_RECYCLE_SHADOW_WR_IDX_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2ed0,
	0x2df0,
};
/* <<<RDD_CPU_RECYCLE_SHADOW_WR_IDX_ADDRESS_ARR */


/* >>>RDD_INGRESS_FILTER_CFG_ADDRESS_ARR */
uint32_t RDD_INGRESS_FILTER_CFG_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2ed8,
	0x2df8,
};
/* <<<RDD_INGRESS_FILTER_CFG_ADDRESS_ARR */


/* >>>RDD_CPU_RECYCLE_NEXT_PTR_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_RECYCLE_NEXT_PTR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x2ee0,
	0x2e00,
};
/* <<<RDD_CPU_RECYCLE_NEXT_PTR_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_RING_DESCRIPTORS_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_RING_DESCRIPTORS_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	0x3000,
	INVALID_TABLE_ADDRESS,
};
/* <<<RDD_CPU_RING_DESCRIPTORS_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_TX_SCRATCHPAD_ADDRESS_ARR */
uint32_t RDD_CPU_TX_SCRATCHPAD_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x0,
};
/* <<<RDD_CPU_TX_SCRATCHPAD_ADDRESS_ARR */


/* >>>RDD_FW_POLICER_BUDGET_ADDRESS_ARR */
uint32_t RDD_FW_POLICER_BUDGET_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0xf00,
};
/* <<<RDD_FW_POLICER_BUDGET_ADDRESS_ARR */


/* >>>RDD_FW_POLICER_CBS_ADDRESS_ARR */
uint32_t RDD_FW_POLICER_CBS_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2400,
};
/* <<<RDD_FW_POLICER_CBS_ADDRESS_ARR */


/* >>>RDD_QUEUE_THRESHOLD_VECTOR_ADDRESS_ARR */
uint32_t RDD_QUEUE_THRESHOLD_VECTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2540,
};
/* <<<RDD_QUEUE_THRESHOLD_VECTOR_ADDRESS_ARR */


/* >>>RDD_TIMER_COMMON_CTR_REP_ADDRESS_ARR */
uint32_t RDD_TIMER_COMMON_CTR_REP_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2568,
};
/* <<<RDD_TIMER_COMMON_CTR_REP_ADDRESS_ARR */


/* >>>RDD_BUFFER_ALLOC_REPLY_ADDRESS_ARR */
uint32_t RDD_BUFFER_ALLOC_REPLY_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2570,
};
/* <<<RDD_BUFFER_ALLOC_REPLY_ADDRESS_ARR */


/* >>>RDD_FW_POLICER_BUDGET_REMAINDER_ADDRESS_ARR */
uint32_t RDD_FW_POLICER_BUDGET_REMAINDER_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x27a0,
};
/* <<<RDD_FW_POLICER_BUDGET_REMAINDER_ADDRESS_ARR */


/* >>>RDD_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2bf0,
};
/* <<<RDD_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */


/* >>>RDD_TIMER_COMMON_TIMER_VALUE_ADDRESS_ARR */
uint32_t RDD_TIMER_COMMON_TIMER_VALUE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2bfc,
};
/* <<<RDD_TIMER_COMMON_TIMER_VALUE_ADDRESS_ARR */


/* >>>RDD_EMAC_FLOW_CTRL_VECTOR_ADDRESS_ARR */
uint32_t RDD_EMAC_FLOW_CTRL_VECTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2bff,
};
/* <<<RDD_EMAC_FLOW_CTRL_VECTOR_ADDRESS_ARR */


/* >>>RDD_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2c30,
};
/* <<<RDD_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS_ARR */


/* >>>RDD_EMAC_FLOW_CTRL_BUDGET_ADDRESS_ARR */
uint32_t RDD_EMAC_FLOW_CTRL_BUDGET_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2c40,
};
/* <<<RDD_EMAC_FLOW_CTRL_BUDGET_ADDRESS_ARR */


/* >>>RDD_CPU_TX_VLAN_STATS_ENABLE_ADDRESS_ARR */
uint32_t RDD_CPU_TX_VLAN_STATS_ENABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2c56,
};
/* <<<RDD_CPU_TX_VLAN_STATS_ENABLE_ADDRESS_ARR */


/* >>>RDD_CPU_TX_RING_DESCRIPTOR_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_TX_RING_DESCRIPTOR_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2c60,
};
/* <<<RDD_CPU_TX_RING_DESCRIPTOR_TABLE_ADDRESS_ARR */


/* >>>RDD_FW_POLICER_VECTOR_ADDRESS_ARR */
uint32_t RDD_FW_POLICER_VECTOR_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2cd0,
};
/* <<<RDD_FW_POLICER_VECTOR_ADDRESS_ARR */


/* >>>RDD_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_ADDRESS_ARR */
uint32_t RDD_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2d00,
};
/* <<<RDD_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_TX_SYNC_FIFO_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_TX_SYNC_FIFO_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2d80,
};
/* <<<RDD_CPU_TX_SYNC_FIFO_TABLE_ADDRESS_ARR */


/* >>>RDD_CPU_TX_RING_INDICES_VALUES_TABLE_ADDRESS_ARR */
uint32_t RDD_CPU_TX_RING_INDICES_VALUES_TABLE_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2d98,
};
/* <<<RDD_CPU_TX_RING_INDICES_VALUES_TABLE_ADDRESS_ARR */


/* >>>RDD_EMAC_FLOW_CTRL_BUDGET_REMAINDER_ADDRESS_ARR */
uint32_t RDD_EMAC_FLOW_CTRL_BUDGET_REMAINDER_ADDRESS_ARR[NUM_OF_RUNNER_CORES] = {
	INVALID_TABLE_ADDRESS,
	INVALID_TABLE_ADDRESS,
	0x2dd8,
};
/* <<<RDD_EMAC_FLOW_CTRL_BUDGET_REMAINDER_ADDRESS_ARR */

