{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604127096384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604127096398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 23:51:36 2020 " "Processing started: Fri Oct 30 23:51:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604127096398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127096398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127096399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1604127096941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604127096941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107110 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127107110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107112 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127107112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107113 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127107113 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(18) " "Verilog HDL warning at seg7.sv(18): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/seg7.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604127107115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 2 2 " "Found 2 design units, including 2 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107116 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_testbench " "Found entity 2: seg7_testbench" {  } { { "seg7.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/seg7.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127107116 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_name.sv(64) " "Verilog HDL warning at upc_name.sv(64): extended using \"x\" or \"z\"" {  } { { "upc_name.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_name.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604127107117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_name.sv(65) " "Verilog HDL warning at upc_name.sv(65): extended using \"x\" or \"z\"" {  } { { "upc_name.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_name.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604127107117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_name.sv(66) " "Verilog HDL warning at upc_name.sv(66): extended using \"x\" or \"z\"" {  } { { "upc_name.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_name.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604127107117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_name.sv(67) " "Verilog HDL warning at upc_name.sv(67): extended using \"x\" or \"z\"" {  } { { "upc_name.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_name.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604127107117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_name.sv(68) " "Verilog HDL warning at upc_name.sv(68): extended using \"x\" or \"z\"" {  } { { "upc_name.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_name.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604127107117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_name.sv(69) " "Verilog HDL warning at upc_name.sv(69): extended using \"x\" or \"z\"" {  } { { "upc_name.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_name.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604127107117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc_name.sv 2 2 " "Found 2 design units, including 2 entities, in source file upc_name.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upc_name " "Found entity 1: upc_name" {  } { { "upc_name.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_name.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107118 ""} { "Info" "ISGN_ENTITY_NAME" "2 upc_name_testbench " "Found entity 2: upc_name_testbench" {  } { { "upc_name.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_name.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127107118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc_status.sv 2 2 " "Found 2 design units, including 2 entities, in source file upc_status.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upc_status " "Found entity 1: upc_status" {  } { { "upc_status.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_status.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107119 ""} { "Info" "ISGN_ENTITY_NAME" "2 upc_status_testbench " "Found entity 2: upc_status_testbench" {  } { { "upc_status.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_status.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604127107119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127107119 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "upc_status upc_check.sv(1) " "Verilog HDL error at upc_check.sv(1): module \"upc_status\" cannot be declared more than once" {  } { { "upc_check.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_check.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1604127107121 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "upc_status upc_status.sv(1) " "HDL info at upc_status.sv(1): see declaration for object \"upc_status\"" {  } { { "upc_status.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_status.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604127107121 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "upc_status_testbench upc_check.sv(10) " "Ignored design unit \"upc_status_testbench\" at upc_check.sv(10) due to previous errors" {  } { { "upc_check.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/upc_check.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1604127107121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc_check.sv 0 0 " "Found 0 design units, including 0 entities, in source file upc_check.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127107121 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file F:/study/AU 20/ee271/ee271labs/lab4a/Lab1_Files_for_Quartus_FA20/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127107150 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604127107252 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 30 23:51:47 2020 " "Processing ended: Fri Oct 30 23:51:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604127107252 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604127107252 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604127107252 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127107252 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604127107867 ""}
