$date
	Sat Oct 22 21:22:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#541141
b1010 !
1"
#541142
b1010 &
b1010 %
1$
#541143
0"
#541146
b101 &
b101 %
#541150
b10000 &
b10000 %
#541154
b1000 &
b1000 %
#541158
b100 &
b100 %
#541162
b10 &
b10 %
#541166
b1 &
1#
b1 %
#541170
b0 &
b0 %
0#
0$
#1558495
b10011 !
1"
#1558498
b10011 &
b10011 %
1$
#1558499
0"
#1558502
b111010 &
b111010 %
#1558506
b11101 &
b11101 %
#1558510
b1011000 &
b1011000 %
#1558514
b101100 &
b101100 %
#1558518
b10110 &
b10110 %
#1558522
b1011 &
b1011 %
#1558526
b100010 &
b100010 %
#1558530
b10001 &
b10001 %
#1558534
b110100 &
b110100 %
#1558538
b11010 &
b11010 %
#1558542
b1101 &
b1101 %
#1558546
b101000 &
b101000 %
#1558550
b10100 &
b10100 %
#1558554
b1010 &
b1010 %
#1558558
b101 &
b101 %
#1558562
b10000 &
b10000 %
#1558566
b1000 &
b1000 %
#1558570
b100 &
b100 %
#1558574
b10 &
b10 %
#1558578
b1 &
b1 %
1#
#1558582
b0 &
0#
b0 %
0$
#2536858
b1101 &
b1101 %
1$
b1101 !
1"
#2536859
0"
#2536862
b101000 &
b101000 %
#2536866
b10100 &
b10100 %
#2536870
b1010 &
b1010 %
#2536874
b101 &
b101 %
#2536878
b10000 &
b10000 %
#2536882
b1000 &
b1000 %
#2536886
b100 &
b100 %
#2536890
b10 &
b10 %
#2536894
b1 &
1#
b1 %
#2536898
b0 &
b0 %
0#
0$
#4500012
