<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\extslot\ip_extslot.v<br>
D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gowin_pll\gowin_pll.v<br>
D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gpio\ip_gpio.v<br>
D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gpio_mem\ip_gpio_mem.v<br>
D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\msxbus\ip_msxbus.v<br>
D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\pwm\ip_pwm.v<br>
D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ram\ip_ram.v<br>
D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 16 14:00:14 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tangcart_msx</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.106s, Peak memory usage = 447.727MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 447.727MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 447.727MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 447.727MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 447.727MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 447.727MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 447.727MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 447.727MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 447.727MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 447.727MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 447.727MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.415s, Peak memory usage = 447.727MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.043s, Peak memory usage = 447.727MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 447.727MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.606s, Elapsed time = 0h 0m 0.667s, Peak memory usage = 447.727MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>58</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>144</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>74</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>148</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>41</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>74</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>161(153 LUT, 8 ALU) / 8640</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>144 / 6771</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6771</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>144 / 6771</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>8 / 26</td>
<td>31%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>tclock</td>
<td>Base</td>
<td>279.408</td>
<td>3.6</td>
<td>0.000</td>
<td>139.704</td>
<td> </td>
<td> </td>
<td>tclock_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.653</td>
<td>150.3</td>
<td>0.000</td>
<td>3.326</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.653</td>
<td>150.3</td>
<td>0.000</td>
<td>3.326</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>13.305</td>
<td>75.2</td>
<td>0.000</td>
<td>6.653</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>19.958</td>
<td>50.1</td>
<td>0.000</td>
<td>9.979</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>75.2(MHz)</td>
<td>144.7(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_extslot/ff_extslot_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ram/ff_ram_ff_ram_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.700</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.063</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_extslot/ff_extslot_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.521</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_extslot/ff_extslot_reg_2_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s6/I1</td>
</tr>
<tr>
<td>4.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s6/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s5/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s5/O</td>
</tr>
<tr>
<td>5.209</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s2/I2</td>
</tr>
<tr>
<td>6.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_ram/n78_s2/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s3/I2</td>
</tr>
<tr>
<td>7.333</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s3/F</td>
</tr>
<tr>
<td>7.813</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/ff_ram_s18/I3</td>
</tr>
<tr>
<td>8.438</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>u_ram/ff_ram_s18/F</td>
</tr>
<tr>
<td>8.801</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_7_s/CEA</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.305</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.005</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.368</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_7_s/CLKA</td>
</tr>
<tr>
<td>15.194</td>
<td>-0.174</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_7_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.305</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.517, 52.194%; route: 2.763, 41.004%; tC2Q: 0.458, 6.802%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_extslot/ff_extslot_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ram/ff_ram_ff_ram_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.700</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.063</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_extslot/ff_extslot_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.521</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_extslot/ff_extslot_reg_2_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s6/I1</td>
</tr>
<tr>
<td>4.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s6/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s5/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s5/O</td>
</tr>
<tr>
<td>5.209</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s2/I2</td>
</tr>
<tr>
<td>6.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_ram/n78_s2/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s3/I2</td>
</tr>
<tr>
<td>7.333</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s3/F</td>
</tr>
<tr>
<td>7.813</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/ff_ram_s18/I3</td>
</tr>
<tr>
<td>8.438</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>u_ram/ff_ram_s18/F</td>
</tr>
<tr>
<td>8.801</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_6_s/CEA</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.305</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.005</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.368</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_6_s/CLKA</td>
</tr>
<tr>
<td>15.194</td>
<td>-0.174</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_6_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.305</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.517, 52.194%; route: 2.763, 41.004%; tC2Q: 0.458, 6.802%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_extslot/ff_extslot_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ram/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.700</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.063</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_extslot/ff_extslot_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.521</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_extslot/ff_extslot_reg_2_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s6/I1</td>
</tr>
<tr>
<td>4.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s6/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s5/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s5/O</td>
</tr>
<tr>
<td>5.209</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s2/I2</td>
</tr>
<tr>
<td>6.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_ram/n78_s2/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s3/I2</td>
</tr>
<tr>
<td>7.333</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s3/F</td>
</tr>
<tr>
<td>7.813</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/ff_ram_s18/I3</td>
</tr>
<tr>
<td>8.438</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>u_ram/ff_ram_s18/F</td>
</tr>
<tr>
<td>8.801</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_5_s/CEA</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.305</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.005</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.368</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_5_s/CLKA</td>
</tr>
<tr>
<td>15.194</td>
<td>-0.174</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.305</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.517, 52.194%; route: 2.763, 41.004%; tC2Q: 0.458, 6.802%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_extslot/ff_extslot_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ram/ff_ram_ff_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.700</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.063</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_extslot/ff_extslot_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.521</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_extslot/ff_extslot_reg_2_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s6/I1</td>
</tr>
<tr>
<td>4.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s6/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s5/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s5/O</td>
</tr>
<tr>
<td>5.209</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s2/I2</td>
</tr>
<tr>
<td>6.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_ram/n78_s2/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s3/I2</td>
</tr>
<tr>
<td>7.333</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s3/F</td>
</tr>
<tr>
<td>7.813</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/ff_ram_s18/I3</td>
</tr>
<tr>
<td>8.438</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>u_ram/ff_ram_s18/F</td>
</tr>
<tr>
<td>8.801</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_4_s/CEA</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.305</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.005</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.368</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_4_s/CLKA</td>
</tr>
<tr>
<td>15.194</td>
<td>-0.174</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_4_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.305</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.517, 52.194%; route: 2.763, 41.004%; tC2Q: 0.458, 6.802%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_extslot/ff_extslot_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ram/ff_ram_ff_ram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.700</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.063</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_extslot/ff_extslot_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.521</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_extslot/ff_extslot_reg_2_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s6/I1</td>
</tr>
<tr>
<td>4.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s6/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s5/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_extslot/w_extslot_reg_0_s5/O</td>
</tr>
<tr>
<td>5.209</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s2/I2</td>
</tr>
<tr>
<td>6.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_ram/n78_s2/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s3/I2</td>
</tr>
<tr>
<td>7.333</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ram/n78_s3/F</td>
</tr>
<tr>
<td>7.813</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ram/ff_ram_s18/I3</td>
</tr>
<tr>
<td>8.438</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>u_ram/ff_ram_s18/F</td>
</tr>
<tr>
<td>8.801</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_3_s/CEA</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.305</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.005</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.368</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_3_s/CLKA</td>
</tr>
<tr>
<td>15.194</td>
<td>-0.174</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ram/ff_ram_ff_ram_0_3_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.305</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.517, 52.194%; route: 2.763, 41.004%; tC2Q: 0.458, 6.802%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
