

================================================================
== Vivado HLS Report for 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s'
================================================================
* Date:           Wed Jun 15 23:30:06 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    30801|   945561| 0.154 ms | 4.728 ms |  30801|  945561|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                      |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                               |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config8_s_fu_190  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config8_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    30800|   945560| 10 ~ 307 |          -|          -|  3080|    no    |
        | + Loop 1.1      |      296|      296|        37|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |       27|       27|         9|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 28 29 30 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 10 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 19 
28 --> 30 
29 --> 30 
30 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader57" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_ih_0 = phi i12 [ 0, %codeRepl ], [ %i_ih, %6 ]"   --->   Operation 34 'phi' 'i_ih_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.99ns)   --->   "%icmp_ln484 = icmp eq i12 %i_ih_0, -1016" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 35 'icmp' 'icmp_ln484' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3080, i64 3080, i64 3080)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.54ns)   --->   "%i_ih = add i12 %i_ih_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 37 'add' 'i_ih' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln484, label %7, label %.preheader56.0" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.18ns)   --->   "%tmp_V_65 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 39 'read' 'tmp_V_65' <Predicate = (!icmp_ln484)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:542]   --->   Operation 40 'ret' <Predicate = (icmp_ln484)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 41 [1/1] (2.18ns)   --->   "%tmp_V_66 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 41 'read' 'tmp_V_66' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_67 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 42 'read' 'tmp_V_67' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 43 [1/1] (2.18ns)   --->   "%tmp_V_68 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 43 'read' 'tmp_V_68' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 44 [1/1] (2.18ns)   --->   "%tmp_V_69 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 44 'read' 'tmp_V_69' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 45 [1/1] (2.18ns)   --->   "%tmp_V_70 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 45 'read' 'tmp_V_70' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 46 [1/1] (2.18ns)   --->   "%tmp_V_71 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 46 'read' 'tmp_V_71' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 3.81>
ST_9 : Operation 47 [1/1] (2.18ns)   --->   "%tmp_V_72 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 47 'read' 'tmp_V_72' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%layer_in_V_23_load = load i1024* @layer_in_V_23, align 16"   --->   Operation 48 'load' 'layer_in_V_23_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (1.62ns)   --->   "%call_ret = call fastcc i1024 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config8>"(i32 %tmp_V_65, i32 %tmp_V_66, i32 %tmp_V_67, i32 %tmp_V_68, i32 %tmp_V_69, i32 %tmp_V_70, i32 %tmp_V_71, i32 %tmp_V_72, i1024 %layer_in_V_23_load)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 1.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "store i1024 %call_ret, i1024* @layer_in_V_23, align 16" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%sX_load = load i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 51 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln498 = icmp eq i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 52 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%sY_load = load i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 53 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln498_1 = icmp eq i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 54 'icmp' 'icmp_ln498_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%pY_load = load i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 55 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln498_2 = icmp sgt i32 %pY_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 56 'icmp' 'icmp_ln498_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%pX_load = load i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 57 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln498_3 = icmp sgt i32 %pX_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 58 'icmp' 'icmp_ln498_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_2)   --->   "%and_ln498 = and i1 %icmp_ln498, %icmp_ln498_1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 59 'and' 'and_ln498' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_2)   --->   "%and_ln498_1 = and i1 %icmp_ln498_2, %icmp_ln498_3" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 60 'and' 'and_ln498_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln498_2 = and i1 %and_ln498_1, %and_ln498" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 61 'and' 'and_ln498_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %and_ln498_2, label %.preheader.preheader, label %.loopexit" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 63 'br' <Predicate = (and_ln498_2)> <Delay = 1.76>

State 10 <SV = 9> <Delay = 4.32>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i1, %hls_label_19_end ], [ 0, %.preheader.preheader ]"   --->   Operation 64 'phi' 'i1_0' <Predicate = (and_ln498_2)> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (1.30ns)   --->   "%icmp_ln500 = icmp eq i4 %i1_0, -8" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 65 'icmp' 'icmp_ln500' <Predicate = (and_ln498_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 66 'speclooptripcount' 'empty_92' <Predicate = (and_ln498_2)> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (1.73ns)   --->   "%i1 = add i4 %i1_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 67 'add' 'i1' <Predicate = (and_ln498_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln500, label %.loopexit.loopexit, label %hls_label_19_begin" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 68 'br' <Predicate = (and_ln498_2)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%layer_in_V_23_load_1 = load i1024* @layer_in_V_23, align 16" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 69 'load' 'layer_in_V_23_load_1' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%empty_93 = trunc i4 %i1_0 to i3" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 70 'trunc' 'empty_93' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %empty_93, i5 0)" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 71 'bitconcatenate' 'tmp_2' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%empty_94 = or i8 %tmp_2, 31" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 72 'or' 'empty_94' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (1.55ns)   --->   "%icmp_ln203 = icmp ugt i8 %tmp_2, %empty_94" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 73 'icmp' 'icmp_ln203' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_2 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 74 'zext' 'zext_ln203' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i8 %empty_94 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 75 'zext' 'zext_ln203_1' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_23_load_1, i32 1023, i32 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 76 'partselect' 'tmp_1' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i11 %zext_ln203, %zext_ln203_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 77 'sub' 'sub_ln203' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_2)   --->   "%xor_ln203_1 = xor i11 %zext_ln203, 1023" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 78 'xor' 'xor_ln203_1' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (1.91ns)   --->   "%sub_ln203_1 = sub i11 %zext_ln203_1, %zext_ln203" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 79 'sub' 'sub_ln203_1' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_2)   --->   "%select_ln203 = select i1 %icmp_ln203, i11 %sub_ln203, i11 %sub_ln203_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 80 'select' 'select_ln203' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (2.01ns)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i1024 %tmp_1, i1024 %layer_in_V_23_load_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 81 'select' 'select_ln203_1' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 2.01> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i11 %xor_ln203_1, i11 %zext_ln203" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 82 'select' 'select_ln203_2' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln203_2 = sub i11 1023, %select_ln203" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 83 'sub' 'sub_ln203_2' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.97ns)   --->   "%xor_ln203 = xor i4 %i1_0, -8" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 84 'xor' 'xor_ln203' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_5 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_23_load_1, i32 1023, i32 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 85 'partselect' 'tmp_5' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i4.i5(i1 true, i4 %i1_0, i5 0)" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 86 'bitconcatenate' 'tmp_4' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%empty_96 = or i10 %tmp_4, 31" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 87 'or' 'empty_96' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (1.77ns)   --->   "%icmp_ln203_2 = icmp ugt i10 %tmp_4, %empty_96" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 88 'icmp' 'icmp_ln203_2' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i10 %tmp_4 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 89 'zext' 'zext_ln203_8' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i10 %empty_96 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 90 'zext' 'zext_ln203_9' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_6 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_23_load_1, i32 1023, i32 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 91 'partselect' 'tmp_6' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (1.73ns)   --->   "%sub_ln203_6 = sub i11 %zext_ln203_8, %zext_ln203_9" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 92 'sub' 'sub_ln203_6' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_8)   --->   "%xor_ln203_3 = xor i11 %zext_ln203_8, 1023" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 93 'xor' 'xor_ln203_3' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (1.73ns)   --->   "%sub_ln203_7 = sub i11 %zext_ln203_9, %zext_ln203_8" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 94 'sub' 'sub_ln203_7' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_8)   --->   "%select_ln203_6 = select i1 %icmp_ln203_2, i11 %sub_ln203_6, i11 %sub_ln203_7" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 95 'select' 'select_ln203_6' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (2.01ns)   --->   "%select_ln203_7 = select i1 %icmp_ln203_2, i1024 %tmp_6, i1024 %layer_in_V_23_load_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 96 'select' 'select_ln203_7' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 2.01> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln203_8 = select i1 %icmp_ln203_2, i11 %xor_ln203_3, i11 %zext_ln203_8" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 97 'select' 'select_ln203_8' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln203_8 = sub i11 1023, %select_ln203_6" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 98 'sub' 'sub_ln203_8' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_7 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_23_load_1, i32 1023, i32 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 99 'partselect' 'tmp_7' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 100 'br' <Predicate = (and_ln498_2 & icmp_ln500)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (2.47ns)   --->   "%icmp_ln522 = icmp eq i32 %pX_load, 54" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 101 'icmp' 'icmp_ln522' <Predicate = (icmp_ln500) | (!and_ln498_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln522, label %1, label %5" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 102 'br' <Predicate = (icmp_ln500) | (!and_ln498_2)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln535 = add nsw i32 %pX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 103 'add' 'add_ln535' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_2 & !icmp_ln522)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (1.76ns)   --->   "store i32 %add_ln535, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 104 'store' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_2 & !icmp_ln522)> <Delay = 1.76>
ST_10 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln537 = add i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 105 'add' 'add_ln537' <Predicate = (icmp_ln500 & !icmp_ln522 & !icmp_ln498) | (!and_ln498_2 & !icmp_ln522 & !icmp_ln498)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.69ns)   --->   "%select_ln537 = select i1 %icmp_ln498, i32 0, i32 %add_ln537" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 106 'select' 'select_ln537' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_2 & !icmp_ln522)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:524]   --->   Operation 107 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 1.76>
ST_10 : Operation 108 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:525]   --->   Operation 108 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 1.76>
ST_10 : Operation 109 [1/1] (2.47ns)   --->   "%icmp_ln526 = icmp eq i32 %pY_load, 55" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 109 'icmp' 'icmp_ln526' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln526, label %2, label %3" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 110 'br' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (2.55ns)   --->   "%add_ln530 = add nsw i32 %pY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 111 'add' 'add_ln530' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (1.76ns)   --->   "store i32 %add_ln530, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 112 'store' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526)> <Delay = 1.76>
ST_10 : Operation 113 [1/1] (2.55ns)   --->   "%add_ln532 = add i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 113 'add' 'add_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_1) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.69ns)   --->   "%select_ln532 = select i1 %icmp_ln498_1, i32 0, i32 %add_ln532" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 114 'select' 'select_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:527]   --->   Operation 115 'store' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_2 & icmp_ln522 & icmp_ln526)> <Delay = 1.76>
ST_10 : Operation 116 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:529]   --->   Operation 116 'br' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_2 & icmp_ln522 & icmp_ln526)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 3.89>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i11 %select_ln203_2 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 117 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [6/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 118 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %xor_ln203, i5 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 119 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%empty_95 = or i9 %tmp_3, 31" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 120 'or' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (1.66ns)   --->   "%icmp_ln203_1 = icmp ugt i9 %tmp_3, %empty_95" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 121 'icmp' 'icmp_ln203_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i9 %tmp_3 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 122 'zext' 'zext_ln203_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i9 %empty_95 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 123 'zext' 'zext_ln203_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (1.82ns)   --->   "%sub_ln203_3 = sub i11 %zext_ln203_4, %zext_ln203_5" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 124 'sub' 'sub_ln203_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_5)   --->   "%xor_ln203_2 = xor i11 %zext_ln203_4, 1023" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 125 'xor' 'xor_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (1.82ns)   --->   "%sub_ln203_4 = sub i11 %zext_ln203_5, %zext_ln203_4" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 126 'sub' 'sub_ln203_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_5)   --->   "%select_ln203_3 = select i1 %icmp_ln203_1, i11 %sub_ln203_3, i11 %sub_ln203_4" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 127 'select' 'select_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (2.01ns)   --->   "%select_ln203_4 = select i1 %icmp_ln203_1, i1024 %tmp_5, i1024 %layer_in_V_23_load_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 128 'select' 'select_ln203_4' <Predicate = true> <Delay = 2.01> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln203_5 = select i1 %icmp_ln203_1, i11 %xor_ln203_2, i11 %zext_ln203_4" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 129 'select' 'select_ln203_5' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln203_5 = sub i11 1023, %select_ln203_3" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 130 'sub' 'sub_ln203_5' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i11 %select_ln203_8 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 131 'zext' 'zext_ln203_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [6/6] (3.89ns)   --->   "%lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 132 'lshr' 'lshr_ln203_4' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%empty_97 = sext i9 %tmp_3 to i10" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 133 'sext' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%p_cast1 = sext i9 %empty_95 to i10" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 134 'sext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (1.66ns)   --->   "%icmp_ln203_3 = icmp ugt i9 %tmp_3, %empty_95" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 135 'icmp' 'icmp_ln203_3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i10 %empty_97 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 136 'zext' 'zext_ln203_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i10 %p_cast1 to i11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 137 'zext' 'zext_ln203_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.73ns)   --->   "%sub_ln203_9 = sub i11 %zext_ln203_12, %zext_ln203_13" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 138 'sub' 'sub_ln203_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_11)   --->   "%xor_ln203_4 = xor i11 %zext_ln203_12, 1023" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 139 'xor' 'xor_ln203_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (1.73ns)   --->   "%sub_ln203_10 = sub i11 %zext_ln203_13, %zext_ln203_12" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 140 'sub' 'sub_ln203_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_11)   --->   "%select_ln203_9 = select i1 %icmp_ln203_3, i11 %sub_ln203_9, i11 %sub_ln203_10" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 141 'select' 'select_ln203_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (2.01ns)   --->   "%select_ln203_10 = select i1 %icmp_ln203_3, i1024 %tmp_7, i1024 %layer_in_V_23_load_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 142 'select' 'select_ln203_10' <Predicate = true> <Delay = 2.01> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln203_11 = select i1 %icmp_ln203_3, i11 %xor_ln203_4, i11 %zext_ln203_12" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 143 'select' 'select_ln203_11' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln203_11 = sub i11 1023, %select_ln203_9" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 144 'sub' 'sub_ln203_11' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 145 [5/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 145 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i11 %select_ln203_5 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 146 'zext' 'zext_ln203_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [6/6] (3.89ns)   --->   "%lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 147 'lshr' 'lshr_ln203_2' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [5/6] (3.89ns)   --->   "%lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 148 'lshr' 'lshr_ln203_4' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i11 %select_ln203_11 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 149 'zext' 'zext_ln203_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [6/6] (3.89ns)   --->   "%lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 150 'lshr' 'lshr_ln203_6' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.89>
ST_13 : Operation 151 [4/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 151 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [5/6] (3.89ns)   --->   "%lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 152 'lshr' 'lshr_ln203_2' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [4/6] (3.89ns)   --->   "%lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 153 'lshr' 'lshr_ln203_4' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [5/6] (3.89ns)   --->   "%lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 154 'lshr' 'lshr_ln203_6' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.89>
ST_14 : Operation 155 [3/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 155 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [4/6] (3.89ns)   --->   "%lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 156 'lshr' 'lshr_ln203_2' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [3/6] (3.89ns)   --->   "%lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 157 'lshr' 'lshr_ln203_4' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [4/6] (3.89ns)   --->   "%lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 158 'lshr' 'lshr_ln203_6' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 159 [2/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 159 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [3/6] (3.89ns)   --->   "%lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 160 'lshr' 'lshr_ln203_2' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [2/6] (3.89ns)   --->   "%lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 161 'lshr' 'lshr_ln203_4' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [3/6] (3.89ns)   --->   "%lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 162 'lshr' 'lshr_ln203_6' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 163 [1/6] (3.89ns)   --->   "%lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 163 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [2/6] (3.89ns)   --->   "%lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 164 'lshr' 'lshr_ln203_2' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/6] (3.89ns)   --->   "%lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 165 'lshr' 'lshr_ln203_4' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [2/6] (3.89ns)   --->   "%lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 166 'lshr' 'lshr_ln203_6' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_3 = zext i11 %sub_ln203_2 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 167 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203_1 = lshr i1024 -1, %zext_ln203_3" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 168 'lshr' 'lshr_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln203 = and i1024 %lshr_ln203, %lshr_ln203_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 169 'and' 'and_ln203' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%pool_res_V = trunc i1024 %and_ln203 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 170 'trunc' 'pool_res_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/6] (3.89ns)   --->   "%lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 171 'lshr' 'lshr_ln203_2' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_2)   --->   "%zext_ln203_11 = zext i11 %sub_ln203_8 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 172 'zext' 'zext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_2)   --->   "%lshr_ln203_5 = lshr i1024 -1, %zext_ln203_11" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 173 'lshr' 'lshr_ln203_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln203_2 = and i1024 %lshr_ln203_4, %lshr_ln203_5" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 174 'and' 'and_ln203_2' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i1024 %and_ln203_2 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 175 'trunc' 'trunc_ln203_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/6] (3.89ns)   --->   "%lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 176 'lshr' 'lshr_ln203_6' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.46>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str218)" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 177 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_1)   --->   "%zext_ln203_7 = zext i11 %sub_ln203_5 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 178 'zext' 'zext_ln203_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_1)   --->   "%lshr_ln203_3 = lshr i1024 -1, %zext_ln203_7" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 179 'lshr' 'lshr_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln203_1 = and i1024 %lshr_ln203_2, %lshr_ln203_3" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 180 'and' 'and_ln203_1' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i1024 %and_ln203_1 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 181 'trunc' 'trunc_ln203_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_3)   --->   "%zext_ln203_15 = zext i11 %sub_ln203_11 to i1024" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 182 'zext' 'zext_ln203_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_3)   --->   "%lshr_ln203_7 = lshr i1024 -1, %zext_ln203_15" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 183 'lshr' 'lshr_ln203_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln203_3 = and i1024 %lshr_ln203_6, %lshr_ln203_7" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 184 'and' 'and_ln203_3' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln203_3 = trunc i1024 %and_ln203_3 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 185 'trunc' 'trunc_ln203_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%pool_V = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %trunc_ln203_3, i32 %trunc_ln203_2, i32 %trunc_ln203_1, i32 %pool_res_V)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 186 'bitconcatenate' 'pool_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 187 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 3.78>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_V = phi i32 [ %pool_res_V, %hls_label_19_begin ], [ %pool_res_V_1, %._crit_edge72 ]"   --->   Operation 188 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 1, %hls_label_19_begin ], [ %i, %._crit_edge72 ]"   --->   Operation 189 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (1.13ns)   --->   "%icmp_ln512 = icmp eq i3 %i_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 190 'icmp' 'icmp_ln512' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 191 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln512, label %hls_label_19_end, label %._crit_edge72" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%empty_99 = trunc i3 %i_0 to i2" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 193 'trunc' 'empty_99' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %empty_99, i5 0)" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 194 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%empty_100 = or i7 %tmp_s, 31" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 195 'or' 'empty_100' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (1.48ns)   --->   "%icmp_ln1494_1 = icmp ugt i7 %tmp_s, %empty_100" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 196 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln512)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i7 %tmp_s to i8" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 197 'zext' 'zext_ln1494' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i7 %empty_100 to i8" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 198 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_8 = call i128 @llvm.part.select.i128(i128 %pool_V, i32 127, i32 0)" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 199 'partselect' 'tmp_8' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (1.87ns)   --->   "%sub_ln1494 = sub i8 %zext_ln1494, %zext_ln1494_1" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 200 'sub' 'sub_ln1494' <Predicate = (!icmp_ln512)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_2)   --->   "%xor_ln1494 = xor i8 %zext_ln1494, 127" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 201 'xor' 'xor_ln1494' <Predicate = (!icmp_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (1.87ns)   --->   "%sub_ln1494_1 = sub i8 %zext_ln1494_1, %zext_ln1494" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 202 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln512)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1494_2)   --->   "%select_ln1494 = select i1 %icmp_ln1494_1, i8 %sub_ln1494, i8 %sub_ln1494_1" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 203 'select' 'select_ln1494' <Predicate = (!icmp_ln512)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (1.92ns)   --->   "%select_ln1494_1 = select i1 %icmp_ln1494_1, i128 %tmp_8, i128 %pool_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 204 'select' 'select_ln1494_1' <Predicate = (!icmp_ln512)> <Delay = 1.92> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1494_2 = select i1 %icmp_ln1494_1, i8 %xor_ln1494, i8 %zext_ln1494" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 205 'select' 'select_ln1494_2' <Predicate = (!icmp_ln512)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln1494_2 = sub i8 127, %select_ln1494" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 206 'sub' 'sub_ln1494_2' <Predicate = (!icmp_ln512)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (1.65ns)   --->   "%i = add i3 1, %i_0" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 207 'add' 'i' <Predicate = (!icmp_ln512)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_pooling_stream.h:516]   --->   Operation 208 'write' <Predicate = (icmp_ln512)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str218, i32 %tmp)" [firmware/nnet_utils/nnet_pooling_stream.h:518]   --->   Operation 209 'specregionend' 'empty_101' <Predicate = (icmp_ln512)> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 210 'br' <Predicate = (icmp_ln512)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.90>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i8 %select_ln1494_2 to i128" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 211 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [6/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 212 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.90>
ST_21 : Operation 213 [5/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 213 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.90>
ST_22 : Operation 214 [4/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 214 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.90>
ST_23 : Operation 215 [3/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 215 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.90>
ST_24 : Operation 216 [2/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 216 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.90>
ST_25 : Operation 217 [1/6] (3.90ns)   --->   "%lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 217 'lshr' 'lshr_ln1494' <Predicate = true> <Delay = 3.90> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.14>
ST_26 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln1494)   --->   "%zext_ln1494_3 = zext i8 %sub_ln1494_2 to i128" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 218 'zext' 'zext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln1494)   --->   "%lshr_ln1494_1 = lshr i128 -1, %zext_ln1494_3" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 219 'lshr' 'lshr_ln1494_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 220 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln1494 = and i128 %lshr_ln1494, %lshr_ln1494_1" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 220 'and' 'and_ln1494' <Predicate = true> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i128 %and_ln1494 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 221 'trunc' 'trunc_ln1494' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.17>
ST_27 : Operation 222 [1/1] (2.47ns)   --->   "%icmp_ln1494 = icmp sgt i32 %trunc_ln1494, %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 222 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 223 [1/1] (0.69ns)   --->   "%pool_res_V_1 = select i1 %icmp_ln1494, i32 %trunc_ln1494, i32 %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 223 'select' 'pool_res_V_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 10> <Delay = 1.76>
ST_28 : Operation 225 [1/1] (1.76ns)   --->   "store i32 %select_ln537, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 225 'store' <Predicate = true> <Delay = 1.76>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 10> <Delay = 1.76>
ST_29 : Operation 227 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 227 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 11> <Delay = 0.00>
ST_30 : Operation 228 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln532, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 228 'phi' 'storemerge' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:528]   --->   Operation 229 'store' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_pooling_stream.h:534]   --->   Operation 230 'br' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_30 : Operation 231 [1/1] (0.00ns)   --->   "br label %.preheader57" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_V_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ layer_in_row_Array_V_13_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_13_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_13_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_13_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_13_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_13_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_13_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_13_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000]
br_ln484             (br               ) [ 0111111111111111111111111111111]
i_ih_0               (phi              ) [ 0010000000000000000000000000000]
icmp_ln484           (icmp             ) [ 0011111111111111111111111111111]
empty                (speclooptripcount) [ 0000000000000000000000000000000]
i_ih                 (add              ) [ 0111111111111111111111111111111]
br_ln484             (br               ) [ 0000000000000000000000000000000]
tmp_V_65             (read             ) [ 0001111111000000000000000000000]
ret_ln542            (ret              ) [ 0000000000000000000000000000000]
tmp_V_66             (read             ) [ 0000111111000000000000000000000]
tmp_V_67             (read             ) [ 0000011111000000000000000000000]
tmp_V_68             (read             ) [ 0000001111000000000000000000000]
tmp_V_69             (read             ) [ 0000000111000000000000000000000]
tmp_V_70             (read             ) [ 0000000011000000000000000000000]
tmp_V_71             (read             ) [ 0000000001000000000000000000000]
tmp_V_72             (read             ) [ 0000000000000000000000000000000]
layer_in_V_23_load   (load             ) [ 0000000000000000000000000000000]
call_ret             (call             ) [ 0000000000000000000000000000000]
store_ln491          (store            ) [ 0000000000000000000000000000000]
sX_load              (load             ) [ 0000000000111111111111111111000]
icmp_ln498           (icmp             ) [ 0000000000111111111111111111000]
sY_load              (load             ) [ 0000000000111111111111111111000]
icmp_ln498_1         (icmp             ) [ 0000000000111111111111111111000]
pY_load              (load             ) [ 0000000000111111111111111111000]
icmp_ln498_2         (icmp             ) [ 0000000000000000000000000000000]
pX_load              (load             ) [ 0000000000111111111111111111000]
icmp_ln498_3         (icmp             ) [ 0000000000000000000000000000000]
and_ln498            (and              ) [ 0000000000000000000000000000000]
and_ln498_1          (and              ) [ 0000000000000000000000000000000]
and_ln498_2          (and              ) [ 0011111111111111111111111111111]
br_ln498             (br               ) [ 0000000000000000000000000000000]
br_ln500             (br               ) [ 0011111111111111111111111111111]
i1_0                 (phi              ) [ 0000000000100000000000000000000]
icmp_ln500           (icmp             ) [ 0011111111111111111111111111111]
empty_92             (speclooptripcount) [ 0000000000000000000000000000000]
i1                   (add              ) [ 0011111111111111111111111111111]
br_ln500             (br               ) [ 0000000000000000000000000000000]
layer_in_V_23_load_1 (load             ) [ 0000000000010000000000000000000]
empty_93             (trunc            ) [ 0000000000000000000000000000000]
tmp_2                (bitconcatenate   ) [ 0000000000000000000000000000000]
empty_94             (or               ) [ 0000000000000000000000000000000]
icmp_ln203           (icmp             ) [ 0000000000000000000000000000000]
zext_ln203           (zext             ) [ 0000000000000000000000000000000]
zext_ln203_1         (zext             ) [ 0000000000000000000000000000000]
tmp_1                (partselect       ) [ 0000000000000000000000000000000]
sub_ln203            (sub              ) [ 0000000000000000000000000000000]
xor_ln203_1          (xor              ) [ 0000000000000000000000000000000]
sub_ln203_1          (sub              ) [ 0000000000000000000000000000000]
select_ln203         (select           ) [ 0000000000000000000000000000000]
select_ln203_1       (select           ) [ 0000000000011111100000000000000]
select_ln203_2       (select           ) [ 0000000000010000000000000000000]
sub_ln203_2          (sub              ) [ 0000000000011111110000000000000]
xor_ln203            (xor              ) [ 0000000000010000000000000000000]
tmp_5                (partselect       ) [ 0000000000010000000000000000000]
tmp_4                (bitconcatenate   ) [ 0000000000000000000000000000000]
empty_96             (or               ) [ 0000000000000000000000000000000]
icmp_ln203_2         (icmp             ) [ 0000000000000000000000000000000]
zext_ln203_8         (zext             ) [ 0000000000000000000000000000000]
zext_ln203_9         (zext             ) [ 0000000000000000000000000000000]
tmp_6                (partselect       ) [ 0000000000000000000000000000000]
sub_ln203_6          (sub              ) [ 0000000000000000000000000000000]
xor_ln203_3          (xor              ) [ 0000000000000000000000000000000]
sub_ln203_7          (sub              ) [ 0000000000000000000000000000000]
select_ln203_6       (select           ) [ 0000000000000000000000000000000]
select_ln203_7       (select           ) [ 0000000000011111100000000000000]
select_ln203_8       (select           ) [ 0000000000010000000000000000000]
sub_ln203_8          (sub              ) [ 0000000000011111110000000000000]
tmp_7                (partselect       ) [ 0000000000010000000000000000000]
br_ln0               (br               ) [ 0000000000000000000000000000000]
icmp_ln522           (icmp             ) [ 0011111111111111111111111111111]
br_ln522             (br               ) [ 0000000000000000000000000000000]
add_ln535            (add              ) [ 0000000000000000000000000000000]
store_ln535          (store            ) [ 0000000000000000000000000000000]
add_ln537            (add              ) [ 0000000000000000000000000000000]
select_ln537         (select           ) [ 0000000000000000000000000000100]
store_ln524          (store            ) [ 0000000000000000000000000000000]
store_ln525          (store            ) [ 0000000000000000000000000000000]
icmp_ln526           (icmp             ) [ 0011111111111111111111111111111]
br_ln526             (br               ) [ 0000000000000000000000000000000]
add_ln530            (add              ) [ 0000000000000000000000000000000]
store_ln530          (store            ) [ 0000000000000000000000000000000]
add_ln532            (add              ) [ 0000000000000000000000000000000]
select_ln532         (select           ) [ 0011111111111111111111111111111]
store_ln527          (store            ) [ 0000000000000000000000000000000]
br_ln529             (br               ) [ 0011111111111111111111111111111]
zext_ln203_2         (zext             ) [ 0000000000001111100000000000000]
tmp_3                (bitconcatenate   ) [ 0000000000000000000000000000000]
empty_95             (or               ) [ 0000000000000000000000000000000]
icmp_ln203_1         (icmp             ) [ 0000000000000000000000000000000]
zext_ln203_4         (zext             ) [ 0000000000000000000000000000000]
zext_ln203_5         (zext             ) [ 0000000000000000000000000000000]
sub_ln203_3          (sub              ) [ 0000000000000000000000000000000]
xor_ln203_2          (xor              ) [ 0000000000000000000000000000000]
sub_ln203_4          (sub              ) [ 0000000000000000000000000000000]
select_ln203_3       (select           ) [ 0000000000000000000000000000000]
select_ln203_4       (select           ) [ 0000000000001111110000000000000]
select_ln203_5       (select           ) [ 0000000000001000000000000000000]
sub_ln203_5          (sub              ) [ 0000000000001111111000000000000]
zext_ln203_10        (zext             ) [ 0000000000001111100000000000000]
empty_97             (sext             ) [ 0000000000000000000000000000000]
p_cast1              (sext             ) [ 0000000000000000000000000000000]
icmp_ln203_3         (icmp             ) [ 0000000000000000000000000000000]
zext_ln203_12        (zext             ) [ 0000000000000000000000000000000]
zext_ln203_13        (zext             ) [ 0000000000000000000000000000000]
sub_ln203_9          (sub              ) [ 0000000000000000000000000000000]
xor_ln203_4          (xor              ) [ 0000000000000000000000000000000]
sub_ln203_10         (sub              ) [ 0000000000000000000000000000000]
select_ln203_9       (select           ) [ 0000000000000000000000000000000]
select_ln203_10      (select           ) [ 0000000000001111110000000000000]
select_ln203_11      (select           ) [ 0000000000001000000000000000000]
sub_ln203_11         (sub              ) [ 0000000000001111111000000000000]
zext_ln203_6         (zext             ) [ 0000000000000111110000000000000]
zext_ln203_14        (zext             ) [ 0000000000000111110000000000000]
lshr_ln203           (lshr             ) [ 0000000000000000010000000000000]
lshr_ln203_4         (lshr             ) [ 0000000000000000010000000000000]
zext_ln203_3         (zext             ) [ 0000000000000000000000000000000]
lshr_ln203_1         (lshr             ) [ 0000000000000000000000000000000]
and_ln203            (and              ) [ 0000000000000000000000000000000]
pool_res_V           (trunc            ) [ 0000000000000000001111111111000]
lshr_ln203_2         (lshr             ) [ 0000000000000000001000000000000]
zext_ln203_11        (zext             ) [ 0000000000000000000000000000000]
lshr_ln203_5         (lshr             ) [ 0000000000000000000000000000000]
and_ln203_2          (and              ) [ 0000000000000000000000000000000]
trunc_ln203_2        (trunc            ) [ 0000000000000000001000000000000]
lshr_ln203_6         (lshr             ) [ 0000000000000000001000000000000]
tmp                  (specregionbegin  ) [ 0000000000000000000111111111000]
zext_ln203_7         (zext             ) [ 0000000000000000000000000000000]
lshr_ln203_3         (lshr             ) [ 0000000000000000000000000000000]
and_ln203_1          (and              ) [ 0000000000000000000000000000000]
trunc_ln203_1        (trunc            ) [ 0000000000000000000000000000000]
zext_ln203_15        (zext             ) [ 0000000000000000000000000000000]
lshr_ln203_7         (lshr             ) [ 0000000000000000000000000000000]
and_ln203_3          (and              ) [ 0000000000000000000000000000000]
trunc_ln203_3        (trunc            ) [ 0000000000000000000000000000000]
pool_V               (bitconcatenate   ) [ 0000000000000000000111111111000]
br_ln512             (br               ) [ 0011111111111111111111111111111]
tmp_V                (phi              ) [ 0000000000000000000111111111000]
i_0                  (phi              ) [ 0000000000000000000100000000000]
icmp_ln512           (icmp             ) [ 0011111111111111111111111111111]
empty_98             (speclooptripcount) [ 0000000000000000000000000000000]
br_ln512             (br               ) [ 0000000000000000000000000000000]
empty_99             (trunc            ) [ 0000000000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000000000000000000000]
empty_100            (or               ) [ 0000000000000000000000000000000]
icmp_ln1494_1        (icmp             ) [ 0000000000000000000000000000000]
zext_ln1494          (zext             ) [ 0000000000000000000000000000000]
zext_ln1494_1        (zext             ) [ 0000000000000000000000000000000]
tmp_8                (partselect       ) [ 0000000000000000000000000000000]
sub_ln1494           (sub              ) [ 0000000000000000000000000000000]
xor_ln1494           (xor              ) [ 0000000000000000000000000000000]
sub_ln1494_1         (sub              ) [ 0000000000000000000000000000000]
select_ln1494        (select           ) [ 0000000000000000000000000000000]
select_ln1494_1      (select           ) [ 0000000000000000000011111100000]
select_ln1494_2      (select           ) [ 0000000000000000000010000000000]
sub_ln1494_2         (sub              ) [ 0000000000000000000011111110000]
i                    (add              ) [ 0011111111111111111111111111111]
write_ln516          (write            ) [ 0000000000000000000000000000000]
empty_101            (specregionend    ) [ 0000000000000000000000000000000]
br_ln500             (br               ) [ 0011111111111111111111111111111]
zext_ln1494_2        (zext             ) [ 0000000000000000000001111100000]
lshr_ln1494          (lshr             ) [ 0000000000000000000000000010000]
zext_ln1494_3        (zext             ) [ 0000000000000000000000000000000]
lshr_ln1494_1        (lshr             ) [ 0000000000000000000000000000000]
and_ln1494           (and              ) [ 0000000000000000000000000000000]
trunc_ln1494         (trunc            ) [ 0000000000000000000000000001000]
icmp_ln1494          (icmp             ) [ 0000000000000000000000000000000]
pool_res_V_1         (select           ) [ 0011111111111111111111111111111]
br_ln512             (br               ) [ 0011111111111111111111111111111]
store_ln537          (store            ) [ 0000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000000000000000000]
br_ln0               (br               ) [ 0011111111111111111111111111111]
storemerge           (phi              ) [ 0000000000000000000000000000001]
store_ln528          (store            ) [ 0000000000000000000000000000000]
br_ln534             (br               ) [ 0000000000000000000000000000000]
br_ln484             (br               ) [ 0111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_V_23">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_23"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_13_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_13_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_13_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_13_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_13_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_13_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_13_0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_13_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_13_0_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_13_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_13_0_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_13_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_13_0_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_13_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_13_0_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_13_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sX">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sY">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pY">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pX">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config8>"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i1024"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="grp_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_65/2 tmp_V_66/3 tmp_V_67/4 tmp_V_68/5 tmp_V_69/6 tmp_V_70/7 tmp_V_71/8 tmp_V_72/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln516_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln516/19 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_ih_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="1"/>
<pin id="137" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_ih_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_ih_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_ih_0/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i1_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i1_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/10 "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_V_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="8"/>
<pin id="159" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_V_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="2"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/19 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="1"/>
<pin id="170" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/19 "/>
</bind>
</comp>

<comp id="179" class="1005" name="storemerge_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2"/>
<pin id="181" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="storemerge_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="2"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/30 "/>
</bind>
</comp>

<comp id="190" class="1004" name="call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config8_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1024" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="7"/>
<pin id="193" dir="0" index="2" bw="32" slack="6"/>
<pin id="194" dir="0" index="3" bw="32" slack="5"/>
<pin id="195" dir="0" index="4" bw="32" slack="4"/>
<pin id="196" dir="0" index="5" bw="32" slack="3"/>
<pin id="197" dir="0" index="6" bw="32" slack="2"/>
<pin id="198" dir="0" index="7" bw="32" slack="1"/>
<pin id="199" dir="0" index="8" bw="32" slack="0"/>
<pin id="200" dir="0" index="9" bw="1024" slack="0"/>
<pin id="201" dir="0" index="10" bw="32" slack="0"/>
<pin id="202" dir="0" index="11" bw="32" slack="0"/>
<pin id="203" dir="0" index="12" bw="32" slack="0"/>
<pin id="204" dir="0" index="13" bw="32" slack="0"/>
<pin id="205" dir="0" index="14" bw="32" slack="0"/>
<pin id="206" dir="0" index="15" bw="32" slack="0"/>
<pin id="207" dir="0" index="16" bw="32" slack="0"/>
<pin id="208" dir="0" index="17" bw="32" slack="0"/>
<pin id="209" dir="1" index="18" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1024" slack="0"/>
<pin id="222" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_23_load/9 layer_in_V_23_load_1/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln484_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="0" index="1" bw="11" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_ih_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_ih/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln491_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1024" slack="0"/>
<pin id="239" dir="0" index="1" bw="1024" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln491/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sX_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/9 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln498_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sY_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/9 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln498_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_1/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="pY_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln498_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_2/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="pX_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/9 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln498_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_3/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="and_ln498_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="and_ln498_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_1/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="and_ln498_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_2/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln500_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln500/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="i1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/10 "/>
</bind>
</comp>

<comp id="313" class="1004" name="empty_93_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_93/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="325" class="1004" name="empty_94_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_94/10 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln203_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln203_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln203_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/10 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1024" slack="0"/>
<pin id="347" dir="0" index="1" bw="1024" slack="0"/>
<pin id="348" dir="0" index="2" bw="11" slack="0"/>
<pin id="349" dir="0" index="3" bw="1" slack="0"/>
<pin id="350" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sub_ln203_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/10 "/>
</bind>
</comp>

<comp id="361" class="1004" name="xor_ln203_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="11" slack="0"/>
<pin id="364" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203_1/10 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln203_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/10 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln203_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="9" slack="0"/>
<pin id="376" dir="0" index="2" bw="9" slack="0"/>
<pin id="377" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln203_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1024" slack="0"/>
<pin id="384" dir="0" index="2" bw="1024" slack="0"/>
<pin id="385" dir="1" index="3" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_1/10 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln203_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="11" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_2/10 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sub_ln203_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="0"/>
<pin id="399" dir="0" index="1" bw="9" slack="0"/>
<pin id="400" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_2/10 "/>
</bind>
</comp>

<comp id="403" class="1004" name="xor_ln203_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_5_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1024" slack="0"/>
<pin id="411" dir="0" index="1" bw="1024" slack="0"/>
<pin id="412" dir="0" index="2" bw="11" slack="0"/>
<pin id="413" dir="0" index="3" bw="1" slack="0"/>
<pin id="414" dir="1" index="4" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="4" slack="0"/>
<pin id="423" dir="0" index="3" bw="1" slack="0"/>
<pin id="424" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="empty_96_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="0" index="1" bw="6" slack="0"/>
<pin id="432" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_96/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln203_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="10" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203_2/10 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln203_8_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_8/10 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln203_9_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_9/10 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_6_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1024" slack="0"/>
<pin id="451" dir="0" index="1" bw="1024" slack="0"/>
<pin id="452" dir="0" index="2" bw="11" slack="0"/>
<pin id="453" dir="0" index="3" bw="1" slack="0"/>
<pin id="454" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sub_ln203_6_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="0" index="1" bw="10" slack="0"/>
<pin id="462" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_6/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="xor_ln203_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="0"/>
<pin id="467" dir="0" index="1" bw="11" slack="0"/>
<pin id="468" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203_3/10 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sub_ln203_7_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="0" index="1" bw="10" slack="0"/>
<pin id="474" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_7/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln203_6_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="11" slack="0"/>
<pin id="480" dir="0" index="2" bw="11" slack="0"/>
<pin id="481" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_6/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln203_7_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1024" slack="0"/>
<pin id="488" dir="0" index="2" bw="1024" slack="0"/>
<pin id="489" dir="1" index="3" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_7/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln203_8_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="11" slack="0"/>
<pin id="496" dir="0" index="2" bw="10" slack="0"/>
<pin id="497" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_8/10 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sub_ln203_8_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="0"/>
<pin id="503" dir="0" index="1" bw="11" slack="0"/>
<pin id="504" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_8/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1024" slack="0"/>
<pin id="509" dir="0" index="1" bw="1024" slack="0"/>
<pin id="510" dir="0" index="2" bw="11" slack="0"/>
<pin id="511" dir="0" index="3" bw="1" slack="0"/>
<pin id="512" dir="1" index="4" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln522_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="0" index="1" bw="7" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln522/10 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln535_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln535/10 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln535_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln535/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln537_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln537/10 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln537_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln537/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln524_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln524/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln525_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln526_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="0" index="1" bw="7" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln530_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln530/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln530_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln530/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln532_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln532/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="select_ln532_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="32" slack="0"/>
<pin id="582" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln527_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln527/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln203_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="1"/>
<pin id="593" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/11 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1024" slack="1"/>
<pin id="596" dir="0" index="1" bw="11" slack="0"/>
<pin id="597" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203/11 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="0"/>
<pin id="601" dir="0" index="1" bw="4" slack="1"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="empty_95_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="0"/>
<pin id="608" dir="0" index="1" bw="6" slack="0"/>
<pin id="609" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_95/11 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln203_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="9" slack="0"/>
<pin id="614" dir="0" index="1" bw="9" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203_1/11 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln203_4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln203_5_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sub_ln203_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="0" index="1" bw="9" slack="0"/>
<pin id="629" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_3/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="xor_ln203_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="0"/>
<pin id="634" dir="0" index="1" bw="11" slack="0"/>
<pin id="635" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203_2/11 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sub_ln203_4_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="9" slack="0"/>
<pin id="640" dir="0" index="1" bw="9" slack="0"/>
<pin id="641" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_4/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln203_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="10" slack="0"/>
<pin id="647" dir="0" index="2" bw="10" slack="0"/>
<pin id="648" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_3/11 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln203_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1024" slack="1"/>
<pin id="655" dir="0" index="2" bw="1024" slack="1"/>
<pin id="656" dir="1" index="3" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_4/11 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln203_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="11" slack="0"/>
<pin id="661" dir="0" index="2" bw="9" slack="0"/>
<pin id="662" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_5/11 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sub_ln203_5_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="0" index="1" bw="10" slack="0"/>
<pin id="669" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_5/11 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln203_10_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="1"/>
<pin id="674" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_10/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="grp_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1024" slack="1"/>
<pin id="677" dir="0" index="1" bw="11" slack="0"/>
<pin id="678" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_4/11 "/>
</bind>
</comp>

<comp id="680" class="1004" name="empty_97_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="9" slack="0"/>
<pin id="682" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="empty_97/11 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_cast1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="0"/>
<pin id="686" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1/11 "/>
</bind>
</comp>

<comp id="688" class="1004" name="icmp_ln203_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="9" slack="0"/>
<pin id="690" dir="0" index="1" bw="9" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203_3/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln203_12_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="9" slack="0"/>
<pin id="696" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/11 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln203_13_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="9" slack="0"/>
<pin id="700" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/11 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sub_ln203_9_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="0"/>
<pin id="704" dir="0" index="1" bw="10" slack="0"/>
<pin id="705" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_9/11 "/>
</bind>
</comp>

<comp id="708" class="1004" name="xor_ln203_4_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="0"/>
<pin id="710" dir="0" index="1" bw="11" slack="0"/>
<pin id="711" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203_4/11 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sub_ln203_10_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="0"/>
<pin id="716" dir="0" index="1" bw="10" slack="0"/>
<pin id="717" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_10/11 "/>
</bind>
</comp>

<comp id="720" class="1004" name="select_ln203_9_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="11" slack="0"/>
<pin id="723" dir="0" index="2" bw="11" slack="0"/>
<pin id="724" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_9/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="select_ln203_10_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1024" slack="1"/>
<pin id="731" dir="0" index="2" bw="1024" slack="1"/>
<pin id="732" dir="1" index="3" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_10/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln203_11_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="11" slack="0"/>
<pin id="737" dir="0" index="2" bw="10" slack="0"/>
<pin id="738" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_11/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sub_ln203_11_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="0"/>
<pin id="744" dir="0" index="1" bw="11" slack="0"/>
<pin id="745" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_11/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln203_6_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="1"/>
<pin id="750" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/12 "/>
</bind>
</comp>

<comp id="751" class="1004" name="grp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1024" slack="1"/>
<pin id="753" dir="0" index="1" bw="11" slack="0"/>
<pin id="754" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_2/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln203_14_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="1"/>
<pin id="758" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_14/12 "/>
</bind>
</comp>

<comp id="759" class="1004" name="grp_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1024" slack="1"/>
<pin id="761" dir="0" index="1" bw="11" slack="0"/>
<pin id="762" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_6/12 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln203_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="11" slack="7"/>
<pin id="766" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/17 "/>
</bind>
</comp>

<comp id="767" class="1004" name="lshr_ln203_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="11" slack="0"/>
<pin id="770" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_1/17 "/>
</bind>
</comp>

<comp id="773" class="1004" name="and_ln203_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1024" slack="1"/>
<pin id="775" dir="0" index="1" bw="1024" slack="0"/>
<pin id="776" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203/17 "/>
</bind>
</comp>

<comp id="778" class="1004" name="pool_res_V_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1024" slack="0"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pool_res_V/17 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln203_11_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="11" slack="7"/>
<pin id="784" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/17 "/>
</bind>
</comp>

<comp id="785" class="1004" name="lshr_ln203_5_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="11" slack="0"/>
<pin id="788" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_5/17 "/>
</bind>
</comp>

<comp id="791" class="1004" name="and_ln203_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1024" slack="1"/>
<pin id="793" dir="0" index="1" bw="1024" slack="0"/>
<pin id="794" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_2/17 "/>
</bind>
</comp>

<comp id="796" class="1004" name="trunc_ln203_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1024" slack="0"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_2/17 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln203_7_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="11" slack="7"/>
<pin id="802" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_7/18 "/>
</bind>
</comp>

<comp id="803" class="1004" name="lshr_ln203_3_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="11" slack="0"/>
<pin id="806" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_3/18 "/>
</bind>
</comp>

<comp id="809" class="1004" name="and_ln203_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1024" slack="1"/>
<pin id="811" dir="0" index="1" bw="1024" slack="0"/>
<pin id="812" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_1/18 "/>
</bind>
</comp>

<comp id="814" class="1004" name="trunc_ln203_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1024" slack="0"/>
<pin id="816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/18 "/>
</bind>
</comp>

<comp id="818" class="1004" name="zext_ln203_15_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="11" slack="7"/>
<pin id="820" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_15/18 "/>
</bind>
</comp>

<comp id="821" class="1004" name="lshr_ln203_7_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="11" slack="0"/>
<pin id="824" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_7/18 "/>
</bind>
</comp>

<comp id="827" class="1004" name="and_ln203_3_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1024" slack="1"/>
<pin id="829" dir="0" index="1" bw="1024" slack="0"/>
<pin id="830" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_3/18 "/>
</bind>
</comp>

<comp id="832" class="1004" name="trunc_ln203_3_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1024" slack="0"/>
<pin id="834" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_3/18 "/>
</bind>
</comp>

<comp id="836" class="1004" name="pool_V_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="128" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="0" index="2" bw="32" slack="1"/>
<pin id="840" dir="0" index="3" bw="32" slack="0"/>
<pin id="841" dir="0" index="4" bw="32" slack="1"/>
<pin id="842" dir="1" index="5" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_V/18 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln512_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="0"/>
<pin id="848" dir="0" index="1" bw="3" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln512/19 "/>
</bind>
</comp>

<comp id="852" class="1004" name="empty_99_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="3" slack="0"/>
<pin id="854" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_99/19 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_s_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="7" slack="0"/>
<pin id="858" dir="0" index="1" bw="2" slack="0"/>
<pin id="859" dir="0" index="2" bw="1" slack="0"/>
<pin id="860" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/19 "/>
</bind>
</comp>

<comp id="864" class="1004" name="empty_100_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="0"/>
<pin id="866" dir="0" index="1" bw="6" slack="0"/>
<pin id="867" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_100/19 "/>
</bind>
</comp>

<comp id="870" class="1004" name="icmp_ln1494_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="7" slack="0"/>
<pin id="872" dir="0" index="1" bw="7" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/19 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln1494_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="7" slack="0"/>
<pin id="878" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/19 "/>
</bind>
</comp>

<comp id="880" class="1004" name="zext_ln1494_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="7" slack="0"/>
<pin id="882" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/19 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_8_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="128" slack="0"/>
<pin id="886" dir="0" index="1" bw="128" slack="1"/>
<pin id="887" dir="0" index="2" bw="8" slack="0"/>
<pin id="888" dir="0" index="3" bw="1" slack="0"/>
<pin id="889" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/19 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sub_ln1494_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="7" slack="0"/>
<pin id="895" dir="0" index="1" bw="7" slack="0"/>
<pin id="896" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494/19 "/>
</bind>
</comp>

<comp id="899" class="1004" name="xor_ln1494_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="7" slack="0"/>
<pin id="901" dir="0" index="1" bw="8" slack="0"/>
<pin id="902" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1494/19 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sub_ln1494_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="7" slack="0"/>
<pin id="907" dir="0" index="1" bw="7" slack="0"/>
<pin id="908" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_1/19 "/>
</bind>
</comp>

<comp id="911" class="1004" name="select_ln1494_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="0" index="2" bw="8" slack="0"/>
<pin id="915" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494/19 "/>
</bind>
</comp>

<comp id="919" class="1004" name="select_ln1494_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="128" slack="0"/>
<pin id="922" dir="0" index="2" bw="128" slack="1"/>
<pin id="923" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_1/19 "/>
</bind>
</comp>

<comp id="926" class="1004" name="select_ln1494_2_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="8" slack="0"/>
<pin id="929" dir="0" index="2" bw="7" slack="0"/>
<pin id="930" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_2/19 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sub_ln1494_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="0"/>
<pin id="937" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_2/19 "/>
</bind>
</comp>

<comp id="940" class="1004" name="i_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="3" slack="0"/>
<pin id="943" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/19 "/>
</bind>
</comp>

<comp id="946" class="1004" name="zext_ln1494_2_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="1"/>
<pin id="948" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/20 "/>
</bind>
</comp>

<comp id="949" class="1004" name="grp_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="128" slack="1"/>
<pin id="951" dir="0" index="1" bw="8" slack="0"/>
<pin id="952" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1494/20 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln1494_3_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="7"/>
<pin id="956" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/26 "/>
</bind>
</comp>

<comp id="957" class="1004" name="lshr_ln1494_1_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="8" slack="0"/>
<pin id="960" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1494_1/26 "/>
</bind>
</comp>

<comp id="963" class="1004" name="and_ln1494_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="128" slack="1"/>
<pin id="965" dir="0" index="1" bw="128" slack="0"/>
<pin id="966" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1494/26 "/>
</bind>
</comp>

<comp id="968" class="1004" name="trunc_ln1494_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="128" slack="0"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/26 "/>
</bind>
</comp>

<comp id="972" class="1004" name="icmp_ln1494_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="1"/>
<pin id="974" dir="0" index="1" bw="32" slack="8"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/27 "/>
</bind>
</comp>

<comp id="977" class="1004" name="pool_res_V_1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="32" slack="1"/>
<pin id="980" dir="0" index="2" bw="32" slack="8"/>
<pin id="981" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_res_V_1/27 "/>
</bind>
</comp>

<comp id="984" class="1004" name="store_ln537_store_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="0" index="1" bw="32" slack="0"/>
<pin id="987" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln537/28 "/>
</bind>
</comp>

<comp id="989" class="1004" name="store_ln528_store_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="0"/>
<pin id="992" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln528/30 "/>
</bind>
</comp>

<comp id="998" class="1005" name="i_ih_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="12" slack="0"/>
<pin id="1000" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_ih "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_V_65_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="7"/>
<pin id="1005" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_65 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_V_66_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="6"/>
<pin id="1010" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_66 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_V_67_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="5"/>
<pin id="1015" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_67 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_V_68_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="4"/>
<pin id="1020" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_68 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_V_69_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="3"/>
<pin id="1025" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_69 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_V_70_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="2"/>
<pin id="1030" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_70 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_V_71_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_71 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="sX_load_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sX_load "/>
</bind>
</comp>

<comp id="1043" class="1005" name="icmp_ln498_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="1"/>
<pin id="1045" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="sY_load_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sY_load "/>
</bind>
</comp>

<comp id="1053" class="1005" name="icmp_ln498_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="1"/>
<pin id="1055" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="pY_load_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pY_load "/>
</bind>
</comp>

<comp id="1064" class="1005" name="pX_load_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pX_load "/>
</bind>
</comp>

<comp id="1070" class="1005" name="and_ln498_2_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="1"/>
<pin id="1072" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln498_2 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="i1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="4" slack="0"/>
<pin id="1079" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="layer_in_V_23_load_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1084" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="layer_in_V_23_load_1 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="select_ln203_1_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1090" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_1 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="select_ln203_2_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="1"/>
<pin id="1095" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_2 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="sub_ln203_2_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="11" slack="7"/>
<pin id="1100" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln203_2 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="xor_ln203_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="4" slack="1"/>
<pin id="1105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln203 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="tmp_5_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1110" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="select_ln203_7_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1115" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_7 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="select_ln203_8_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="11" slack="1"/>
<pin id="1120" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_8 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="sub_ln203_8_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="11" slack="7"/>
<pin id="1125" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln203_8 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_7_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1130" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="icmp_ln522_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="2"/>
<pin id="1135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln522 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="select_ln537_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln537 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="select_ln532_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="2"/>
<pin id="1147" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln532 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="zext_ln203_2_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1152" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_2 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="select_ln203_4_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1157" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_4 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="select_ln203_5_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="11" slack="1"/>
<pin id="1162" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_5 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="sub_ln203_5_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="11" slack="7"/>
<pin id="1167" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln203_5 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="zext_ln203_10_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1172" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_10 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="select_ln203_10_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1177" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_10 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="select_ln203_11_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="11" slack="1"/>
<pin id="1182" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203_11 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="sub_ln203_11_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="11" slack="7"/>
<pin id="1187" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln203_11 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="zext_ln203_6_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1192" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_6 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="zext_ln203_14_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1197" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_14 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="lshr_ln203_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1202" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln203 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="lshr_ln203_4_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1207" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln203_4 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="pool_res_V_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="1"/>
<pin id="1212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V "/>
</bind>
</comp>

<comp id="1216" class="1005" name="lshr_ln203_2_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1218" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln203_2 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="trunc_ln203_2_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln203_2 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="lshr_ln203_6_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1228" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln203_6 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="pool_V_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="128" slack="1"/>
<pin id="1233" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="pool_V "/>
</bind>
</comp>

<comp id="1240" class="1005" name="select_ln1494_1_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="128" slack="1"/>
<pin id="1242" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1494_1 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="select_ln1494_2_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="8" slack="1"/>
<pin id="1247" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1494_2 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="sub_ln1494_2_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="7"/>
<pin id="1252" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln1494_2 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="i_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="3" slack="0"/>
<pin id="1257" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1260" class="1005" name="zext_ln1494_2_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="128" slack="1"/>
<pin id="1262" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_2 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="lshr_ln1494_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="128" slack="1"/>
<pin id="1267" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1494 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="trunc_ln1494_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="1"/>
<pin id="1272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1494 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="pool_res_V_1_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="52" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="116" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="166"><net_src comp="160" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="171"><net_src comp="100" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="211"><net_src comp="122" pin="2"/><net_sink comp="190" pin=8"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="190" pin=10"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="190" pin=11"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="190" pin=12"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="190" pin=13"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="190" pin=14"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="190" pin=15"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="190" pin=16"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="190" pin=17"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="190" pin=9"/></net>

<net id="229"><net_src comp="139" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="139" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="190" pin="18"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="247" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="257" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="267" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="277" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="283" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="150" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="60" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="150" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="150" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="70" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="317" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="317" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="325" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="72" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="220" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="74" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="359"><net_src comp="337" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="341" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="337" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="76" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="341" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="337" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="331" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="355" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="367" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="331" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="345" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="220" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="331" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="361" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="337" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="76" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="373" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="150" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="60" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="72" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="220" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="34" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="425"><net_src comp="78" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="80" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="150" pin="4"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="433"><net_src comp="419" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="82" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="419" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="419" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="429" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="72" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="220" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="74" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="34" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="463"><net_src comp="441" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="445" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="441" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="445" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="441" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="435" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="459" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="471" pin="2"/><net_sink comp="477" pin=2"/></net>

<net id="490"><net_src comp="435" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="449" pin="4"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="220" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="498"><net_src comp="435" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="465" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="441" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="76" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="477" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="220" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="74" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="34" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="521"><net_src comp="84" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="56" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="28" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="56" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="34" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="34" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="28" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="34" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="22" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="86" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="56" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="562" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="26" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="56" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="34" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="584"><net_src comp="573" pin="2"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="34" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="26" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="68" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="90" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="599" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="599" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="606" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="618" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="618" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="76" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="622" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="618" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="612" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="626" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="638" pin="2"/><net_sink comp="644" pin=2"/></net>

<net id="657"><net_src comp="612" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="663"><net_src comp="612" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="632" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="618" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="670"><net_src comp="76" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="644" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="679"><net_src comp="672" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="599" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="606" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="599" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="606" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="680" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="684" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="694" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="698" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="694" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="76" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="698" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="694" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="688" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="702" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="714" pin="2"/><net_sink comp="720" pin=2"/></net>

<net id="733"><net_src comp="688" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="739"><net_src comp="688" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="708" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="694" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="746"><net_src comp="76" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="720" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="763"><net_src comp="756" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="771"><net_src comp="92" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="773" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="789"><net_src comp="92" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="791" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="807"><net_src comp="92" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="803" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="809" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="825"><net_src comp="92" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="818" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="821" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="835"><net_src comp="827" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="843"><net_src comp="98" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="832" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="814" pin="1"/><net_sink comp="836" pin=3"/></net>

<net id="850"><net_src comp="172" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="102" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="855"><net_src comp="172" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="861"><net_src comp="106" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="852" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="68" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="856" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="108" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="856" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="856" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="864" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="890"><net_src comp="110" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="112" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="892"><net_src comp="34" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="897"><net_src comp="876" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="880" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="876" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="114" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="880" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="876" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="916"><net_src comp="870" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="893" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="905" pin="2"/><net_sink comp="911" pin=2"/></net>

<net id="924"><net_src comp="870" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="884" pin="4"/><net_sink comp="919" pin=1"/></net>

<net id="931"><net_src comp="870" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="899" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="876" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="938"><net_src comp="114" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="911" pin="3"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="100" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="172" pin="4"/><net_sink comp="940" pin=1"/></net>

<net id="953"><net_src comp="946" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="961"><net_src comp="120" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="954" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="957" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="971"><net_src comp="963" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="157" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="972" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="157" pin="1"/><net_sink comp="977" pin=2"/></net>

<net id="988"><net_src comp="22" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="183" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="24" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="1001"><net_src comp="231" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1006"><net_src comp="122" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="1011"><net_src comp="122" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1016"><net_src comp="122" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="1021"><net_src comp="122" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="1026"><net_src comp="122" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="190" pin=5"/></net>

<net id="1031"><net_src comp="122" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="190" pin=6"/></net>

<net id="1036"><net_src comp="122" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="190" pin=7"/></net>

<net id="1041"><net_src comp="243" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1046"><net_src comp="247" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1051"><net_src comp="253" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1056"><net_src comp="257" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1061"><net_src comp="263" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1067"><net_src comp="273" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1073"><net_src comp="295" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1080"><net_src comp="307" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1085"><net_src comp="220" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="1091"><net_src comp="381" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1096"><net_src comp="389" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1101"><net_src comp="397" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1106"><net_src comp="403" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1111"><net_src comp="409" pin="4"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1116"><net_src comp="485" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1121"><net_src comp="493" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1126"><net_src comp="501" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1131"><net_src comp="507" pin="4"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1136"><net_src comp="517" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1140"><net_src comp="538" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1148"><net_src comp="578" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1153"><net_src comp="591" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1158"><net_src comp="652" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1163"><net_src comp="658" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1168"><net_src comp="666" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1173"><net_src comp="672" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1178"><net_src comp="728" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1183"><net_src comp="734" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1188"><net_src comp="742" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1193"><net_src comp="748" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1198"><net_src comp="756" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1203"><net_src comp="594" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1208"><net_src comp="675" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1213"><net_src comp="778" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="836" pin=4"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1219"><net_src comp="751" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1224"><net_src comp="796" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="836" pin=2"/></net>

<net id="1229"><net_src comp="759" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1234"><net_src comp="836" pin="5"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="919" pin=2"/></net>

<net id="1243"><net_src comp="919" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1248"><net_src comp="926" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1253"><net_src comp="934" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1258"><net_src comp="940" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1263"><net_src comp="946" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1268"><net_src comp="949" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1273"><net_src comp="968" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1279"><net_src comp="977" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="160" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {19 }
	Port: layer_in_V_23 | {9 }
	Port: sX | {10 28 }
	Port: sY | {30 }
	Port: pY | {10 }
	Port: pX | {10 }
 - Input state : 
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : data_V_V | {2 3 4 5 6 7 8 9 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_V_23 | {9 10 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : sX | {9 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : sY | {9 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : pY | {9 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : pX | {9 }
  - Chain level:
	State 1
	State 2
		icmp_ln484 : 1
		i_ih : 1
		br_ln484 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		call_ret : 1
		store_ln491 : 2
		icmp_ln498 : 1
		icmp_ln498_1 : 1
		icmp_ln498_2 : 1
		icmp_ln498_3 : 1
		and_ln498 : 2
		and_ln498_1 : 2
		and_ln498_2 : 2
		br_ln498 : 2
	State 10
		icmp_ln500 : 1
		i1 : 1
		br_ln500 : 2
		empty_93 : 1
		tmp_2 : 2
		empty_94 : 3
		icmp_ln203 : 3
		zext_ln203 : 3
		zext_ln203_1 : 3
		tmp_1 : 1
		sub_ln203 : 4
		xor_ln203_1 : 4
		sub_ln203_1 : 4
		select_ln203 : 5
		select_ln203_1 : 4
		select_ln203_2 : 4
		sub_ln203_2 : 6
		xor_ln203 : 1
		tmp_5 : 1
		tmp_4 : 1
		empty_96 : 2
		icmp_ln203_2 : 2
		zext_ln203_8 : 2
		zext_ln203_9 : 2
		tmp_6 : 1
		sub_ln203_6 : 3
		xor_ln203_3 : 3
		sub_ln203_7 : 3
		select_ln203_6 : 4
		select_ln203_7 : 3
		select_ln203_8 : 3
		sub_ln203_8 : 5
		tmp_7 : 1
		br_ln522 : 1
		store_ln535 : 1
		select_ln537 : 1
		br_ln526 : 1
		store_ln530 : 1
		select_ln532 : 1
	State 11
		lshr_ln203 : 1
		empty_95 : 1
		icmp_ln203_1 : 1
		zext_ln203_4 : 1
		zext_ln203_5 : 1
		sub_ln203_3 : 2
		xor_ln203_2 : 2
		sub_ln203_4 : 2
		select_ln203_3 : 3
		select_ln203_4 : 2
		select_ln203_5 : 2
		sub_ln203_5 : 4
		lshr_ln203_4 : 1
		empty_97 : 1
		p_cast1 : 1
		icmp_ln203_3 : 1
		zext_ln203_12 : 2
		zext_ln203_13 : 2
		sub_ln203_9 : 3
		xor_ln203_4 : 3
		sub_ln203_10 : 3
		select_ln203_9 : 4
		select_ln203_10 : 2
		select_ln203_11 : 3
		sub_ln203_11 : 5
	State 12
		lshr_ln203_2 : 1
		lshr_ln203_6 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		lshr_ln203_1 : 1
		and_ln203 : 2
		pool_res_V : 2
		lshr_ln203_5 : 1
		and_ln203_2 : 2
		trunc_ln203_2 : 2
	State 18
		lshr_ln203_3 : 1
		and_ln203_1 : 2
		trunc_ln203_1 : 2
		lshr_ln203_7 : 1
		and_ln203_3 : 2
		trunc_ln203_3 : 2
		pool_V : 3
	State 19
		icmp_ln512 : 1
		br_ln512 : 2
		empty_99 : 1
		tmp_s : 2
		empty_100 : 3
		icmp_ln1494_1 : 3
		zext_ln1494 : 3
		zext_ln1494_1 : 3
		sub_ln1494 : 4
		xor_ln1494 : 4
		sub_ln1494_1 : 4
		select_ln1494 : 5
		select_ln1494_1 : 4
		select_ln1494_2 : 4
		sub_ln1494_2 : 6
		i : 1
		write_ln516 : 1
	State 20
		lshr_ln1494 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		lshr_ln1494_1 : 1
		and_ln1494 : 2
		trunc_ln1494 : 2
	State 27
		pool_res_V_1 : 1
	State 28
	State 29
	State 30
		store_ln528 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|
| Operation|                            Functional Unit                           |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                              grp_fu_594                              |   3692  |   3216  |
|          |                              grp_fu_675                              |   3692  |   3216  |
|          |                              grp_fu_751                              |   3692  |   3216  |
|          |                              grp_fu_759                              |   3692  |   3216  |
|   lshr   |                          lshr_ln203_1_fu_767                         |    0    |    25   |
|          |                          lshr_ln203_5_fu_785                         |    0    |    25   |
|          |                          lshr_ln203_3_fu_803                         |    0    |    25   |
|          |                          lshr_ln203_7_fu_821                         |    0    |    25   |
|          |                              grp_fu_949                              |   1000  |   710   |
|          |                         lshr_ln1494_1_fu_957                         |    0    |    19   |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                          select_ln203_fu_373                         |    0    |    9    |
|          |                         select_ln203_1_fu_381                        |    0    |   1024  |
|          |                         select_ln203_2_fu_389                        |    0    |    11   |
|          |                         select_ln203_6_fu_477                        |    0    |    11   |
|          |                         select_ln203_7_fu_485                        |    0    |   1024  |
|          |                         select_ln203_8_fu_493                        |    0    |    11   |
|          |                          select_ln537_fu_538                         |    0    |    32   |
|          |                          select_ln532_fu_578                         |    0    |    32   |
|  select  |                         select_ln203_3_fu_644                        |    0    |    10   |
|          |                         select_ln203_4_fu_652                        |    0    |   1024  |
|          |                         select_ln203_5_fu_658                        |    0    |    11   |
|          |                         select_ln203_9_fu_720                        |    0    |    11   |
|          |                        select_ln203_10_fu_728                        |    0    |   1024  |
|          |                        select_ln203_11_fu_734                        |    0    |    11   |
|          |                         select_ln1494_fu_911                         |    0    |    8    |
|          |                        select_ln1494_1_fu_919                        |    0    |   128   |
|          |                        select_ln1494_2_fu_926                        |    0    |    8    |
|          |                          pool_res_V_1_fu_977                         |    0    |    32   |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                           and_ln498_fu_283                           |    0    |    2    |
|          |                          and_ln498_1_fu_289                          |    0    |    2    |
|          |                          and_ln498_2_fu_295                          |    0    |    2    |
|    and   |                           and_ln203_fu_773                           |    0    |   1024  |
|          |                          and_ln203_2_fu_791                          |    0    |   1024  |
|          |                          and_ln203_1_fu_809                          |    0    |   1024  |
|          |                          and_ln203_3_fu_827                          |    0    |   1024  |
|          |                           and_ln1494_fu_963                          |    0    |   128   |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                           icmp_ln484_fu_225                          |    0    |    13   |
|          |                           icmp_ln498_fu_247                          |    0    |    18   |
|          |                          icmp_ln498_1_fu_257                         |    0    |    18   |
|          |                          icmp_ln498_2_fu_267                         |    0    |    18   |
|          |                          icmp_ln498_3_fu_277                         |    0    |    18   |
|          |                           icmp_ln500_fu_301                          |    0    |    9    |
|          |                           icmp_ln203_fu_331                          |    0    |    11   |
|   icmp   |                          icmp_ln203_2_fu_435                         |    0    |    13   |
|          |                           icmp_ln522_fu_517                          |    0    |    18   |
|          |                           icmp_ln526_fu_557                          |    0    |    18   |
|          |                          icmp_ln203_1_fu_612                         |    0    |    13   |
|          |                          icmp_ln203_3_fu_688                         |    0    |    13   |
|          |                           icmp_ln512_fu_846                          |    0    |    9    |
|          |                         icmp_ln1494_1_fu_870                         |    0    |    11   |
|          |                          icmp_ln1494_fu_972                          |    0    |    18   |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                           sub_ln203_fu_355                           |    0    |    15   |
|          |                          sub_ln203_1_fu_367                          |    0    |    15   |
|          |                          sub_ln203_2_fu_397                          |    0    |    13   |
|          |                          sub_ln203_6_fu_459                          |    0    |    14   |
|          |                          sub_ln203_7_fu_471                          |    0    |    14   |
|          |                          sub_ln203_8_fu_501                          |    0    |    13   |
|          |                          sub_ln203_3_fu_626                          |    0    |    15   |
|    sub   |                          sub_ln203_4_fu_638                          |    0    |    15   |
|          |                          sub_ln203_5_fu_666                          |    0    |    13   |
|          |                          sub_ln203_9_fu_702                          |    0    |    14   |
|          |                          sub_ln203_10_fu_714                         |    0    |    14   |
|          |                          sub_ln203_11_fu_742                         |    0    |    13   |
|          |                           sub_ln1494_fu_893                          |    0    |    15   |
|          |                          sub_ln1494_1_fu_905                         |    0    |    15   |
|          |                          sub_ln1494_2_fu_934                         |    0    |    15   |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                              i_ih_fu_231                             |    0    |    12   |
|          |                               i1_fu_307                              |    0    |    13   |
|          |                           add_ln535_fu_522                           |    0    |    39   |
|    add   |                           add_ln537_fu_533                           |    0    |    39   |
|          |                           add_ln530_fu_562                           |    0    |    39   |
|          |                           add_ln532_fu_573                           |    0    |    39   |
|          |                               i_fu_940                               |    0    |    12   |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                          xor_ln203_1_fu_361                          |    0    |    11   |
|          |                           xor_ln203_fu_403                           |    0    |    4    |
|    xor   |                          xor_ln203_3_fu_465                          |    0    |    11   |
|          |                          xor_ln203_2_fu_632                          |    0    |    11   |
|          |                          xor_ln203_4_fu_708                          |    0    |    11   |
|          |                           xor_ln1494_fu_899                          |    0    |    8    |
|----------|----------------------------------------------------------------------|---------|---------|
|   read   |                            grp_read_fu_122                           |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   write  |                       write_ln516_write_fu_128                       |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   call   | call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config8_s_fu_190 |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                            empty_93_fu_313                           |    0    |    0    |
|          |                           pool_res_V_fu_778                          |    0    |    0    |
|          |                         trunc_ln203_2_fu_796                         |    0    |    0    |
|   trunc  |                         trunc_ln203_1_fu_814                         |    0    |    0    |
|          |                         trunc_ln203_3_fu_832                         |    0    |    0    |
|          |                            empty_99_fu_852                           |    0    |    0    |
|          |                          trunc_ln1494_fu_968                         |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                             tmp_2_fu_317                             |    0    |    0    |
|          |                             tmp_4_fu_419                             |    0    |    0    |
|bitconcatenate|                             tmp_3_fu_599                             |    0    |    0    |
|          |                             pool_V_fu_836                            |    0    |    0    |
|          |                             tmp_s_fu_856                             |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                            empty_94_fu_325                           |    0    |    0    |
|    or    |                            empty_96_fu_429                           |    0    |    0    |
|          |                            empty_95_fu_606                           |    0    |    0    |
|          |                           empty_100_fu_864                           |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                           zext_ln203_fu_337                          |    0    |    0    |
|          |                          zext_ln203_1_fu_341                         |    0    |    0    |
|          |                          zext_ln203_8_fu_441                         |    0    |    0    |
|          |                          zext_ln203_9_fu_445                         |    0    |    0    |
|          |                          zext_ln203_2_fu_591                         |    0    |    0    |
|          |                          zext_ln203_4_fu_618                         |    0    |    0    |
|          |                          zext_ln203_5_fu_622                         |    0    |    0    |
|          |                         zext_ln203_10_fu_672                         |    0    |    0    |
|          |                         zext_ln203_12_fu_694                         |    0    |    0    |
|   zext   |                         zext_ln203_13_fu_698                         |    0    |    0    |
|          |                          zext_ln203_6_fu_748                         |    0    |    0    |
|          |                         zext_ln203_14_fu_756                         |    0    |    0    |
|          |                          zext_ln203_3_fu_764                         |    0    |    0    |
|          |                         zext_ln203_11_fu_782                         |    0    |    0    |
|          |                          zext_ln203_7_fu_800                         |    0    |    0    |
|          |                         zext_ln203_15_fu_818                         |    0    |    0    |
|          |                          zext_ln1494_fu_876                          |    0    |    0    |
|          |                         zext_ln1494_1_fu_880                         |    0    |    0    |
|          |                         zext_ln1494_2_fu_946                         |    0    |    0    |
|          |                         zext_ln1494_3_fu_954                         |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                             tmp_1_fu_345                             |    0    |    0    |
|          |                             tmp_5_fu_409                             |    0    |    0    |
|partselect|                             tmp_6_fu_449                             |    0    |    0    |
|          |                             tmp_7_fu_507                             |    0    |    0    |
|          |                             tmp_8_fu_884                             |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   sext   |                            empty_97_fu_680                           |    0    |    0    |
|          |                            p_cast1_fu_684                            |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   Total  |                                                                      |  15768  |  23024  |
|----------|----------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     and_ln498_2_reg_1070    |    1   |
|         i1_0_reg_146        |    4   |
|         i1_reg_1077         |    4   |
|         i_0_reg_168         |    3   |
|        i_ih_0_reg_135       |   12   |
|         i_ih_reg_998        |   12   |
|          i_reg_1255         |    3   |
|    icmp_ln498_1_reg_1053    |    1   |
|     icmp_ln498_reg_1043     |    1   |
|     icmp_ln522_reg_1133     |    1   |
|layer_in_V_23_load_1_reg_1082|  1024  |
|     lshr_ln1494_reg_1265    |   128  |
|    lshr_ln203_2_reg_1216    |  1024  |
|    lshr_ln203_4_reg_1205    |  1024  |
|    lshr_ln203_6_reg_1226    |  1024  |
|     lshr_ln203_reg_1200     |  1024  |
|       pX_load_reg_1064      |   32   |
|       pY_load_reg_1058      |   32   |
|       pool_V_reg_1231       |   128  |
|    pool_res_V_1_reg_1276    |   32   |
|     pool_res_V_reg_1210     |   32   |
|       sX_load_reg_1038      |   32   |
|       sY_load_reg_1048      |   32   |
|   select_ln1494_1_reg_1240  |   128  |
|   select_ln1494_2_reg_1245  |    8   |
|   select_ln203_10_reg_1175  |  1024  |
|   select_ln203_11_reg_1180  |   11   |
|   select_ln203_1_reg_1088   |  1024  |
|   select_ln203_2_reg_1093   |   11   |
|   select_ln203_4_reg_1155   |  1024  |
|   select_ln203_5_reg_1160   |   11   |
|   select_ln203_7_reg_1113   |  1024  |
|   select_ln203_8_reg_1118   |   11   |
|    select_ln532_reg_1145    |   32   |
|    select_ln537_reg_1137    |   32   |
|      storemerge_reg_179     |   32   |
|    sub_ln1494_2_reg_1250    |    8   |
|    sub_ln203_11_reg_1185    |   11   |
|     sub_ln203_2_reg_1098    |   11   |
|     sub_ln203_5_reg_1165    |   11   |
|     sub_ln203_8_reg_1123    |   11   |
|        tmp_5_reg_1108       |  1024  |
|        tmp_7_reg_1128       |  1024  |
|      tmp_V_65_reg_1003      |   32   |
|      tmp_V_66_reg_1008      |   32   |
|      tmp_V_67_reg_1013      |   32   |
|      tmp_V_68_reg_1018      |   32   |
|      tmp_V_69_reg_1023      |   32   |
|      tmp_V_70_reg_1028      |   32   |
|      tmp_V_71_reg_1033      |   32   |
|        tmp_V_reg_157        |   32   |
|    trunc_ln1494_reg_1270    |   32   |
|    trunc_ln203_2_reg_1221   |   32   |
|      xor_ln203_reg_1103     |    4   |
|    zext_ln1494_2_reg_1260   |   128  |
|    zext_ln203_10_reg_1170   |  1024  |
|    zext_ln203_14_reg_1195   |  1024  |
|    zext_ln203_2_reg_1150    |  1024  |
|    zext_ln203_6_reg_1190    |  1024  |
+-----------------------------+--------+
|            Total            |  16630 |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_594 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_675 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_751 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_759 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_949 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   104  ||  8.845  ||    45   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  15768 |  23024 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   45   |
|  Register |    -   |  16630 |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |  32398 |  23069 |
+-----------+--------+--------+--------+
