# //  ModelSim SE-64 6.5c Aug 27 2009 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Load canceled
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/tb_p4_adder.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity tb_p4_adder
# -- Compiling architecture test of tb_p4_adder
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/tb_carry_select.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_carry_select
# -- Compiling architecture test of tb_carry_select
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/tb_multiplier.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/Booth_Encoder.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/booth_mul.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Compiling entity booth_mul
# -- Compiling architecture structural of booth_mul
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/carry_generator.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package math_real
# -- Compiling entity carry_generator
# -- Compiling architecture structural of carry_generator
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/carry_select.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity carry_select
# -- Compiling architecture structural of carry_select
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/fa.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/carry_select_block.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/G.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity g
# -- Compiling architecture behavioral of g
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/lfsr.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity lfsr16
# -- Compiling architecture rtl of lfsr16
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/mux21_generic.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioral of mux21_generic
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/mux_booth.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux_booth
# -- Compiling architecture behavioral of mux_booth
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/PG.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity pg
# -- Compiling architecture behavioral of pg
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/p4_adder.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package math_real
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/sum_generator.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/rca.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap2/vhdlsim/tb_multiplier.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim work.multiplier_tb
# vsim work.multiplier_tb 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.multiplier_tb(test)#1
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.booth_mul(structural)#1
# Loading work.mux_booth(behavioral)#1
# Loading work.p4_adder(structural)#1
# Loading work.carry_generator(structural)#1
# Loading work.g(behavioral)#1
# Loading work.pg(behavioral)#1
# Loading work.carry_select_block(structural)#1
add waves *
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
