Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 26 11:01:27 2023
| Host         : DESKTOP-AD02GFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Domaine_Horloge_timing_summary_routed.rpt -pb Domaine_Horloge_timing_summary_routed.pb -rpx Domaine_Horloge_timing_summary_routed.rpx -warn_on_violation
| Design       : Domaine_Horloge
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (1673)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1673)
---------------------------------
 There are 1673 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.272        0.000                      0                 3821        0.036        0.000                      0                 3805        1.250        0.000                       0                  2164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk                                                                                         {0.000 5.000}        10.000          100.000         
  clk_250MHz_PLL_Clock                                                                      {0.000 2.500}        5.000           200.000         
  clk_50MHZ_PLL_Clock                                                                       {0.000 10.000}       20.000          50.000          
  clkfbout_PLL_Clock                                                                        {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
  clk_250MHz_PLL_Clock_1                                                                    {0.000 2.500}        5.000           200.000         
  clk_50MHZ_PLL_Clock_1                                                                     {0.000 10.000}       20.000          50.000          
  clkfbout_PLL_Clock_1                                                                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_250MHz_PLL_Clock                                                                            0.272        0.000                      0                 2638        0.104        0.000                      0                 2638        1.250        0.000                       0                  1644  
  clk_50MHZ_PLL_Clock                                                                            14.348        0.000                      0                   31        0.123        0.000                      0                   31        9.500        0.000                       0                    33  
  clkfbout_PLL_Clock                                                                                                                                                                                                                          7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.095        0.000                      0                  928        0.052        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_250MHz_PLL_Clock_1                                                                          0.273        0.000                      0                 2638        0.104        0.000                      0                 2638        1.250        0.000                       0                  1644  
  clk_50MHZ_PLL_Clock_1                                                                          14.350        0.000                      0                   31        0.123        0.000                      0                   31        9.500        0.000                       0                    33  
  clkfbout_PLL_Clock_1                                                                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHZ_PLL_Clock                                                                         clk_250MHz_PLL_Clock                                                                              1.400        0.000                      0                    6        0.306        0.000                      0                    6  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_250MHz_PLL_Clock                                                                             31.645        0.000                      0                    8                                                                        
clk_250MHz_PLL_Clock_1                                                                      clk_250MHz_PLL_Clock                                                                              0.272        0.000                      0                 2638        0.036        0.000                      0                 2638  
clk_50MHZ_PLL_Clock_1                                                                       clk_250MHz_PLL_Clock                                                                              1.402        0.000                      0                    6        0.308        0.000                      0                    6  
clk_250MHz_PLL_Clock                                                                        clk_50MHZ_PLL_Clock                                                                               1.969        0.000                      0                    3        0.181        0.000                      0                    3  
clk_250MHz_PLL_Clock_1                                                                      clk_50MHZ_PLL_Clock                                                                               1.969        0.000                      0                    3        0.181        0.000                      0                    3  
clk_50MHZ_PLL_Clock_1                                                                       clk_50MHZ_PLL_Clock                                                                              14.348        0.000                      0                   31        0.039        0.000                      0                   31  
clk_250MHz_PLL_Clock                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        3.807        0.000                      0                    8                                                                        
clk_250MHz_PLL_Clock_1                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        3.807        0.000                      0                    8                                                                        
clk_250MHz_PLL_Clock                                                                        clk_250MHz_PLL_Clock_1                                                                            0.272        0.000                      0                 2638        0.036        0.000                      0                 2638  
clk_50MHZ_PLL_Clock                                                                         clk_250MHz_PLL_Clock_1                                                                            1.400        0.000                      0                    6        0.306        0.000                      0                    6  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_250MHz_PLL_Clock_1                                                                           31.645        0.000                      0                    8                                                                        
clk_50MHZ_PLL_Clock_1                                                                       clk_250MHz_PLL_Clock_1                                                                            1.402        0.000                      0                    6        0.308        0.000                      0                    6  
clk_250MHz_PLL_Clock                                                                        clk_50MHZ_PLL_Clock_1                                                                             1.971        0.000                      0                    3        0.183        0.000                      0                    3  
clk_50MHZ_PLL_Clock                                                                         clk_50MHZ_PLL_Clock_1                                                                            14.348        0.000                      0                   31        0.039        0.000                      0                   31  
clk_250MHz_PLL_Clock_1                                                                      clk_50MHZ_PLL_Clock_1                                                                             1.971        0.000                      0                    3        0.183        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_250MHz_PLL_Clock                                                                        clk_250MHz_PLL_Clock                                                                              1.024        0.000                      0                  105        0.313        0.000                      0                  105  
**async_default**                                                                           clk_250MHz_PLL_Clock_1                                                                      clk_250MHz_PLL_Clock                                                                              1.024        0.000                      0                  105        0.245        0.000                      0                  105  
**async_default**                                                                           clk_250MHz_PLL_Clock                                                                        clk_250MHz_PLL_Clock_1                                                                            1.024        0.000                      0                  105        0.245        0.000                      0                  105  
**async_default**                                                                           clk_250MHz_PLL_Clock_1                                                                      clk_250MHz_PLL_Clock_1                                                                            1.025        0.000                      0                  105        0.313        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.269        0.000                      0                  100        0.386        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_PLL_Clock
  To Clock:  clk_250MHz_PLL_Clock

Setup :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.318ns (28.243%)  route 3.349ns (71.757%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 3.632 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.672    -0.721    <hidden>
    SLICE_X25Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.302 f  <hidden>
                         net (fo=93, routed)          1.148     0.846    <hidden>
    SLICE_X24Y41         LUT3 (Prop_lut3_I2_O)        0.323     1.169 f  <hidden>
                         net (fo=2, routed)           0.604     1.772    <hidden>
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     2.100 r  <hidden>
                         net (fo=1, routed)           0.643     2.744    <hidden>
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.868 r  <hidden>
                         net (fo=1, routed)           0.954     3.822    <hidden>
    SLICE_X23Y44         LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  <hidden>
                         net (fo=1, routed)           0.000     3.946    <hidden>
    SLICE_X23Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.498     3.632    <hidden>
    SLICE_X23Y44         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.254    
                         clock uncertainty           -0.067     4.187    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.031     4.218    <hidden>
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.952ns (21.088%)  route 3.562ns (78.912%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 3.635 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.266 f  <hidden>
                         net (fo=13, routed)          1.020     0.754    <hidden>
    SLICE_X24Y43         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  <hidden>
                         net (fo=6, routed)           0.694     1.572    <hidden>
    SLICE_X24Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.696 r  <hidden>
                         net (fo=16, routed)          1.056     2.753    <hidden>
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.877 r  <hidden>
                         net (fo=1, routed)           0.792     3.669    <hidden>
    SLICE_X18Y40         LUT5 (Prop_lut5_I2_O)        0.124     3.793 r  <hidden>
                         net (fo=1, routed)           0.000     3.793    <hidden>
    SLICE_X18Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.501     3.635    <hidden>
    SLICE_X18Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.123    
                         clock uncertainty           -0.067     4.055    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.029     4.084    <hidden>
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.315ns (28.647%)  route 3.275ns (71.353%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  <hidden>
                         net (fo=49, routed)          0.747     0.444    <hidden>
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.296     0.740 f  <hidden>
                         net (fo=16, routed)          0.561     1.300    <hidden>
    SLICE_X22Y41         LUT5 (Prop_lut5_I2_O)        0.150     1.450 r  <hidden>
                         net (fo=14, routed)          1.003     2.453    <hidden>
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.326     2.779 r  <hidden>
                         net (fo=1, routed)           0.966     3.745    <hidden>
    SLICE_X22Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.869 r  <hidden>
                         net (fo=1, routed)           0.000     3.869    <hidden>
    SLICE_X22Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.493     3.627    <hidden>
    SLICE_X22Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.249    
                         clock uncertainty           -0.067     4.182    
    SLICE_X22Y36         FDRE (Setup_fdre_C_D)        0.029     4.211    <hidden>
  -------------------------------------------------------------------
                         required time                          4.211    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.283ns (28.336%)  route 3.245ns (71.664%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  <hidden>
                         net (fo=49, routed)          0.747     0.444    <hidden>
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.296     0.740 f  <hidden>
                         net (fo=16, routed)          0.649     1.389    <hidden>
    SLICE_X23Y39         LUT5 (Prop_lut5_I2_O)        0.118     1.507 r  <hidden>
                         net (fo=15, routed)          1.184     2.691    <hidden>
    SLICE_X23Y35         LUT6 (Prop_lut6_I0_O)        0.326     3.017 r  <hidden>
                         net (fo=1, routed)           0.665     3.682    <hidden>
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     3.806 r  <hidden>
                         net (fo=1, routed)           0.000     3.806    <hidden>
    SLICE_X23Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.493     3.627    <hidden>
    SLICE_X23Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.249    
                         clock uncertainty           -0.067     4.182    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)        0.029     4.211    <hidden>
  -------------------------------------------------------------------
                         required time                          4.211    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.087ns (24.099%)  route 3.424ns (75.901%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 3.628 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          1.003     2.750    <hidden>
    SLICE_X23Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.874 r  <hidden>
                         net (fo=1, routed)           0.790     3.665    <hidden>
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.789 r  <hidden>
                         net (fo=1, routed)           0.000     3.789    <hidden>
    SLICE_X25Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.494     3.628    <hidden>
    SLICE_X25Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.250    
                         clock uncertainty           -0.067     4.183    
    SLICE_X25Y37         FDRE (Setup_fdre_C_D)        0.029     4.212    <hidden>
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.614ns (38.419%)  route 2.587ns (61.581%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 3.632 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.673    -0.720    <hidden>
    SLICE_X31Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  <hidden>
                         net (fo=8, routed)           0.877     0.576    <hidden>
    SLICE_X30Y37         SRL16E (Prop_srl16e_A2_Q)    0.325     0.901 r  <hidden>
                         net (fo=1, routed)           0.485     1.387    <hidden>
    SLICE_X30Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     2.141 r  <hidden>
                         net (fo=1, routed)           0.884     3.025    <hidden>
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.116     3.141 r  <hidden>
                         net (fo=1, routed)           0.340     3.481    <hidden>
    SLICE_X35Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.498     3.632    <hidden>
    SLICE_X35Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.588     4.220    
                         clock uncertainty           -0.067     4.153    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)       -0.244     3.909    <hidden>
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 Led_Driver_Led0/Compteur/D_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led0/Compteur/D_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 2.258ns (49.973%)  route 2.260ns (50.027%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 3.696 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.739    -0.654    Led_Driver_Led0/Compteur/clk_250MHz
    SLICE_X37Y50         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.198 f  Led_Driver_Led0/Compteur/D_out_reg[7]/Q
                         net (fo=3, routed)           0.833     0.635    Led_Driver_Led0/Compteur/D_out_reg[7]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124     0.759 f  Led_Driver_Led0/Compteur/current_state_i_7/O
                         net (fo=1, routed)           0.444     1.203    Led_Driver_Led0/Compteur/current_state_i_7_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.327 f  Led_Driver_Led0/Compteur/current_state_i_2/O
                         net (fo=29, routed)          0.660     1.987    Led_Driver_Led0/Compteur/current_state_i_2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.111 r  Led_Driver_Led0/Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.323     2.434    Led_Driver_Led0/Compteur/D_out[0]_i_2_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.960 r  Led_Driver_Led0/Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.961    Led_Driver_Led0/Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.075 r  Led_Driver_Led0/Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.075    Led_Driver_Led0/Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.189 r  Led_Driver_Led0/Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.189    Led_Driver_Led0/Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.303 r  Led_Driver_Led0/Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.303    Led_Driver_Led0/Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.417 r  Led_Driver_Led0/Compteur/D_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    Led_Driver_Led0/Compteur/D_out_reg[16]_i_1_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  Led_Driver_Led0/Compteur/D_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.531    Led_Driver_Led0/Compteur/D_out_reg[20]_i_1_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.865 r  Led_Driver_Led0/Compteur/D_out_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.865    Led_Driver_Led0/Compteur/D_out_reg[24]_i_1_n_6
    SLICE_X37Y55         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.562     3.696    Led_Driver_Led0/Compteur/clk_250MHz
    SLICE_X37Y55         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[25]/C
                         clock pessimism              0.624     4.320    
                         clock uncertainty           -0.067     4.253    
    SLICE_X37Y55         FDCE (Setup_fdce_C_D)        0.062     4.315    Led_Driver_Led0/Compteur/D_out_reg[25]
  -------------------------------------------------------------------
                         required time                          4.315    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.087ns (25.002%)  route 3.261ns (74.998%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.902     2.649    <hidden>
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124     2.773 r  <hidden>
                         net (fo=1, routed)           0.728     3.502    <hidden>
    SLICE_X17Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.626 r  <hidden>
                         net (fo=1, routed)           0.000     3.626    <hidden>
    SLICE_X17Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X17Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.053    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)        0.031     4.084    <hidden>
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.963ns (23.500%)  route 3.135ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.687     2.435    <hidden>
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124     2.559 r  <hidden>
                         net (fo=16, routed)          0.817     3.376    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.053    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.205     3.848    <hidden>
  -------------------------------------------------------------------
                         required time                          3.848    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.963ns (23.500%)  route 3.135ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.687     2.435    <hidden>
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124     2.559 r  <hidden>
                         net (fo=16, routed)          0.817     3.376    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.053    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.205     3.848    <hidden>
  -------------------------------------------------------------------
                         required time                          3.848    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  0.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.352ns (70.273%)  route 0.149ns (29.727%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.569    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.044    -0.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.025 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
                         clock pessimism              0.503    -0.262    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.218%)  route 0.228ns (61.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X31Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=1, routed)           0.228    -0.165    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.873    -0.724    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.269    -0.454    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.271    <hidden>
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.922%)  route 0.212ns (60.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X26Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=1, routed)           0.212    -0.180    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.873    -0.724    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.473    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.290    <hidden>
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.365ns (71.025%)  route 0.149ns (28.975%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.569    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.044    -0.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_5
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/C
                         clock pessimism              0.503    -0.262    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.388%)  route 0.217ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=2, routed)           0.217    -0.176    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.870    -0.727    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.476    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.293    <hidden>
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.558    -0.537    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  <hidden>
                         net (fo=1, routed)           0.056    -0.340    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.824    -0.773    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.236    -0.537    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.078    -0.459    <hidden>
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.070%)  route 0.220ns (60.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=3, routed)           0.220    -0.173    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.870    -0.727    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.476    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.293    <hidden>
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X9Y33          FDCE (Hold_fdce_C_D)         0.076    -0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[0]
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.076    -0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.558    -0.537    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  <hidden>
                         net (fo=1, routed)           0.056    -0.340    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.824    -0.773    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.236    -0.537    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.076    -0.461    <hidden>
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_PLL_Clock
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y14     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y14     <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   PLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y47     Count_stretch_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y47     Count_stretch_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y47     Count_stretch_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y47     Counter_End_Cycle_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y47     Counter_End_Cycle_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y47     Counter_End_Cycle_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHZ_PLL_Clock
  To Clock:  clk_50MHZ_PLL_Clock

Setup :            0  Failing Endpoints,  Worst Slack       14.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.348ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 2.348ns (42.802%)  route 3.138ns (57.198%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.771 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.771    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_6
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[25]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[25]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 14.348    

Slack (MET) :             14.432ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.264ns (41.912%)  route 3.138ns (58.088%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.687 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.687    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_5
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[26]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[26]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 14.432    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.244ns (41.696%)  route 3.138ns (58.304%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.667 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.667    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_7
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[24]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[24]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.465ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 2.231ns (41.555%)  route 3.138ns (58.445%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.654 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.654    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_6
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[21]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[21]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                 14.465    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.223ns (41.468%)  route 3.138ns (58.532%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.646 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.646    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_4
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[23]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[23]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.147ns (40.626%)  route 3.138ns (59.374%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.570 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.570    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_5
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[22]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[22]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.569ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.127ns (40.401%)  route 3.138ns (59.599%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.550 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.550    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_7
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[20]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[20]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                 14.569    

Slack (MET) :             14.582ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 2.114ns (40.253%)  route 3.138ns (59.747%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.537 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.537    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_6
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[17]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[17]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                 14.582    

Slack (MET) :             14.590ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 2.106ns (40.162%)  route 3.138ns (59.838%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.529 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.529    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_4
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[19]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[19]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 14.590    

Slack (MET) :             14.666ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 2.030ns (39.282%)  route 3.138ns (60.718%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.453 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.453    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_5
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[18]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[18]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 14.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.008 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.008    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_7
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[4]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.005 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.005    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_5
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[6]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.028 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.028    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_6
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[5]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.175%)  route 0.150ns (26.825%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.030 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.030    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_4
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[7]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.271%)  route 0.150ns (26.729%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.032 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.032    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_7
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[8]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.876%)  route 0.150ns (26.124%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.045 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.045    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_5
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[10]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.447ns (74.883%)  route 0.150ns (25.117%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.068 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.068    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_6
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[9]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.449ns (74.967%)  route 0.150ns (25.033%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.070 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.070    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_4
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[11]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.451ns (75.050%)  route 0.150ns (24.950%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.019 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.019    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.072 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.072    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_7
    SLICE_X34Y52         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y52         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[12]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.239    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.194 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.234    -0.529    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121    -0.408    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHZ_PLL_Clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   PLL/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y49     Led_Driver_Led1/current_state_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y49     Led_Driver_Led1/Compteur/D_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y52     Led_Driver_Led1/Compteur/D_out_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_Clock
  To Clock:  clkfbout_PLL_Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 2.253ns (32.537%)  route 4.671ns (67.463%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.710     5.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y61         LUT4 (Prop_lut4_I3_O)        0.323     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.959     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.326     7.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I1_O)        0.153     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.890    10.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y61         LUT3 (Prop_lut3_I1_O)        0.327    10.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.409    36.484    
                         clock uncertainty           -0.035    36.449    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.079    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                 26.095    

Slack (MET) :             26.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 2.253ns (32.626%)  route 4.652ns (67.374%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.710     5.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y61         LUT4 (Prop_lut4_I3_O)        0.323     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.959     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.326     7.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I1_O)        0.153     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.871    10.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y61         LUT3 (Prop_lut3_I1_O)        0.327    10.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.409    36.484    
                         clock uncertainty           -0.035    36.449    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.079    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                 26.114    

Slack (MET) :             26.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 2.253ns (32.698%)  route 4.637ns (67.302%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.710     5.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y61         LUT4 (Prop_lut4_I3_O)        0.323     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.959     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.326     7.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I1_O)        0.153     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.856    10.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X10Y61         LUT3 (Prop_lut3_I1_O)        0.327    10.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.409    36.484    
                         clock uncertainty           -0.035    36.449    
    SLICE_X10Y61         FDRE (Setup_fdre_C_D)        0.077    36.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.526    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                 26.127    

Slack (MET) :             26.141ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 2.253ns (32.745%)  route 4.627ns (67.255%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.710     5.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y61         LUT4 (Prop_lut4_I3_O)        0.323     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.959     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.326     7.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I1_O)        0.153     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.846    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X10Y61         LUT3 (Prop_lut3_I1_O)        0.327    10.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.409    36.484    
                         clock uncertainty           -0.035    36.449    
    SLICE_X10Y61         FDRE (Setup_fdre_C_D)        0.081    36.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.530    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                 26.141    

Slack (MET) :             26.267ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 2.253ns (33.356%)  route 4.501ns (66.644%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.710     5.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y61         LUT4 (Prop_lut4_I3_O)        0.323     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.959     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.326     7.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I1_O)        0.153     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.720     9.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y61         LUT3 (Prop_lut3_I1_O)        0.327    10.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.409    36.484    
                         clock uncertainty           -0.035    36.449    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.081    36.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.530    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                 26.267    

Slack (MET) :             26.507ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 2.253ns (34.606%)  route 4.257ns (65.394%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.710     5.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y61         LUT4 (Prop_lut4_I3_O)        0.323     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.959     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.326     7.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I1_O)        0.153     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.476     9.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y61         LUT3 (Prop_lut3_I1_O)        0.327    10.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.409    36.484    
                         clock uncertainty           -0.035    36.449    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.077    36.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.526    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 26.507    

Slack (MET) :             26.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 2.021ns (31.275%)  route 4.441ns (68.725%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.074ns = ( 36.074 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.710     5.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y61         LUT4 (Prop_lut4_I3_O)        0.323     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.959     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.326     7.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.107     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.665     9.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.493    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.412    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X13Y62         FDRE (Setup_fdre_C_D)        0.029    36.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.480    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                 26.510    

Slack (MET) :             26.621ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 2.021ns (31.475%)  route 4.400ns (68.525%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.074ns = ( 36.074 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.710     5.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y61         LUT4 (Prop_lut4_I3_O)        0.323     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.959     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.326     7.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.279     9.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.452     9.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X12Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.493    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.434    36.508    
                         clock uncertainty           -0.035    36.473    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.077    36.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.550    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                 26.621    

Slack (MET) :             26.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 2.253ns (35.574%)  route 4.080ns (64.426%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.074ns = ( 36.074 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.710     5.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y61         LUT4 (Prop_lut4_I3_O)        0.323     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.959     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.326     7.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I1_O)        0.153     9.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.299     9.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.327     9.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.493    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.412    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X13Y62         FDRE (Setup_fdre_C_D)        0.031    36.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.482    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                 26.640    

Slack (MET) :             27.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.704ns (13.855%)  route 4.377ns (86.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 36.083 - 33.000 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     3.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X14Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.456     3.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          2.058     6.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.051     7.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.124     7.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.268     8.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X12Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.502    36.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.261    36.344    
                         clock uncertainty           -0.035    36.309    
    SLICE_X12Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    35.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         35.776    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 27.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.295%)  route 0.194ns (56.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X8Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148     1.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.194     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X8Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X8Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                         clock pessimism             -0.109     1.548    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.022     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.113     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X12Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.361     1.291    
    SLICE_X12Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.112     1.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X12Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.361     1.289    
    SLICE_X12Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.113     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X12Y34         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X12Y34         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.361     1.290    
    SLICE_X12Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.112     1.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X12Y34         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X12Y34         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.361     1.290    
    SLICE_X12Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.113     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X12Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.361     1.291    
    SLICE_X12Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.375     1.273    
    SLICE_X7Y31          FDCE (Hold_fdce_C_D)         0.076     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y43          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.141     1.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X7Y43          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y43          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.377     1.280    
    SLICE_X7Y43          FDCE (Hold_fdce_C_D)         0.075     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X13Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.056     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X13Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X13Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.377     1.279    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.075     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.375     1.273    
    SLICE_X7Y31          FDCE (Hold_fdce_C_D)         0.075     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X6Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X6Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X7Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X6Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X6Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X6Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X7Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X6Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_PLL_Clock_1
  To Clock:  clk_250MHz_PLL_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.318ns (28.243%)  route 3.349ns (71.757%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 3.632 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.672    -0.721    <hidden>
    SLICE_X25Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.302 f  <hidden>
                         net (fo=93, routed)          1.148     0.846    <hidden>
    SLICE_X24Y41         LUT3 (Prop_lut3_I2_O)        0.323     1.169 f  <hidden>
                         net (fo=2, routed)           0.604     1.772    <hidden>
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     2.100 r  <hidden>
                         net (fo=1, routed)           0.643     2.744    <hidden>
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.868 r  <hidden>
                         net (fo=1, routed)           0.954     3.822    <hidden>
    SLICE_X23Y44         LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  <hidden>
                         net (fo=1, routed)           0.000     3.946    <hidden>
    SLICE_X23Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.498     3.632    <hidden>
    SLICE_X23Y44         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.254    
                         clock uncertainty           -0.067     4.188    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.031     4.219    <hidden>
  -------------------------------------------------------------------
                         required time                          4.219    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.952ns (21.088%)  route 3.562ns (78.912%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 3.635 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.266 f  <hidden>
                         net (fo=13, routed)          1.020     0.754    <hidden>
    SLICE_X24Y43         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  <hidden>
                         net (fo=6, routed)           0.694     1.572    <hidden>
    SLICE_X24Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.696 r  <hidden>
                         net (fo=16, routed)          1.056     2.753    <hidden>
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.877 r  <hidden>
                         net (fo=1, routed)           0.792     3.669    <hidden>
    SLICE_X18Y40         LUT5 (Prop_lut5_I2_O)        0.124     3.793 r  <hidden>
                         net (fo=1, routed)           0.000     3.793    <hidden>
    SLICE_X18Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.501     3.635    <hidden>
    SLICE_X18Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.123    
                         clock uncertainty           -0.067     4.056    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.029     4.085    <hidden>
  -------------------------------------------------------------------
                         required time                          4.085    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.315ns (28.647%)  route 3.275ns (71.353%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  <hidden>
                         net (fo=49, routed)          0.747     0.444    <hidden>
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.296     0.740 f  <hidden>
                         net (fo=16, routed)          0.561     1.300    <hidden>
    SLICE_X22Y41         LUT5 (Prop_lut5_I2_O)        0.150     1.450 r  <hidden>
                         net (fo=14, routed)          1.003     2.453    <hidden>
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.326     2.779 r  <hidden>
                         net (fo=1, routed)           0.966     3.745    <hidden>
    SLICE_X22Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.869 r  <hidden>
                         net (fo=1, routed)           0.000     3.869    <hidden>
    SLICE_X22Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.493     3.627    <hidden>
    SLICE_X22Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.249    
                         clock uncertainty           -0.067     4.183    
    SLICE_X22Y36         FDRE (Setup_fdre_C_D)        0.029     4.212    <hidden>
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.283ns (28.336%)  route 3.245ns (71.664%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  <hidden>
                         net (fo=49, routed)          0.747     0.444    <hidden>
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.296     0.740 f  <hidden>
                         net (fo=16, routed)          0.649     1.389    <hidden>
    SLICE_X23Y39         LUT5 (Prop_lut5_I2_O)        0.118     1.507 r  <hidden>
                         net (fo=15, routed)          1.184     2.691    <hidden>
    SLICE_X23Y35         LUT6 (Prop_lut6_I0_O)        0.326     3.017 r  <hidden>
                         net (fo=1, routed)           0.665     3.682    <hidden>
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     3.806 r  <hidden>
                         net (fo=1, routed)           0.000     3.806    <hidden>
    SLICE_X23Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.493     3.627    <hidden>
    SLICE_X23Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.249    
                         clock uncertainty           -0.067     4.183    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)        0.029     4.212    <hidden>
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.087ns (24.099%)  route 3.424ns (75.901%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 3.628 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          1.003     2.750    <hidden>
    SLICE_X23Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.874 r  <hidden>
                         net (fo=1, routed)           0.790     3.665    <hidden>
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.789 r  <hidden>
                         net (fo=1, routed)           0.000     3.789    <hidden>
    SLICE_X25Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.494     3.628    <hidden>
    SLICE_X25Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.250    
                         clock uncertainty           -0.067     4.184    
    SLICE_X25Y37         FDRE (Setup_fdre_C_D)        0.029     4.213    <hidden>
  -------------------------------------------------------------------
                         required time                          4.213    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.614ns (38.419%)  route 2.587ns (61.581%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 3.632 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.673    -0.720    <hidden>
    SLICE_X31Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  <hidden>
                         net (fo=8, routed)           0.877     0.576    <hidden>
    SLICE_X30Y37         SRL16E (Prop_srl16e_A2_Q)    0.325     0.901 r  <hidden>
                         net (fo=1, routed)           0.485     1.387    <hidden>
    SLICE_X30Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     2.141 r  <hidden>
                         net (fo=1, routed)           0.884     3.025    <hidden>
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.116     3.141 r  <hidden>
                         net (fo=1, routed)           0.340     3.481    <hidden>
    SLICE_X35Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.498     3.632    <hidden>
    SLICE_X35Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.588     4.220    
                         clock uncertainty           -0.067     4.154    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)       -0.244     3.910    <hidden>
  -------------------------------------------------------------------
                         required time                          3.910    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 Led_Driver_Led0/Compteur/D_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led0/Compteur/D_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 2.258ns (49.973%)  route 2.260ns (50.027%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 3.696 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.739    -0.654    Led_Driver_Led0/Compteur/clk_250MHz
    SLICE_X37Y50         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.198 f  Led_Driver_Led0/Compteur/D_out_reg[7]/Q
                         net (fo=3, routed)           0.833     0.635    Led_Driver_Led0/Compteur/D_out_reg[7]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124     0.759 f  Led_Driver_Led0/Compteur/current_state_i_7/O
                         net (fo=1, routed)           0.444     1.203    Led_Driver_Led0/Compteur/current_state_i_7_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.327 f  Led_Driver_Led0/Compteur/current_state_i_2/O
                         net (fo=29, routed)          0.660     1.987    Led_Driver_Led0/Compteur/current_state_i_2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.111 r  Led_Driver_Led0/Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.323     2.434    Led_Driver_Led0/Compteur/D_out[0]_i_2_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.960 r  Led_Driver_Led0/Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.961    Led_Driver_Led0/Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.075 r  Led_Driver_Led0/Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.075    Led_Driver_Led0/Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.189 r  Led_Driver_Led0/Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.189    Led_Driver_Led0/Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.303 r  Led_Driver_Led0/Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.303    Led_Driver_Led0/Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.417 r  Led_Driver_Led0/Compteur/D_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    Led_Driver_Led0/Compteur/D_out_reg[16]_i_1_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  Led_Driver_Led0/Compteur/D_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.531    Led_Driver_Led0/Compteur/D_out_reg[20]_i_1_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.865 r  Led_Driver_Led0/Compteur/D_out_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.865    Led_Driver_Led0/Compteur/D_out_reg[24]_i_1_n_6
    SLICE_X37Y55         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.562     3.696    Led_Driver_Led0/Compteur/clk_250MHz
    SLICE_X37Y55         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[25]/C
                         clock pessimism              0.624     4.320    
                         clock uncertainty           -0.067     4.254    
    SLICE_X37Y55         FDCE (Setup_fdce_C_D)        0.062     4.316    Led_Driver_Led0/Compteur/D_out_reg[25]
  -------------------------------------------------------------------
                         required time                          4.316    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.087ns (25.002%)  route 3.261ns (74.998%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.902     2.649    <hidden>
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124     2.773 r  <hidden>
                         net (fo=1, routed)           0.728     3.502    <hidden>
    SLICE_X17Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.626 r  <hidden>
                         net (fo=1, routed)           0.000     3.626    <hidden>
    SLICE_X17Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X17Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.054    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)        0.031     4.085    <hidden>
  -------------------------------------------------------------------
                         required time                          4.085    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.963ns (23.500%)  route 3.135ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.687     2.435    <hidden>
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124     2.559 r  <hidden>
                         net (fo=16, routed)          0.817     3.376    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.054    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.205     3.849    <hidden>
  -------------------------------------------------------------------
                         required time                          3.849    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.963ns (23.500%)  route 3.135ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.687     2.435    <hidden>
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124     2.559 r  <hidden>
                         net (fo=16, routed)          0.817     3.376    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.054    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.205     3.849    <hidden>
  -------------------------------------------------------------------
                         required time                          3.849    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  0.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.352ns (70.273%)  route 0.149ns (29.727%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.569    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.044    -0.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.025 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
                         clock pessimism              0.503    -0.262    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.218%)  route 0.228ns (61.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X31Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=1, routed)           0.228    -0.165    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.873    -0.724    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.269    -0.454    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.271    <hidden>
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.922%)  route 0.212ns (60.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X26Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=1, routed)           0.212    -0.180    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.873    -0.724    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.473    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.290    <hidden>
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.365ns (71.025%)  route 0.149ns (28.975%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.569    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.044    -0.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_5
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/C
                         clock pessimism              0.503    -0.262    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.388%)  route 0.217ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=2, routed)           0.217    -0.176    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.870    -0.727    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.476    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.293    <hidden>
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.558    -0.537    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  <hidden>
                         net (fo=1, routed)           0.056    -0.340    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.824    -0.773    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.236    -0.537    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.078    -0.459    <hidden>
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.070%)  route 0.220ns (60.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=3, routed)           0.220    -0.173    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.870    -0.727    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.476    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.293    <hidden>
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X9Y33          FDCE (Hold_fdce_C_D)         0.076    -0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[0]
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.076    -0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.558    -0.537    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  <hidden>
                         net (fo=1, routed)           0.056    -0.340    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.824    -0.773    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.236    -0.537    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.076    -0.461    <hidden>
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_PLL_Clock_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y14     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y14     <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   PLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y47     Count_stretch_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y47     Count_stretch_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y47     Count_stretch_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y47     Counter_End_Cycle_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y47     Counter_End_Cycle_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y47     Counter_End_Cycle_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X12Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHZ_PLL_Clock_1
  To Clock:  clk_50MHZ_PLL_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack       14.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.350ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 2.348ns (42.802%)  route 3.138ns (57.198%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.771 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.771    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_6
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[25]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.082    19.012    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.121    Led_Driver_Led1/Compteur/D_out_reg[25]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 14.350    

Slack (MET) :             14.434ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.264ns (41.912%)  route 3.138ns (58.088%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.687 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.687    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_5
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[26]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.082    19.012    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.121    Led_Driver_Led1/Compteur/D_out_reg[26]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 14.434    

Slack (MET) :             14.454ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.244ns (41.696%)  route 3.138ns (58.304%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.667 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.667    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_7
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[24]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.082    19.012    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.121    Led_Driver_Led1/Compteur/D_out_reg[24]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 14.454    

Slack (MET) :             14.467ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 2.231ns (41.555%)  route 3.138ns (58.445%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.654 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.654    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_6
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[21]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.082    19.012    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.121    Led_Driver_Led1/Compteur/D_out_reg[21]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                 14.467    

Slack (MET) :             14.475ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.223ns (41.468%)  route 3.138ns (58.532%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.646 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.646    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_4
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[23]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.082    19.012    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.121    Led_Driver_Led1/Compteur/D_out_reg[23]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                 14.475    

Slack (MET) :             14.551ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.147ns (40.626%)  route 3.138ns (59.374%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.570 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.570    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_5
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[22]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.082    19.012    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.121    Led_Driver_Led1/Compteur/D_out_reg[22]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                 14.551    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.127ns (40.401%)  route 3.138ns (59.599%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.550 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.550    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_7
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[20]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.082    19.012    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.121    Led_Driver_Led1/Compteur/D_out_reg[20]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.584ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 2.114ns (40.253%)  route 3.138ns (59.747%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.537 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.537    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_6
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[17]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.082    19.012    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.121    Led_Driver_Led1/Compteur/D_out_reg[17]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                 14.584    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 2.106ns (40.162%)  route 3.138ns (59.838%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.529 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.529    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_4
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[19]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.082    19.012    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.121    Led_Driver_Led1/Compteur/D_out_reg[19]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.668ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 2.030ns (39.282%)  route 3.138ns (60.718%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.453 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.453    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_5
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[18]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.082    19.012    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.121    Led_Driver_Led1/Compteur/D_out_reg[18]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 14.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.008 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.008    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_7
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[4]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.005 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.005    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_5
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[6]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.028 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.028    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_6
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[5]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.175%)  route 0.150ns (26.825%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.030 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.030    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_4
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[7]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.271%)  route 0.150ns (26.729%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.032 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.032    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_7
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[8]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.876%)  route 0.150ns (26.124%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.045 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.045    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_5
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[10]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.447ns (74.883%)  route 0.150ns (25.117%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.068 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.068    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_6
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[9]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.449ns (74.967%)  route 0.150ns (25.033%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.070 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.070    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_4
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[11]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.451ns (75.050%)  route 0.150ns (24.950%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.019 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.019    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.072 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.072    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_7
    SLICE_X34Y52         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y52         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[12]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.134    -0.130    Led_Driver_Led1/Compteur/D_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.239    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.194 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.234    -0.529    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121    -0.408    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHZ_PLL_Clock_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   PLL/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y48     Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y50     Led_Driver_Led1/Compteur/D_out_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y49     Led_Driver_Led1/current_state_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y49     Led_Driver_Led1/Compteur/D_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y51     Led_Driver_Led1/Compteur/D_out_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y52     Led_Driver_Led1/Compteur/D_out_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_Clock_1
  To Clock:  clkfbout_PLL_Clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_Clock_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  PLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHZ_PLL_Clock
  To Clock:  clk_250MHz_PLL_Clock

Setup :            0  Failing Endpoints,  Worst Slack        1.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.580ns (19.278%)  route 2.429ns (80.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.903     0.644    Led_Driver_Led1/current_state
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.525     2.294    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.204     3.733    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     3.694    <hidden>
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.791ns (25.769%)  route 2.279ns (74.231%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.197 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.821     0.624    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.457     2.206    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.149     2.355 r  <hidden>
                         net (fo=1, routed)           0.000     2.355    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     3.637    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.940    
                         clock uncertainty           -0.204     3.736    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.075     3.811    <hidden>
  -------------------------------------------------------------------
                         required time                          3.811    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.704ns (23.567%)  route 2.283ns (76.433%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.903     0.644    Led_Driver_Led1/current_state
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.380     2.148    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124     2.272 r  <hidden>
                         net (fo=1, routed)           0.000     2.272    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     3.637    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.940    
                         clock uncertainty           -0.204     3.736    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.032     3.768    <hidden>
  -------------------------------------------------------------------
                         required time                          3.768    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.930ns (31.724%)  route 2.002ns (68.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 3.636 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.882     0.624    Led_Driver_Led1/current_state
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.119     0.743 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.119     1.862    <hidden>
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.355     2.217 r  <hidden>
                         net (fo=1, routed)           0.000     2.217    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.502     3.636    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.939    
                         clock uncertainty           -0.204     3.735    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.031     3.766    <hidden>
  -------------------------------------------------------------------
                         required time                          3.766    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.575ns (22.493%)  route 1.981ns (77.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.882     0.624    Led_Driver_Led1/current_state
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.119     0.743 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.099     1.842    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.204     3.733    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.261     3.472    <hidden>
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -1.842    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.642ns (24.251%)  route 2.005ns (75.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.197 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.821     0.624    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.184     1.932    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.204     3.733    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.689    <hidden>
  -------------------------------------------------------------------
                         required time                          3.689    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.208ns (24.027%)  route 0.658ns (75.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.156    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.044    -0.112 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.449     0.337    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.204    -0.009    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     0.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.209ns (22.110%)  route 0.736ns (77.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.255    -0.109    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.064 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.481     0.417    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.204    -0.009    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.108    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.327ns (33.817%)  route 0.640ns (66.183%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.156    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.044    -0.112 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.431     0.319    <hidden>
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.119     0.438 r  <hidden>
                         net (fo=1, routed)           0.000     0.438    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.204    -0.009    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.092     0.083    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.254ns (23.190%)  route 0.841ns (76.810%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/Q
                         net (fo=2, routed)           0.222    -0.142    Led_Driver_Led1/Data_Code_Couleur[0]
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.097 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.619     0.522    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.045     0.567 r  <hidden>
                         net (fo=1, routed)           0.000     0.567    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.204    -0.007    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.092     0.085    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.209ns (18.133%)  route 0.944ns (81.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/Q
                         net (fo=2, routed)           0.222    -0.142    Led_Driver_Led1/Data_Code_Couleur[0]
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.097 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.721     0.624    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.204    -0.009    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.099    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.251ns (21.278%)  route 0.929ns (78.722%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.255    -0.109    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.064 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.673     0.609    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.042     0.651 r  <hidden>
                         net (fo=1, routed)           0.000     0.651    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.204    -0.007    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.107     0.100    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.551    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_250MHz_PLL_Clock

Setup :            0  Failing Endpoints,  Worst Slack       31.645ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.085ns  (logic 0.478ns (44.045%)  route 0.607ns (55.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.607     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y33          FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                 31.645    

Slack (MET) :             31.674ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.551%)  route 0.640ns (60.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.640     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X7Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y44          FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 31.674    

Slack (MET) :             31.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.118ns  (logic 0.518ns (46.326%)  route 0.600ns (53.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.600     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y33          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 31.787    

Slack (MET) :             31.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.602%)  route 0.570ns (52.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.570     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y33          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 31.819    

Slack (MET) :             31.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.959ns  (logic 0.478ns (49.862%)  route 0.481ns (50.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.481     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X8Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 31.822    

Slack (MET) :             31.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.786%)  route 0.589ns (53.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X6Y43          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.589     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X6Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y45          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 31.846    

Slack (MET) :             31.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.924%)  route 0.437ns (51.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.437     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X7Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y44          FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 31.878    

Slack (MET) :             32.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.069%)  route 0.493ns (51.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.493     0.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X6Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y45          FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 32.008    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_PLL_Clock_1
  To Clock:  clk_250MHz_PLL_Clock

Setup :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.318ns (28.243%)  route 3.349ns (71.757%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 3.632 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.672    -0.721    <hidden>
    SLICE_X25Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.302 f  <hidden>
                         net (fo=93, routed)          1.148     0.846    <hidden>
    SLICE_X24Y41         LUT3 (Prop_lut3_I2_O)        0.323     1.169 f  <hidden>
                         net (fo=2, routed)           0.604     1.772    <hidden>
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     2.100 r  <hidden>
                         net (fo=1, routed)           0.643     2.744    <hidden>
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.868 r  <hidden>
                         net (fo=1, routed)           0.954     3.822    <hidden>
    SLICE_X23Y44         LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  <hidden>
                         net (fo=1, routed)           0.000     3.946    <hidden>
    SLICE_X23Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.498     3.632    <hidden>
    SLICE_X23Y44         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.254    
                         clock uncertainty           -0.067     4.187    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.031     4.218    <hidden>
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.952ns (21.088%)  route 3.562ns (78.912%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 3.635 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.266 f  <hidden>
                         net (fo=13, routed)          1.020     0.754    <hidden>
    SLICE_X24Y43         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  <hidden>
                         net (fo=6, routed)           0.694     1.572    <hidden>
    SLICE_X24Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.696 r  <hidden>
                         net (fo=16, routed)          1.056     2.753    <hidden>
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.877 r  <hidden>
                         net (fo=1, routed)           0.792     3.669    <hidden>
    SLICE_X18Y40         LUT5 (Prop_lut5_I2_O)        0.124     3.793 r  <hidden>
                         net (fo=1, routed)           0.000     3.793    <hidden>
    SLICE_X18Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.501     3.635    <hidden>
    SLICE_X18Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.123    
                         clock uncertainty           -0.067     4.055    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.029     4.084    <hidden>
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.315ns (28.647%)  route 3.275ns (71.353%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  <hidden>
                         net (fo=49, routed)          0.747     0.444    <hidden>
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.296     0.740 f  <hidden>
                         net (fo=16, routed)          0.561     1.300    <hidden>
    SLICE_X22Y41         LUT5 (Prop_lut5_I2_O)        0.150     1.450 r  <hidden>
                         net (fo=14, routed)          1.003     2.453    <hidden>
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.326     2.779 r  <hidden>
                         net (fo=1, routed)           0.966     3.745    <hidden>
    SLICE_X22Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.869 r  <hidden>
                         net (fo=1, routed)           0.000     3.869    <hidden>
    SLICE_X22Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.493     3.627    <hidden>
    SLICE_X22Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.249    
                         clock uncertainty           -0.067     4.182    
    SLICE_X22Y36         FDRE (Setup_fdre_C_D)        0.029     4.211    <hidden>
  -------------------------------------------------------------------
                         required time                          4.211    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.283ns (28.336%)  route 3.245ns (71.664%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  <hidden>
                         net (fo=49, routed)          0.747     0.444    <hidden>
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.296     0.740 f  <hidden>
                         net (fo=16, routed)          0.649     1.389    <hidden>
    SLICE_X23Y39         LUT5 (Prop_lut5_I2_O)        0.118     1.507 r  <hidden>
                         net (fo=15, routed)          1.184     2.691    <hidden>
    SLICE_X23Y35         LUT6 (Prop_lut6_I0_O)        0.326     3.017 r  <hidden>
                         net (fo=1, routed)           0.665     3.682    <hidden>
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     3.806 r  <hidden>
                         net (fo=1, routed)           0.000     3.806    <hidden>
    SLICE_X23Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.493     3.627    <hidden>
    SLICE_X23Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.249    
                         clock uncertainty           -0.067     4.182    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)        0.029     4.211    <hidden>
  -------------------------------------------------------------------
                         required time                          4.211    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.087ns (24.099%)  route 3.424ns (75.901%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 3.628 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          1.003     2.750    <hidden>
    SLICE_X23Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.874 r  <hidden>
                         net (fo=1, routed)           0.790     3.665    <hidden>
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.789 r  <hidden>
                         net (fo=1, routed)           0.000     3.789    <hidden>
    SLICE_X25Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.494     3.628    <hidden>
    SLICE_X25Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.250    
                         clock uncertainty           -0.067     4.183    
    SLICE_X25Y37         FDRE (Setup_fdre_C_D)        0.029     4.212    <hidden>
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.614ns (38.419%)  route 2.587ns (61.581%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 3.632 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.673    -0.720    <hidden>
    SLICE_X31Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  <hidden>
                         net (fo=8, routed)           0.877     0.576    <hidden>
    SLICE_X30Y37         SRL16E (Prop_srl16e_A2_Q)    0.325     0.901 r  <hidden>
                         net (fo=1, routed)           0.485     1.387    <hidden>
    SLICE_X30Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     2.141 r  <hidden>
                         net (fo=1, routed)           0.884     3.025    <hidden>
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.116     3.141 r  <hidden>
                         net (fo=1, routed)           0.340     3.481    <hidden>
    SLICE_X35Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.498     3.632    <hidden>
    SLICE_X35Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.588     4.220    
                         clock uncertainty           -0.067     4.153    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)       -0.244     3.909    <hidden>
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 Led_Driver_Led0/Compteur/D_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led0/Compteur/D_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 2.258ns (49.973%)  route 2.260ns (50.027%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 3.696 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.739    -0.654    Led_Driver_Led0/Compteur/clk_250MHz
    SLICE_X37Y50         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.198 f  Led_Driver_Led0/Compteur/D_out_reg[7]/Q
                         net (fo=3, routed)           0.833     0.635    Led_Driver_Led0/Compteur/D_out_reg[7]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124     0.759 f  Led_Driver_Led0/Compteur/current_state_i_7/O
                         net (fo=1, routed)           0.444     1.203    Led_Driver_Led0/Compteur/current_state_i_7_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.327 f  Led_Driver_Led0/Compteur/current_state_i_2/O
                         net (fo=29, routed)          0.660     1.987    Led_Driver_Led0/Compteur/current_state_i_2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.111 r  Led_Driver_Led0/Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.323     2.434    Led_Driver_Led0/Compteur/D_out[0]_i_2_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.960 r  Led_Driver_Led0/Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.961    Led_Driver_Led0/Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.075 r  Led_Driver_Led0/Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.075    Led_Driver_Led0/Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.189 r  Led_Driver_Led0/Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.189    Led_Driver_Led0/Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.303 r  Led_Driver_Led0/Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.303    Led_Driver_Led0/Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.417 r  Led_Driver_Led0/Compteur/D_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    Led_Driver_Led0/Compteur/D_out_reg[16]_i_1_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  Led_Driver_Led0/Compteur/D_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.531    Led_Driver_Led0/Compteur/D_out_reg[20]_i_1_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.865 r  Led_Driver_Led0/Compteur/D_out_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.865    Led_Driver_Led0/Compteur/D_out_reg[24]_i_1_n_6
    SLICE_X37Y55         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.562     3.696    Led_Driver_Led0/Compteur/clk_250MHz
    SLICE_X37Y55         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[25]/C
                         clock pessimism              0.624     4.320    
                         clock uncertainty           -0.067     4.253    
    SLICE_X37Y55         FDCE (Setup_fdce_C_D)        0.062     4.315    Led_Driver_Led0/Compteur/D_out_reg[25]
  -------------------------------------------------------------------
                         required time                          4.315    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.087ns (25.002%)  route 3.261ns (74.998%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.902     2.649    <hidden>
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124     2.773 r  <hidden>
                         net (fo=1, routed)           0.728     3.502    <hidden>
    SLICE_X17Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.626 r  <hidden>
                         net (fo=1, routed)           0.000     3.626    <hidden>
    SLICE_X17Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X17Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.053    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)        0.031     4.084    <hidden>
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.963ns (23.500%)  route 3.135ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.687     2.435    <hidden>
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124     2.559 r  <hidden>
                         net (fo=16, routed)          0.817     3.376    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.053    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.205     3.848    <hidden>
  -------------------------------------------------------------------
                         required time                          3.848    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.963ns (23.500%)  route 3.135ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.687     2.435    <hidden>
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124     2.559 r  <hidden>
                         net (fo=16, routed)          0.817     3.376    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.053    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.205     3.848    <hidden>
  -------------------------------------------------------------------
                         required time                          3.848    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  0.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.352ns (70.273%)  route 0.149ns (29.727%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.569    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.044    -0.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.025 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
                         clock pessimism              0.503    -0.262    
                         clock uncertainty            0.067    -0.195    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.218%)  route 0.228ns (61.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X31Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=1, routed)           0.228    -0.165    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.873    -0.724    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.269    -0.454    
                         clock uncertainty            0.067    -0.387    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.204    <hidden>
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.922%)  route 0.212ns (60.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X26Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=1, routed)           0.212    -0.180    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.873    -0.724    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.473    
                         clock uncertainty            0.067    -0.406    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.223    <hidden>
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.365ns (71.025%)  route 0.149ns (28.975%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.569    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.044    -0.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_5
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/C
                         clock pessimism              0.503    -0.262    
                         clock uncertainty            0.067    -0.195    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.388%)  route 0.217ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=2, routed)           0.217    -0.176    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.870    -0.727    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.476    
                         clock uncertainty            0.067    -0.409    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.226    <hidden>
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.558    -0.537    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  <hidden>
                         net (fo=1, routed)           0.056    -0.340    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.824    -0.773    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.067    -0.469    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.078    -0.391    <hidden>
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.070%)  route 0.220ns (60.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=3, routed)           0.220    -0.173    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.870    -0.727    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.476    
                         clock uncertainty            0.067    -0.409    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.226    <hidden>
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.236    -0.532    
                         clock uncertainty            0.067    -0.464    
    SLICE_X9Y33          FDCE (Hold_fdce_C_D)         0.076    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[0]
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.067    -0.464    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.076    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.558    -0.537    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  <hidden>
                         net (fo=1, routed)           0.056    -0.340    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.824    -0.773    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.067    -0.469    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.076    -0.393    <hidden>
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHZ_PLL_Clock_1
  To Clock:  clk_250MHz_PLL_Clock

Setup :            0  Failing Endpoints,  Worst Slack        1.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.580ns (19.278%)  route 2.429ns (80.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.903     0.644    Led_Driver_Led1/current_state
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.525     2.294    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.202     3.735    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     3.696    <hidden>
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.791ns (25.769%)  route 2.279ns (74.231%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.197 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.821     0.624    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.457     2.206    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.149     2.355 r  <hidden>
                         net (fo=1, routed)           0.000     2.355    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     3.637    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.940    
                         clock uncertainty           -0.202     3.738    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.075     3.813    <hidden>
  -------------------------------------------------------------------
                         required time                          3.813    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.704ns (23.567%)  route 2.283ns (76.433%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.903     0.644    Led_Driver_Led1/current_state
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.380     2.148    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124     2.272 r  <hidden>
                         net (fo=1, routed)           0.000     2.272    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     3.637    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.940    
                         clock uncertainty           -0.202     3.738    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.032     3.770    <hidden>
  -------------------------------------------------------------------
                         required time                          3.770    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.930ns (31.724%)  route 2.002ns (68.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 3.636 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.882     0.624    Led_Driver_Led1/current_state
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.119     0.743 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.119     1.862    <hidden>
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.355     2.217 r  <hidden>
                         net (fo=1, routed)           0.000     2.217    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.502     3.636    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.939    
                         clock uncertainty           -0.202     3.737    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.031     3.768    <hidden>
  -------------------------------------------------------------------
                         required time                          3.768    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.575ns (22.493%)  route 1.981ns (77.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.882     0.624    Led_Driver_Led1/current_state
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.119     0.743 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.099     1.842    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.202     3.735    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.261     3.474    <hidden>
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -1.842    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.642ns (24.251%)  route 2.005ns (75.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.197 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.821     0.624    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.184     1.932    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.202     3.735    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.691    <hidden>
  -------------------------------------------------------------------
                         required time                          3.691    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.208ns (24.027%)  route 0.658ns (75.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.156    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.044    -0.112 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.449     0.337    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.202    -0.011    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     0.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.209ns (22.110%)  route 0.736ns (77.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.255    -0.109    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.064 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.481     0.417    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.202    -0.011    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.106    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.327ns (33.817%)  route 0.640ns (66.183%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.156    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.044    -0.112 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.431     0.319    <hidden>
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.119     0.438 r  <hidden>
                         net (fo=1, routed)           0.000     0.438    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.202    -0.011    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.092     0.081    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.254ns (23.190%)  route 0.841ns (76.810%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/Q
                         net (fo=2, routed)           0.222    -0.142    Led_Driver_Led1/Data_Code_Couleur[0]
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.097 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.619     0.522    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.045     0.567 r  <hidden>
                         net (fo=1, routed)           0.000     0.567    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.202    -0.009    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.092     0.083    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.209ns (18.133%)  route 0.944ns (81.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/Q
                         net (fo=2, routed)           0.222    -0.142    Led_Driver_Led1/Data_Code_Couleur[0]
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.097 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.721     0.624    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.202    -0.011    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.251ns (21.278%)  route 0.929ns (78.722%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.255    -0.109    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.064 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.673     0.609    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.042     0.651 r  <hidden>
                         net (fo=1, routed)           0.000     0.651    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.202    -0.009    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.107     0.098    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.553    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_PLL_Clock
  To Clock:  clk_50MHZ_PLL_Clock

Setup :            0  Failing Endpoints,  Worst Slack        1.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 Count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_250MHz_PLL_Clock rise@15.000ns)
  Data Path Delay:        2.564ns  (logic 0.779ns (30.380%)  route 1.785ns (69.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X32Y47         FDRE                                         r  Count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478    14.763 r  Count_stretch_reg[2]/Q
                         net (fo=6, routed)           1.785    16.548    Led_Driver_Led1/Count_stretch[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.301    16.849 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000    16.849    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.204    18.737    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.081    18.818    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -16.849    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 Count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_250MHz_PLL_Clock rise@15.000ns)
  Data Path Delay:        2.497ns  (logic 0.779ns (31.195%)  route 1.718ns (68.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X32Y47         FDRE                                         r  Count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478    14.763 r  Count_stretch_reg[2]/Q
                         net (fo=6, routed)           1.718    16.481    Led_Driver_Led1/Count_stretch[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.301    16.782 r  Led_Driver_Led1/Data_Code_Couleur[1]_i_1/O
                         net (fo=1, routed)           0.000    16.782    Led_Driver_Led1/Data_Code_Couleur[1]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.204    18.737    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.077    18.814    Led_Driver_Led1/Data_Code_Couleur_reg[1]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                         -16.782    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_250MHz_PLL_Clock rise@15.000ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.361%)  route 1.903ns (76.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.456    14.741 f  current_state_reg[1]/Q
                         net (fo=11, routed)          1.903    16.644    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124    16.768 r  Led_Driver_Led1/Data_Code_Couleur[0]_i_1/O
                         net (fo=1, routed)           0.000    16.768    Led_Driver_Led1/Data_Code_Couleur[0]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.204    18.737    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.079    18.816    Led_Driver_Led1/Data_Code_Couleur_reg[0]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                         -16.768    
  -------------------------------------------------------------------
                         slack                                  2.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.603%)  route 0.637ns (77.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[0]/Q
                         net (fo=11, routed)          0.637     0.249    Led_Driver_Led1/Q[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  Led_Driver_Led1/Data_Code_Couleur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    Led_Driver_Led1/Data_Code_Couleur[0]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.204    -0.007    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121     0.114    Led_Driver_Led1/Data_Code_Couleur_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.571%)  route 0.676ns (78.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.676     0.289    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.334 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.204    -0.007    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121     0.114    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.446%)  route 0.681ns (78.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.681     0.294    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  Led_Driver_Led1/Data_Code_Couleur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    Led_Driver_Led1/Data_Code_Couleur[1]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.204    -0.007    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.120     0.113    Led_Driver_Led1/Data_Code_Couleur_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_PLL_Clock_1
  To Clock:  clk_50MHZ_PLL_Clock

Setup :            0  Failing Endpoints,  Worst Slack        1.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 Count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_250MHz_PLL_Clock_1 rise@15.000ns)
  Data Path Delay:        2.564ns  (logic 0.779ns (30.380%)  route 1.785ns (69.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X32Y47         FDRE                                         r  Count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478    14.763 r  Count_stretch_reg[2]/Q
                         net (fo=6, routed)           1.785    16.548    Led_Driver_Led1/Count_stretch[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.301    16.849 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000    16.849    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.204    18.737    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.081    18.818    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -16.849    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 Count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_250MHz_PLL_Clock_1 rise@15.000ns)
  Data Path Delay:        2.497ns  (logic 0.779ns (31.195%)  route 1.718ns (68.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X32Y47         FDRE                                         r  Count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478    14.763 r  Count_stretch_reg[2]/Q
                         net (fo=6, routed)           1.718    16.481    Led_Driver_Led1/Count_stretch[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.301    16.782 r  Led_Driver_Led1/Data_Code_Couleur[1]_i_1/O
                         net (fo=1, routed)           0.000    16.782    Led_Driver_Led1/Data_Code_Couleur[1]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.204    18.737    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.077    18.814    Led_Driver_Led1/Data_Code_Couleur_reg[1]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                         -16.782    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_250MHz_PLL_Clock_1 rise@15.000ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.361%)  route 1.903ns (76.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.456    14.741 f  current_state_reg[1]/Q
                         net (fo=11, routed)          1.903    16.644    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124    16.768 r  Led_Driver_Led1/Data_Code_Couleur[0]_i_1/O
                         net (fo=1, routed)           0.000    16.768    Led_Driver_Led1/Data_Code_Couleur[0]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.204    18.737    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.079    18.816    Led_Driver_Led1/Data_Code_Couleur_reg[0]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                         -16.768    
  -------------------------------------------------------------------
                         slack                                  2.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.603%)  route 0.637ns (77.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[0]/Q
                         net (fo=11, routed)          0.637     0.249    Led_Driver_Led1/Q[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  Led_Driver_Led1/Data_Code_Couleur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    Led_Driver_Led1/Data_Code_Couleur[0]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.204    -0.007    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121     0.114    Led_Driver_Led1/Data_Code_Couleur_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.571%)  route 0.676ns (78.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.676     0.289    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.334 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.204    -0.007    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121     0.114    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.446%)  route 0.681ns (78.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.681     0.294    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  Led_Driver_Led1/Data_Code_Couleur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    Led_Driver_Led1/Data_Code_Couleur[1]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.204    -0.007    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.120     0.113    Led_Driver_Led1/Data_Code_Couleur_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHZ_PLL_Clock_1
  To Clock:  clk_50MHZ_PLL_Clock

Setup :            0  Failing Endpoints,  Worst Slack       14.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.348ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 2.348ns (42.802%)  route 3.138ns (57.198%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.771 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.771    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_6
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[25]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[25]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 14.348    

Slack (MET) :             14.432ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.264ns (41.912%)  route 3.138ns (58.088%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.687 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.687    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_5
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[26]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[26]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 14.432    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.244ns (41.696%)  route 3.138ns (58.304%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.667 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.667    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_7
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[24]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[24]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.465ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 2.231ns (41.555%)  route 3.138ns (58.445%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.654 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.654    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_6
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[21]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[21]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                 14.465    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.223ns (41.468%)  route 3.138ns (58.532%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.646 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.646    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_4
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[23]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[23]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.147ns (40.626%)  route 3.138ns (59.374%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.570 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.570    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_5
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[22]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[22]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.569ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.127ns (40.401%)  route 3.138ns (59.599%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.550 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.550    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_7
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[20]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[20]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                 14.569    

Slack (MET) :             14.582ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 2.114ns (40.253%)  route 3.138ns (59.747%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.537 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.537    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_6
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[17]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[17]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                 14.582    

Slack (MET) :             14.590ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 2.106ns (40.162%)  route 3.138ns (59.838%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.529 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.529    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_4
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[19]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[19]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 14.590    

Slack (MET) :             14.666ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock rise@20.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 2.030ns (39.282%)  route 3.138ns (60.718%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.453 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.453    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_5
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[18]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[18]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 14.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.008 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.008    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_7
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[4]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.005 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.005    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_5
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[6]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.028 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.028    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_6
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[5]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.175%)  route 0.150ns (26.825%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.030 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.030    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_4
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[7]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.271%)  route 0.150ns (26.729%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.032 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.032    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_7
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[8]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.876%)  route 0.150ns (26.124%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.045 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.045    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_5
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[10]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.447ns (74.883%)  route 0.150ns (25.117%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.068 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.068    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_6
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[9]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.449ns (74.967%)  route 0.150ns (25.033%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.070 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.070    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_4
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[11]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.451ns (75.050%)  route 0.150ns (24.950%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.019 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.019    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.072 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.072    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_7
    SLICE_X34Y52         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y52         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[12]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.239    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.194 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.234    -0.529    
                         clock uncertainty            0.084    -0.445    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121    -0.324    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_PLL_Clock
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        3.807ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.169%)  route 0.580ns (52.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.580     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.524%)  route 0.544ns (56.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.544     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y43          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)       -0.216     4.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.784    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.773%)  route 0.636ns (58.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.636     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y44          FDCE (Setup_fdce_C_D)       -0.047     4.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.972ns  (logic 0.518ns (53.273%)  route 0.454ns (46.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.454     0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)       -0.093     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.969ns  (logic 0.518ns (53.480%)  route 0.451ns (46.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.451     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)       -0.093     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.975ns  (logic 0.518ns (53.122%)  route 0.457ns (46.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.457     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)       -0.047     4.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.922ns  (logic 0.456ns (49.470%)  route 0.466ns (50.530%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.466     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X7Y43          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.939%)  route 0.476ns (51.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.476     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X6Y43          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)       -0.047     4.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  4.021    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_PLL_Clock_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        3.807ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.169%)  route 0.580ns (52.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.580     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.524%)  route 0.544ns (56.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.544     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y43          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)       -0.216     4.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.784    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.773%)  route 0.636ns (58.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.636     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y44          FDCE (Setup_fdce_C_D)       -0.047     4.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.972ns  (logic 0.518ns (53.273%)  route 0.454ns (46.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.454     0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)       -0.093     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.969ns  (logic 0.518ns (53.480%)  route 0.451ns (46.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.451     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X7Y31          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)       -0.093     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.975ns  (logic 0.518ns (53.122%)  route 0.457ns (46.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.457     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)       -0.047     4.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.922ns  (logic 0.456ns (49.470%)  route 0.466ns (50.530%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.466     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X7Y43          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.939%)  route 0.476ns (51.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.476     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X6Y43          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)       -0.047     4.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  4.021    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_PLL_Clock
  To Clock:  clk_250MHz_PLL_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.318ns (28.243%)  route 3.349ns (71.757%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 3.632 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.672    -0.721    <hidden>
    SLICE_X25Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.302 f  <hidden>
                         net (fo=93, routed)          1.148     0.846    <hidden>
    SLICE_X24Y41         LUT3 (Prop_lut3_I2_O)        0.323     1.169 f  <hidden>
                         net (fo=2, routed)           0.604     1.772    <hidden>
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     2.100 r  <hidden>
                         net (fo=1, routed)           0.643     2.744    <hidden>
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.868 r  <hidden>
                         net (fo=1, routed)           0.954     3.822    <hidden>
    SLICE_X23Y44         LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  <hidden>
                         net (fo=1, routed)           0.000     3.946    <hidden>
    SLICE_X23Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.498     3.632    <hidden>
    SLICE_X23Y44         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.254    
                         clock uncertainty           -0.067     4.187    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.031     4.218    <hidden>
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.952ns (21.088%)  route 3.562ns (78.912%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 3.635 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.266 f  <hidden>
                         net (fo=13, routed)          1.020     0.754    <hidden>
    SLICE_X24Y43         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  <hidden>
                         net (fo=6, routed)           0.694     1.572    <hidden>
    SLICE_X24Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.696 r  <hidden>
                         net (fo=16, routed)          1.056     2.753    <hidden>
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.877 r  <hidden>
                         net (fo=1, routed)           0.792     3.669    <hidden>
    SLICE_X18Y40         LUT5 (Prop_lut5_I2_O)        0.124     3.793 r  <hidden>
                         net (fo=1, routed)           0.000     3.793    <hidden>
    SLICE_X18Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.501     3.635    <hidden>
    SLICE_X18Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.123    
                         clock uncertainty           -0.067     4.055    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.029     4.084    <hidden>
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.315ns (28.647%)  route 3.275ns (71.353%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  <hidden>
                         net (fo=49, routed)          0.747     0.444    <hidden>
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.296     0.740 f  <hidden>
                         net (fo=16, routed)          0.561     1.300    <hidden>
    SLICE_X22Y41         LUT5 (Prop_lut5_I2_O)        0.150     1.450 r  <hidden>
                         net (fo=14, routed)          1.003     2.453    <hidden>
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.326     2.779 r  <hidden>
                         net (fo=1, routed)           0.966     3.745    <hidden>
    SLICE_X22Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.869 r  <hidden>
                         net (fo=1, routed)           0.000     3.869    <hidden>
    SLICE_X22Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.493     3.627    <hidden>
    SLICE_X22Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.249    
                         clock uncertainty           -0.067     4.182    
    SLICE_X22Y36         FDRE (Setup_fdre_C_D)        0.029     4.211    <hidden>
  -------------------------------------------------------------------
                         required time                          4.211    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.283ns (28.336%)  route 3.245ns (71.664%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  <hidden>
                         net (fo=49, routed)          0.747     0.444    <hidden>
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.296     0.740 f  <hidden>
                         net (fo=16, routed)          0.649     1.389    <hidden>
    SLICE_X23Y39         LUT5 (Prop_lut5_I2_O)        0.118     1.507 r  <hidden>
                         net (fo=15, routed)          1.184     2.691    <hidden>
    SLICE_X23Y35         LUT6 (Prop_lut6_I0_O)        0.326     3.017 r  <hidden>
                         net (fo=1, routed)           0.665     3.682    <hidden>
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     3.806 r  <hidden>
                         net (fo=1, routed)           0.000     3.806    <hidden>
    SLICE_X23Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.493     3.627    <hidden>
    SLICE_X23Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.249    
                         clock uncertainty           -0.067     4.182    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)        0.029     4.211    <hidden>
  -------------------------------------------------------------------
                         required time                          4.211    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.087ns (24.099%)  route 3.424ns (75.901%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 3.628 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          1.003     2.750    <hidden>
    SLICE_X23Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.874 r  <hidden>
                         net (fo=1, routed)           0.790     3.665    <hidden>
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.789 r  <hidden>
                         net (fo=1, routed)           0.000     3.789    <hidden>
    SLICE_X25Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.494     3.628    <hidden>
    SLICE_X25Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.622     4.250    
                         clock uncertainty           -0.067     4.183    
    SLICE_X25Y37         FDRE (Setup_fdre_C_D)        0.029     4.212    <hidden>
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.614ns (38.419%)  route 2.587ns (61.581%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 3.632 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.673    -0.720    <hidden>
    SLICE_X31Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  <hidden>
                         net (fo=8, routed)           0.877     0.576    <hidden>
    SLICE_X30Y37         SRL16E (Prop_srl16e_A2_Q)    0.325     0.901 r  <hidden>
                         net (fo=1, routed)           0.485     1.387    <hidden>
    SLICE_X30Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     2.141 r  <hidden>
                         net (fo=1, routed)           0.884     3.025    <hidden>
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.116     3.141 r  <hidden>
                         net (fo=1, routed)           0.340     3.481    <hidden>
    SLICE_X35Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.498     3.632    <hidden>
    SLICE_X35Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.588     4.220    
                         clock uncertainty           -0.067     4.153    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)       -0.244     3.909    <hidden>
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 Led_Driver_Led0/Compteur/D_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led0/Compteur/D_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 2.258ns (49.973%)  route 2.260ns (50.027%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 3.696 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.739    -0.654    Led_Driver_Led0/Compteur/clk_250MHz
    SLICE_X37Y50         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.198 f  Led_Driver_Led0/Compteur/D_out_reg[7]/Q
                         net (fo=3, routed)           0.833     0.635    Led_Driver_Led0/Compteur/D_out_reg[7]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124     0.759 f  Led_Driver_Led0/Compteur/current_state_i_7/O
                         net (fo=1, routed)           0.444     1.203    Led_Driver_Led0/Compteur/current_state_i_7_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.327 f  Led_Driver_Led0/Compteur/current_state_i_2/O
                         net (fo=29, routed)          0.660     1.987    Led_Driver_Led0/Compteur/current_state_i_2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.111 r  Led_Driver_Led0/Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.323     2.434    Led_Driver_Led0/Compteur/D_out[0]_i_2_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.960 r  Led_Driver_Led0/Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.961    Led_Driver_Led0/Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.075 r  Led_Driver_Led0/Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.075    Led_Driver_Led0/Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.189 r  Led_Driver_Led0/Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.189    Led_Driver_Led0/Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.303 r  Led_Driver_Led0/Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.303    Led_Driver_Led0/Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.417 r  Led_Driver_Led0/Compteur/D_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    Led_Driver_Led0/Compteur/D_out_reg[16]_i_1_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  Led_Driver_Led0/Compteur/D_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.531    Led_Driver_Led0/Compteur/D_out_reg[20]_i_1_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.865 r  Led_Driver_Led0/Compteur/D_out_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.865    Led_Driver_Led0/Compteur/D_out_reg[24]_i_1_n_6
    SLICE_X37Y55         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.562     3.696    Led_Driver_Led0/Compteur/clk_250MHz
    SLICE_X37Y55         FDCE                                         r  Led_Driver_Led0/Compteur/D_out_reg[25]/C
                         clock pessimism              0.624     4.320    
                         clock uncertainty           -0.067     4.253    
    SLICE_X37Y55         FDCE (Setup_fdce_C_D)        0.062     4.315    Led_Driver_Led0/Compteur/D_out_reg[25]
  -------------------------------------------------------------------
                         required time                          4.315    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.087ns (25.002%)  route 3.261ns (74.998%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.902     2.649    <hidden>
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124     2.773 r  <hidden>
                         net (fo=1, routed)           0.728     3.502    <hidden>
    SLICE_X17Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.626 r  <hidden>
                         net (fo=1, routed)           0.000     3.626    <hidden>
    SLICE_X17Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X17Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.053    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)        0.031     4.084    <hidden>
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.963ns (23.500%)  route 3.135ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.687     2.435    <hidden>
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124     2.559 r  <hidden>
                         net (fo=16, routed)          0.817     3.376    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.053    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.205     3.848    <hidden>
  -------------------------------------------------------------------
                         required time                          3.848    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.963ns (23.500%)  route 3.135ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    <hidden>
    SLICE_X23Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  <hidden>
                         net (fo=49, routed)          1.178     0.875    <hidden>
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.296     1.171 f  <hidden>
                         net (fo=5, routed)           0.452     1.623    <hidden>
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  <hidden>
                         net (fo=17, routed)          0.687     2.435    <hidden>
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.124     2.559 r  <hidden>
                         net (fo=16, routed)          0.817     3.376    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    <hidden>
    SLICE_X18Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.487     4.121    
                         clock uncertainty           -0.067     4.053    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.205     3.848    <hidden>
  -------------------------------------------------------------------
                         required time                          3.848    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  0.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.352ns (70.273%)  route 0.149ns (29.727%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.569    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.044    -0.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.025 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
                         clock pessimism              0.503    -0.262    
                         clock uncertainty            0.067    -0.195    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.218%)  route 0.228ns (61.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X31Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=1, routed)           0.228    -0.165    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.873    -0.724    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.269    -0.454    
                         clock uncertainty            0.067    -0.387    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.204    <hidden>
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.922%)  route 0.212ns (60.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X26Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=1, routed)           0.212    -0.180    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.873    -0.724    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.473    
                         clock uncertainty            0.067    -0.406    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.223    <hidden>
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.365ns (71.025%)  route 0.149ns (28.975%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.569    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.044    -0.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_5
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/C
                         clock pessimism              0.503    -0.262    
                         clock uncertainty            0.067    -0.195    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.388%)  route 0.217ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=2, routed)           0.217    -0.176    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.870    -0.727    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.476    
                         clock uncertainty            0.067    -0.409    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.226    <hidden>
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.558    -0.537    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  <hidden>
                         net (fo=1, routed)           0.056    -0.340    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.824    -0.773    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.067    -0.469    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.078    -0.391    <hidden>
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.070%)  route 0.220ns (60.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.534    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  <hidden>
                         net (fo=3, routed)           0.220    -0.173    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.870    -0.727    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.476    
                         clock uncertainty            0.067    -0.409    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.226    <hidden>
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.236    -0.532    
                         clock uncertainty            0.067    -0.464    
    SLICE_X9Y33          FDCE (Hold_fdce_C_D)         0.076    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[0]
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.067    -0.464    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.076    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.558    -0.537    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  <hidden>
                         net (fo=1, routed)           0.056    -0.340    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.824    -0.773    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.067    -0.469    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.076    -0.393    <hidden>
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHZ_PLL_Clock
  To Clock:  clk_250MHz_PLL_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.580ns (19.278%)  route 2.429ns (80.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.903     0.644    Led_Driver_Led1/current_state
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.525     2.294    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.204     3.733    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     3.694    <hidden>
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.791ns (25.769%)  route 2.279ns (74.231%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.197 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.821     0.624    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.457     2.206    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.149     2.355 r  <hidden>
                         net (fo=1, routed)           0.000     2.355    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     3.637    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.940    
                         clock uncertainty           -0.204     3.736    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.075     3.811    <hidden>
  -------------------------------------------------------------------
                         required time                          3.811    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.704ns (23.567%)  route 2.283ns (76.433%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.903     0.644    Led_Driver_Led1/current_state
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.380     2.148    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124     2.272 r  <hidden>
                         net (fo=1, routed)           0.000     2.272    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     3.637    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.940    
                         clock uncertainty           -0.204     3.736    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.032     3.768    <hidden>
  -------------------------------------------------------------------
                         required time                          3.768    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.930ns (31.724%)  route 2.002ns (68.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 3.636 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.882     0.624    Led_Driver_Led1/current_state
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.119     0.743 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.119     1.862    <hidden>
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.355     2.217 r  <hidden>
                         net (fo=1, routed)           0.000     2.217    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.502     3.636    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.939    
                         clock uncertainty           -0.204     3.735    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.031     3.766    <hidden>
  -------------------------------------------------------------------
                         required time                          3.766    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.575ns (22.493%)  route 1.981ns (77.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.882     0.624    Led_Driver_Led1/current_state
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.119     0.743 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.099     1.842    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.204     3.733    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.261     3.472    <hidden>
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -1.842    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.642ns (24.251%)  route 2.005ns (75.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.197 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.821     0.624    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.184     1.932    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.204     3.733    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.689    <hidden>
  -------------------------------------------------------------------
                         required time                          3.689    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.208ns (24.027%)  route 0.658ns (75.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.156    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.044    -0.112 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.449     0.337    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.204    -0.009    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     0.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.209ns (22.110%)  route 0.736ns (77.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.255    -0.109    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.064 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.481     0.417    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.204    -0.009    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.108    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.327ns (33.817%)  route 0.640ns (66.183%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.156    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.044    -0.112 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.431     0.319    <hidden>
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.119     0.438 r  <hidden>
                         net (fo=1, routed)           0.000     0.438    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.204    -0.009    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.092     0.083    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.254ns (23.190%)  route 0.841ns (76.810%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/Q
                         net (fo=2, routed)           0.222    -0.142    Led_Driver_Led1/Data_Code_Couleur[0]
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.097 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.619     0.522    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.045     0.567 r  <hidden>
                         net (fo=1, routed)           0.000     0.567    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.204    -0.007    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.092     0.085    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.209ns (18.133%)  route 0.944ns (81.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/Q
                         net (fo=2, routed)           0.222    -0.142    Led_Driver_Led1/Data_Code_Couleur[0]
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.097 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.721     0.624    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.204    -0.009    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.099    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.251ns (21.278%)  route 0.929ns (78.722%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.255    -0.109    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.064 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.673     0.609    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.042     0.651 r  <hidden>
                         net (fo=1, routed)           0.000     0.651    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.204    -0.007    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.107     0.100    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.551    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_250MHz_PLL_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack       31.645ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.085ns  (logic 0.478ns (44.045%)  route 0.607ns (55.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.607     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y33          FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                 31.645    

Slack (MET) :             31.674ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.551%)  route 0.640ns (60.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.640     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X7Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y44          FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 31.674    

Slack (MET) :             31.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.118ns  (logic 0.518ns (46.326%)  route 0.600ns (53.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.600     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y33          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 31.787    

Slack (MET) :             31.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.602%)  route 0.570ns (52.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.570     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y33          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 31.819    

Slack (MET) :             31.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.959ns  (logic 0.478ns (49.862%)  route 0.481ns (50.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.481     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X8Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 31.822    

Slack (MET) :             31.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.786%)  route 0.589ns (53.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X6Y43          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.589     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X6Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y45          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 31.846    

Slack (MET) :             31.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.924%)  route 0.437ns (51.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.437     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X7Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y44          FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 31.878    

Slack (MET) :             32.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.069%)  route 0.493ns (51.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.493     0.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X6Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y45          FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 32.008    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHZ_PLL_Clock_1
  To Clock:  clk_250MHz_PLL_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.580ns (19.278%)  route 2.429ns (80.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.903     0.644    Led_Driver_Led1/current_state
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.525     2.294    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.202     3.735    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     3.696    <hidden>
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.791ns (25.769%)  route 2.279ns (74.231%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.197 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.821     0.624    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.457     2.206    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.149     2.355 r  <hidden>
                         net (fo=1, routed)           0.000     2.355    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     3.637    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.940    
                         clock uncertainty           -0.202     3.738    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.075     3.813    <hidden>
  -------------------------------------------------------------------
                         required time                          3.813    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.704ns (23.567%)  route 2.283ns (76.433%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.903     0.644    Led_Driver_Led1/current_state
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.380     2.148    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124     2.272 r  <hidden>
                         net (fo=1, routed)           0.000     2.272    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     3.637    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.940    
                         clock uncertainty           -0.202     3.738    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.032     3.770    <hidden>
  -------------------------------------------------------------------
                         required time                          3.770    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.930ns (31.724%)  route 2.002ns (68.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 3.636 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.882     0.624    Led_Driver_Led1/current_state
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.119     0.743 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.119     1.862    <hidden>
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.355     2.217 r  <hidden>
                         net (fo=1, routed)           0.000     2.217    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.502     3.636    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.302     3.939    
                         clock uncertainty           -0.202     3.737    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.031     3.768    <hidden>
  -------------------------------------------------------------------
                         required time                          3.768    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.575ns (22.493%)  route 1.981ns (77.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X35Y49         FDCE                                         r  Led_Driver_Led1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  Led_Driver_Led1/current_state_reg/Q
                         net (fo=4, routed)           0.882     0.624    Led_Driver_Led1/current_state
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.119     0.743 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.099     1.842    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.202     3.735    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.261     3.474    <hidden>
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -1.842    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.642ns (24.251%)  route 2.005ns (75.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 3.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.197 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.821     0.624    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.184     1.932    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.500     3.634    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.302     3.937    
                         clock uncertainty           -0.202     3.735    
    SLICE_X28Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.691    <hidden>
  -------------------------------------------------------------------
                         required time                          3.691    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.208ns (24.027%)  route 0.658ns (75.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.156    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.044    -0.112 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.449     0.337    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.202    -0.011    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     0.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.209ns (22.110%)  route 0.736ns (77.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.255    -0.109    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.064 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.481     0.417    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.202    -0.011    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.106    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.327ns (33.817%)  route 0.640ns (66.183%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.156    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.044    -0.112 r  Led_Driver_Led1/LED1_Output_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.431     0.319    <hidden>
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.119     0.438 r  <hidden>
                         net (fo=1, routed)           0.000     0.438    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.202    -0.011    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.092     0.081    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.254ns (23.190%)  route 0.841ns (76.810%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/Q
                         net (fo=2, routed)           0.222    -0.142    Led_Driver_Led1/Data_Code_Couleur[0]
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.097 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.619     0.522    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.045     0.567 r  <hidden>
                         net (fo=1, routed)           0.000     0.567    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.202    -0.009    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.092     0.083    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.209ns (18.133%)  route 0.944ns (81.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/Q
                         net (fo=2, routed)           0.222    -0.142    Led_Driver_Led1/Data_Code_Couleur[0]
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.097 r  Led_Driver_Led1/LED1_Output_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.721     0.624    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.832    -0.765    <hidden>
    SLICE_X28Y40         SRL16E                                       r  <hidden>
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.202    -0.011    
    SLICE_X28Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_250MHz_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.251ns (21.278%)  route 0.929ns (78.722%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/Q
                         net (fo=2, routed)           0.255    -0.109    Led_Driver_Led1/Data_Code_Couleur[1]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.064 r  Led_Driver_Led1/LED1_Output_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.673     0.609    <hidden>
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.042     0.651 r  <hidden>
                         net (fo=1, routed)           0.000     0.651    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    <hidden>
    SLICE_X35Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.202    -0.009    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.107     0.098    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.553    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_PLL_Clock
  To Clock:  clk_50MHZ_PLL_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 Count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_250MHz_PLL_Clock rise@15.000ns)
  Data Path Delay:        2.564ns  (logic 0.779ns (30.380%)  route 1.785ns (69.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X32Y47         FDRE                                         r  Count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478    14.763 r  Count_stretch_reg[2]/Q
                         net (fo=6, routed)           1.785    16.548    Led_Driver_Led1/Count_stretch[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.301    16.849 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000    16.849    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.202    18.739    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.081    18.820    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                         18.820    
                         arrival time                         -16.849    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 Count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_250MHz_PLL_Clock rise@15.000ns)
  Data Path Delay:        2.497ns  (logic 0.779ns (31.195%)  route 1.718ns (68.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X32Y47         FDRE                                         r  Count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478    14.763 r  Count_stretch_reg[2]/Q
                         net (fo=6, routed)           1.718    16.481    Led_Driver_Led1/Count_stretch[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.301    16.782 r  Led_Driver_Led1/Data_Code_Couleur[1]_i_1/O
                         net (fo=1, routed)           0.000    16.782    Led_Driver_Led1/Data_Code_Couleur[1]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.202    18.739    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.077    18.816    Led_Driver_Led1/Data_Code_Couleur_reg[1]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                         -16.782    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_250MHz_PLL_Clock rise@15.000ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.361%)  route 1.903ns (76.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.456    14.741 f  current_state_reg[1]/Q
                         net (fo=11, routed)          1.903    16.644    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124    16.768 r  Led_Driver_Led1/Data_Code_Couleur[0]_i_1/O
                         net (fo=1, routed)           0.000    16.768    Led_Driver_Led1/Data_Code_Couleur[0]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.202    18.739    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.079    18.818    Led_Driver_Led1/Data_Code_Couleur_reg[0]
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -16.768    
  -------------------------------------------------------------------
                         slack                                  2.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.603%)  route 0.637ns (77.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[0]/Q
                         net (fo=11, routed)          0.637     0.249    Led_Driver_Led1/Q[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  Led_Driver_Led1/Data_Code_Couleur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    Led_Driver_Led1/Data_Code_Couleur[0]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.202    -0.009    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121     0.112    Led_Driver_Led1/Data_Code_Couleur_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.571%)  route 0.676ns (78.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.676     0.289    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.334 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.202    -0.009    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121     0.112    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.446%)  route 0.681ns (78.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.681     0.294    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  Led_Driver_Led1/Data_Code_Couleur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    Led_Driver_Led1/Data_Code_Couleur[1]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.202    -0.009    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.120     0.111    Led_Driver_Led1/Data_Code_Couleur_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHZ_PLL_Clock
  To Clock:  clk_50MHZ_PLL_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack       14.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.348ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 2.348ns (42.802%)  route 3.138ns (57.198%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.771 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.771    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_6
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[25]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[25]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 14.348    

Slack (MET) :             14.432ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.264ns (41.912%)  route 3.138ns (58.088%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.687 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.687    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_5
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[26]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[26]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 14.432    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.244ns (41.696%)  route 3.138ns (58.304%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.448 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.667 r  Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.667    Led_Driver_Led1/Compteur/D_out_reg[24]_i_1__0_n_7
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y55         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[24]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[24]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.465ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 2.231ns (41.555%)  route 3.138ns (58.445%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.654 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.654    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_6
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[21]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[21]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                 14.465    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.223ns (41.468%)  route 3.138ns (58.532%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.646 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.646    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_4
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[23]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[23]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.147ns (40.626%)  route 3.138ns (59.374%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.570 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.570    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_5
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[22]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[22]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.569ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.127ns (40.401%)  route 3.138ns (59.599%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.331 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.331    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.550 r  Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.550    Led_Driver_Led1/Compteur/D_out_reg[20]_i_1__0_n_7
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y54         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[20]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y54         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[20]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                 14.569    

Slack (MET) :             14.582ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 2.114ns (40.253%)  route 3.138ns (59.747%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.537 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.537    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_6
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[17]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[17]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                 14.582    

Slack (MET) :             14.590ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 2.106ns (40.162%)  route 3.138ns (59.838%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.529 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.529    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_4
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[19]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[19]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 14.590    

Slack (MET) :             14.666ns  (required time - arrival time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 2.030ns (39.282%)  route 3.138ns (60.718%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.678    -0.715    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.197 f  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           1.115     0.918    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.042 f  Led_Driver_Led1/Compteur/current_state_i_7__0/O
                         net (fo=1, routed)           0.615     1.657    Led_Driver_Led1/Compteur/current_state_i_7__0_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.781 f  Led_Driver_Led1/Compteur/current_state_i_2__0/O
                         net (fo=29, routed)          0.864     2.645    Led_Driver_Led1/Compteur/current_state_i_2__0_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.769 r  Led_Driver_Led1/Compteur/D_out[0]_i_2__0/O
                         net (fo=1, routed)           0.544     3.312    Led_Driver_Led1/Compteur/D_out[0]_i_2__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.862 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.863    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.980 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.980    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.097 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.214 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.214    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.453 r  Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.453    Led_Driver_Led1/Compteur/D_out_reg[16]_i_1__0_n_5
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.487    18.621    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y53         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[18]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.084    19.010    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.109    19.119    Led_Driver_Led1/Compteur/D_out_reg[18]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 14.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.008 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.008    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_7
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[4]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.005 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.005    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_5
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[6]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.028 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.028    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_6
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[5]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.175%)  route 0.150ns (26.825%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.030 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.030    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_4
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y50         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[7]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.271%)  route 0.150ns (26.729%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.032 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.032    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_7
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[8]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.876%)  route 0.150ns (26.124%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.045 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.045    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_5
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[10]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.447ns (74.883%)  route 0.150ns (25.117%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.068 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.068    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_6
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[9]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.449ns (74.967%)  route 0.150ns (25.033%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.070 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.070    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_4
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y51         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[11]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Compteur/D_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.451ns (75.050%)  route 0.150ns (24.950%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y49         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.215    Led_Driver_Led1/Compteur/D_out_reg[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  Led_Driver_Led1/Compteur/D_out[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    Led_Driver_Led1/Compteur/D_out[0]_i_3__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.061 r  Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.061    Led_Driver_Led1/Compteur/D_out_reg[0]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.021 r  Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.021    Led_Driver_Led1/Compteur/D_out_reg[4]_i_1__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.019 r  Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.019    Led_Driver_Led1/Compteur/D_out_reg[8]_i_1__0_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.072 r  Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.072    Led_Driver_Led1/Compteur/D_out_reg[12]_i_1__0_n_7
    SLICE_X34Y52         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.830    -0.767    Led_Driver_Led1/Compteur/clk_50MHZ
    SLICE_X34Y52         FDCE                                         r  Led_Driver_Led1/Compteur/D_out_reg[12]/C
                         clock pessimism              0.503    -0.264    
                         clock uncertainty            0.084    -0.181    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.134    -0.047    Led_Driver_Led1/Compteur/D_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_50MHZ_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHZ_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.566    -0.529    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.239    Led_Driver_Led1/Data_Code_Couleur[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.194 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.234    -0.529    
                         clock uncertainty            0.084    -0.445    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121    -0.324    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_PLL_Clock_1
  To Clock:  clk_50MHZ_PLL_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 Count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_250MHz_PLL_Clock_1 rise@15.000ns)
  Data Path Delay:        2.564ns  (logic 0.779ns (30.380%)  route 1.785ns (69.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X32Y47         FDRE                                         r  Count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478    14.763 r  Count_stretch_reg[2]/Q
                         net (fo=6, routed)           1.785    16.548    Led_Driver_Led1/Count_stretch[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.301    16.849 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000    16.849    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.202    18.739    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.081    18.820    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                         18.820    
                         arrival time                         -16.849    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 Count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_250MHz_PLL_Clock_1 rise@15.000ns)
  Data Path Delay:        2.497ns  (logic 0.779ns (31.195%)  route 1.718ns (68.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X32Y47         FDRE                                         r  Count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478    14.763 r  Count_stretch_reg[2]/Q
                         net (fo=6, routed)           1.718    16.481    Led_Driver_Led1/Count_stretch[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.301    16.782 r  Led_Driver_Led1/Data_Code_Couleur[1]_i_1/O
                         net (fo=1, routed)           0.000    16.782    Led_Driver_Led1/Data_Code_Couleur[1]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.202    18.739    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.077    18.816    Led_Driver_Led1/Data_Code_Couleur_reg[1]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                         -16.782    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50MHZ_PLL_Clock_1 rise@20.000ns - clk_250MHz_PLL_Clock_1 rise@15.000ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.361%)  route 1.903ns (76.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 14.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457    16.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    10.746 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    12.506    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.607 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.678    14.285    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.456    14.741 f  current_state_reg[1]/Q
                         net (fo=11, routed)          1.903    16.644    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124    16.768 r  Led_Driver_Led1/Data_Code_Couleur[0]_i_1/O
                         net (fo=1, routed)           0.000    16.768    Led_Driver_Led1/Data_Code_Couleur[0]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          1.504    18.638    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                         clock pessimism              0.302    18.941    
                         clock uncertainty           -0.202    18.739    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.079    18.818    Led_Driver_Led1/Data_Code_Couleur_reg[0]
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -16.768    
  -------------------------------------------------------------------
                         slack                                  2.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.603%)  route 0.637ns (77.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[0]/Q
                         net (fo=11, routed)          0.637     0.249    Led_Driver_Led1/Q[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  Led_Driver_Led1/Data_Code_Couleur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    Led_Driver_Led1/Data_Code_Couleur[0]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[0]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.202    -0.009    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121     0.112    Led_Driver_Led1/Data_Code_Couleur_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.571%)  route 0.676ns (78.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.676     0.289    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.334 r  Led_Driver_Led1/Data_Code_Couleur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    Led_Driver_Led1/Data_Code_Couleur[2]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[2]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.202    -0.009    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.121     0.112    Led_Driver_Led1/Data_Code_Couleur_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHZ_PLL_Clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHZ_PLL_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHZ_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.446%)  route 0.681ns (78.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.529    clka
    SLICE_X33Y47         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.681     0.294    Led_Driver_Led1/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  Led_Driver_Led1/Data_Code_Couleur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    Led_Driver_Led1/Data_Code_Couleur[1]_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHZ_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_50MHZ_PLL_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout2_buf/O
                         net (fo=31, routed)          0.834    -0.763    Led_Driver_Led1/clk_50MHZ
    SLICE_X32Y48         FDCE                                         r  Led_Driver_Led1/Data_Code_Couleur_reg[1]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.202    -0.009    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.120     0.111    Led_Driver_Led1/Data_Code_Couleur_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250MHz_PLL_Clock
  To Clock:  clk_250MHz_PLL_Clock

Setup :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.456ns (13.618%)  route 2.893ns (86.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 3.639 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.893     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.505     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.473     4.113    
                         clock uncertainty           -0.067     4.045    
    SLICE_X15Y49         FDCE (Recov_fdce_C_CLR)     -0.405     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          3.640    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.456ns (20.459%)  route 1.773ns (79.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.773     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y48         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.188    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.188    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.188    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X16Y47         FDPE (Recov_fdpe_C_PRE)     -0.361     3.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.503    -0.260    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.935%)  route 0.403ns (74.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.403     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.503    -0.261    
    SLICE_X20Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.503    -0.260    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.238%)  route 0.396ns (73.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.396    -0.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.503    -0.260    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.238%)  route 0.396ns (73.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.396    -0.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.027%)  route 0.401ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.401     0.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X18Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250MHz_PLL_Clock_1
  To Clock:  clk_250MHz_PLL_Clock

Setup :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.456ns (13.618%)  route 2.893ns (86.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 3.639 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.893     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.505     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.473     4.113    
                         clock uncertainty           -0.067     4.045    
    SLICE_X15Y49         FDCE (Recov_fdce_C_CLR)     -0.405     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          3.640    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.456ns (20.459%)  route 1.773ns (79.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.773     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y48         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.188    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.188    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.188    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X16Y47         FDPE (Recov_fdpe_C_PRE)     -0.361     3.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.935%)  route 0.403ns (74.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.403     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.503    -0.261    
                         clock uncertainty            0.067    -0.194    
    SLICE_X20Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.238%)  route 0.396ns (73.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.396    -0.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.238%)  route 0.396ns (73.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.396    -0.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.027%)  route 0.401ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.401     0.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X18Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250MHz_PLL_Clock
  To Clock:  clk_250MHz_PLL_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.456ns (13.618%)  route 2.893ns (86.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 3.639 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.893     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.505     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.473     4.113    
                         clock uncertainty           -0.067     4.045    
    SLICE_X15Y49         FDCE (Recov_fdce_C_CLR)     -0.405     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          3.640    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.456ns (20.459%)  route 1.773ns (79.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.773     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y48         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.188    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.188    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.188    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.044    
    SLICE_X16Y47         FDPE (Recov_fdpe_C_PRE)     -0.361     3.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.935%)  route 0.403ns (74.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.403     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.503    -0.261    
                         clock uncertainty            0.067    -0.194    
    SLICE_X20Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.238%)  route 0.396ns (73.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.396    -0.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.238%)  route 0.396ns (73.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.396    -0.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.027%)  route 0.401ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.401     0.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.503    -0.260    
                         clock uncertainty            0.067    -0.193    
    SLICE_X18Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250MHz_PLL_Clock_1
  To Clock:  clk_250MHz_PLL_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.456ns (13.618%)  route 2.893ns (86.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 3.639 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.893     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.505     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.473     4.113    
                         clock uncertainty           -0.067     4.046    
    SLICE_X15Y49         FDCE (Recov_fdce_C_CLR)     -0.405     3.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          3.641    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.456ns (20.459%)  route 1.773ns (79.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.773     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.045    
    SLICE_X17Y48         FDCE (Recov_fdce_C_CLR)     -0.405     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.640    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.189    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.828    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.189    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.828    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.773ns (33.769%)  route 1.516ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.671    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.295     0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X10Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.499     3.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.622     4.255    
                         clock uncertainty           -0.067     4.189    
    SLICE_X10Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.828    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.045    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          3.640    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.045    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          3.640    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.045    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                          3.640    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.045    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          3.640    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_250MHz_PLL_Clock_1 rise@5.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.814%)  route 1.634ns (78.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.660    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.634     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.504     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.473     4.112    
                         clock uncertainty           -0.067     4.045    
    SLICE_X16Y47         FDPE (Recov_fdpe_C_PRE)     -0.361     3.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.684    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.503    -0.260    
    SLICE_X16Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.935%)  route 0.403ns (74.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.403     0.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.503    -0.261    
    SLICE_X20Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.967%)  route 0.382ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.382    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.503    -0.260    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.238%)  route 0.396ns (73.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.396    -0.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.503    -0.260    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.238%)  route 0.396ns (73.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.396    -0.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock clk_250MHz_PLL_Clock_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_PLL_Clock_1 rise@0.000ns - clk_250MHz_PLL_Clock_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.027%)  route 0.401ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.557    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.401     0.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_PLL_Clock_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_100MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_100MHz_PLL_Clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    PLL/inst/clk_250MHz_PLL_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  PLL/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X18Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.065ns (25.184%)  route 3.164ns (74.816%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.419     3.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.868     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X16Y60         LUT4 (Prop_lut4_I2_O)        0.318     6.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.808     6.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.328     7.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.488     7.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X17Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X17Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.375    36.446    
                         clock uncertainty           -0.035    36.411    
    SLICE_X17Y54         FDCE (Recov_fdce_C_CLR)     -0.405    36.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.006    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 28.269    

Slack (MET) :             28.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.065ns (25.184%)  route 3.164ns (74.816%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.419     3.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.868     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X16Y60         LUT4 (Prop_lut4_I2_O)        0.318     6.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.808     6.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.328     7.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.488     7.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X17Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X17Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.375    36.446    
                         clock uncertainty           -0.035    36.411    
    SLICE_X17Y54         FDCE (Recov_fdce_C_CLR)     -0.405    36.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.006    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 28.269    

Slack (MET) :             28.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.065ns (25.184%)  route 3.164ns (74.816%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.419     3.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.868     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X16Y60         LUT4 (Prop_lut4_I2_O)        0.318     6.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.808     6.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.328     7.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.488     7.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X17Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X17Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.375    36.446    
                         clock uncertainty           -0.035    36.411    
    SLICE_X17Y54         FDCE (Recov_fdce_C_CLR)     -0.405    36.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.006    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 28.269    

Slack (MET) :             28.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.065ns (25.184%)  route 3.164ns (74.816%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.419     3.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.868     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X16Y60         LUT4 (Prop_lut4_I2_O)        0.318     6.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.808     6.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.328     7.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.488     7.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X17Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X17Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.375    36.446    
                         clock uncertainty           -0.035    36.411    
    SLICE_X17Y54         FDCE (Recov_fdce_C_CLR)     -0.405    36.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.006    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 28.269    

Slack (MET) :             28.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.065ns (25.184%)  route 3.164ns (74.816%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.419     3.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.868     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X16Y60         LUT4 (Prop_lut4_I2_O)        0.318     6.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.808     6.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.328     7.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.488     7.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X17Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X17Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.375    36.446    
                         clock uncertainty           -0.035    36.411    
    SLICE_X17Y54         FDCE (Recov_fdce_C_CLR)     -0.405    36.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.006    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 28.269    

Slack (MET) :             28.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.065ns (25.184%)  route 3.164ns (74.816%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.419     3.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.868     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X16Y60         LUT4 (Prop_lut4_I2_O)        0.318     6.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.808     6.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.328     7.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.488     7.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.375    36.446    
                         clock uncertainty           -0.035    36.411    
    SLICE_X16Y54         FDCE (Recov_fdce_C_CLR)     -0.361    36.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.050    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 28.313    

Slack (MET) :             28.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.065ns (25.184%)  route 3.164ns (74.816%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.419     3.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.868     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X16Y60         LUT4 (Prop_lut4_I2_O)        0.318     6.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.808     6.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.328     7.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.488     7.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.375    36.446    
                         clock uncertainty           -0.035    36.411    
    SLICE_X16Y54         FDCE (Recov_fdce_C_CLR)     -0.319    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.092    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 28.355    

Slack (MET) :             28.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.065ns (25.184%)  route 3.164ns (74.816%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.419     3.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.868     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X16Y60         LUT4 (Prop_lut4_I2_O)        0.318     6.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.808     6.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.328     7.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.488     7.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.375    36.446    
                         clock uncertainty           -0.035    36.411    
    SLICE_X16Y54         FDCE (Recov_fdce_C_CLR)     -0.319    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.092    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 28.355    

Slack (MET) :             28.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.065ns (25.184%)  route 3.164ns (74.816%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.419     3.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.868     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X16Y60         LUT4 (Prop_lut4_I2_O)        0.318     6.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.808     6.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.328     7.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.488     7.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.375    36.446    
                         clock uncertainty           -0.035    36.411    
    SLICE_X16Y54         FDCE (Recov_fdce_C_CLR)     -0.319    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.092    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 28.355    

Slack (MET) :             28.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.065ns (25.184%)  route 3.164ns (74.816%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.666     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.419     3.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.868     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X16Y60         LUT4 (Prop_lut4_I2_O)        0.318     6.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.808     6.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.328     7.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.488     7.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.375    36.446    
                         clock uncertainty           -0.035    36.411    
    SLICE_X16Y54         FDCE (Recov_fdce_C_CLR)     -0.319    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.092    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 28.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.316%)  route 0.190ns (53.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y30          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.436 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y32          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.342     1.307    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.316%)  route 0.190ns (53.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y30          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.436 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y32          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.342     1.307    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.316%)  route 0.190ns (53.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y30          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.436 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y32          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.342     1.307    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.316%)  route 0.190ns (53.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y30          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.436 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y32          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.342     1.307    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.316%)  route 0.190ns (53.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y30          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.436 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y32          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.342     1.307    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.316%)  route 0.190ns (53.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y30          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.436 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y32          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.342     1.307    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.316%)  route 0.190ns (53.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y30          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.436 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y32          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.342     1.307    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.316%)  route 0.190ns (53.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y30          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.436 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y32          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y32          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.342     1.307    
    SLICE_X6Y32          FDPE (Remov_fdpe_C_PRE)     -0.071     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.051%)  route 0.185ns (52.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.185     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X11Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X11Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.361     1.296    
    SLICE_X11Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.051%)  route 0.185ns (52.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.185     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X11Y44         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X11Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.361     1.296    
    SLICE_X11Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.428    





