{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1438054199268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438054199274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 27 20:29:59 2015 " "Processing started: Mon Jul 27 20:29:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438054199274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1438054199274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1438054199274 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1438054199684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/active_trigger.vqm" 22 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438054215133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438054215133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/active_transfer_library.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/active_transfer_library.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/active_transfer_library.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438054215148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438054215148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/active_transfer.vqm" 22 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438054215151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438054215151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/active_control_register.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/active_control_register.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "../src/active_control_register.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/active_control_register.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438054215153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438054215153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/active_block.vqm" 22 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438054215159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438054215159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/write_control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/write_control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_control_logic " "Found entity 1: write_control_logic" {  } { { "../src/write_control_logic.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/write_control_logic.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438054215162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438054215162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../src/sync_fifo.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/sync_fifo.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438054215164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438054215164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/read_control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/read_control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_control_logic " "Found entity 1: read_control_logic" {  } { { "../src/read_control_logic.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/read_control_logic.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438054215167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438054215167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/mem_array.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/mem_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_array " "Found entity 1: mem_array" {  } { { "../src/mem_array.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/mem_array.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438054215169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438054215169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438054215171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438054215171 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EPT_5M57_AP_U2_Top.v(252) " "Verilog HDL warning at EPT_5M57_AP_U2_Top.v(252): extended using \"x\" or \"z\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 252 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1438054215174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/ept_5m57_ap_u2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_data_collector/ept_5m57_ap_v3_data_collector/src/ept_5m57_ap_u2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_5M57_AP_U2_Top " "Found entity 1: EPT_5M57_AP_U2_Top" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438054215175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438054215175 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LB_IOH EPT_5M57_AP_U2_Top.v(244) " "Verilog HDL Procedural Assignment error at EPT_5M57_AP_U2_Top.v(244): object \"LB_IOH\" on left-hand side of assignment must have a variable data type" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 244 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1438054215177 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LB_IOH EPT_5M57_AP_U2_Top.v(244) " "Verilog HDL error at EPT_5M57_AP_U2_Top.v(244): value cannot be assigned to input \"LB_IOH\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 244 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438054215177 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LB_IOH EPT_5M57_AP_U2_Top.v(245) " "Verilog HDL Procedural Assignment error at EPT_5M57_AP_U2_Top.v(245): object \"LB_IOH\" on left-hand side of assignment must have a variable data type" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 245 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1438054215177 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LB_IOH EPT_5M57_AP_U2_Top.v(245) " "Verilog HDL error at EPT_5M57_AP_U2_Top.v(245): value cannot be assigned to input \"LB_IOH\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 245 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438054215177 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LB_IOH EPT_5M57_AP_U2_Top.v(252) " "Verilog HDL Procedural Assignment error at EPT_5M57_AP_U2_Top.v(252): object \"LB_IOH\" on left-hand side of assignment must have a variable data type" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 252 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1438054215177 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LB_IOH EPT_5M57_AP_U2_Top.v(252) " "Verilog HDL error at EPT_5M57_AP_U2_Top.v(252): value cannot be assigned to input \"LB_IOH\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 252 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438054215177 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LB_IOH EPT_5M57_AP_U2_Top.v(272) " "Verilog HDL Procedural Assignment error at EPT_5M57_AP_U2_Top.v(272): object \"LB_IOH\" on left-hand side of assignment must have a variable data type" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 272 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1438054215177 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LB_IOH EPT_5M57_AP_U2_Top.v(272) " "Verilog HDL error at EPT_5M57_AP_U2_Top.v(272): value cannot be assigned to input \"LB_IOH\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 272 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438054215178 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LB_IOH EPT_5M57_AP_U2_Top.v(273) " "Verilog HDL Procedural Assignment error at EPT_5M57_AP_U2_Top.v(273): object \"LB_IOH\" on left-hand side of assignment must have a variable data type" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 273 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1438054215178 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LB_IOH EPT_5M57_AP_U2_Top.v(273) " "Verilog HDL error at EPT_5M57_AP_U2_Top.v(273): value cannot be assigned to input \"LB_IOH\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/src/EPT_5M57_AP_U2_Top.v" 273 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438054215178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_5M57_AP_Data_Collector/EPT_5M57_AP_V3_Data_Collector/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1438054215207 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438054215226 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 27 20:30:15 2015 " "Processing ended: Mon Jul 27 20:30:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438054215226 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438054215226 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438054215226 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438054215226 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus II Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438054215860 ""}
