 
****************************************
Report : area
Design : SECdecoder_AWE_24bits_clk
Version: U-2022.12-SP6
Date   : Fri May 23 17:51:49 2025
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/Library/CBDK018_UMC_Faraday_v1.0/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db)

Number of ports:                         1227
Number of nets:                          3226
Number of cells:                         2436
Number of combinational cells:           2300
Number of sequential cells:                93
Number of macros/black boxes:               0
Number of buf/inv:                        571
Number of references:                      39

Combinational area:              38047.564534
Buf/Inv area:                     3593.519962
Noncombinational area:            4959.057701
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 43006.622235
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------------------
SECdecoder_AWE_24bits_clk         43006.6222    100.0   4896.5616  4959.0577  0.0000  SECdecoder_AWE_24bits_clk
div_114                           10989.9215     25.6  10989.9215     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW_div_uns_14
div_127                           19639.3679     45.7   7849.4976     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW_div_uns_8
div_127/u_div_u_add_PartRem_0_0_1   137.4912      0.3    137.4912     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_238
div_127/u_div_u_add_PartRem_0_0_2   134.3664      0.3    134.3664     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_239
div_127/u_div_u_add_PartRem_0_0_3   134.3664      0.3    134.3664     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_240
div_127/u_div_u_add_PartRem_0_10_1
                                    318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_208
div_127/u_div_u_add_PartRem_0_10_2
                                    324.9792      0.8    324.9792     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_209
div_127/u_div_u_add_PartRem_0_10_3
                                    293.7312      0.7    293.7312     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_210
div_127/u_div_u_add_PartRem_0_11_1
                                    318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_205
div_127/u_div_u_add_PartRem_0_11_2
                                    324.9792      0.8    324.9792     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_206
div_127/u_div_u_add_PartRem_0_11_3
                                    293.7312      0.7    293.7312     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_207
div_127/u_div_u_add_PartRem_0_1_1   318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_235
div_127/u_div_u_add_PartRem_0_1_2   331.2288      0.8    331.2288     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_236
div_127/u_div_u_add_PartRem_0_1_3   303.1056      0.7    303.1056     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_237
div_127/u_div_u_add_PartRem_0_2_1   318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_232
div_127/u_div_u_add_PartRem_0_2_2   331.2288      0.8    331.2288     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_233
div_127/u_div_u_add_PartRem_0_2_3   303.1056      0.7    303.1056     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_234
div_127/u_div_u_add_PartRem_0_3_1   318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_229
div_127/u_div_u_add_PartRem_0_3_2   331.2288      0.8    331.2288     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_230
div_127/u_div_u_add_PartRem_0_3_3   303.1056      0.7    303.1056     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_231
div_127/u_div_u_add_PartRem_0_4_1   318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_226
div_127/u_div_u_add_PartRem_0_4_2   331.2288      0.8    331.2288     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_227
div_127/u_div_u_add_PartRem_0_4_3   303.1056      0.7    303.1056     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_228
div_127/u_div_u_add_PartRem_0_5_1   318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_223
div_127/u_div_u_add_PartRem_0_5_2   331.2288      0.8    331.2288     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_224
div_127/u_div_u_add_PartRem_0_5_3   303.1056      0.7    303.1056     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_225
div_127/u_div_u_add_PartRem_0_6_1   318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_220
div_127/u_div_u_add_PartRem_0_6_2   331.2288      0.8    331.2288     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_221
div_127/u_div_u_add_PartRem_0_6_3   303.1056      0.7    303.1056     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_222
div_127/u_div_u_add_PartRem_0_7_1   318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_217
div_127/u_div_u_add_PartRem_0_7_2   331.2288      0.8    331.2288     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_218
div_127/u_div_u_add_PartRem_0_7_3   303.1056      0.7    303.1056     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_219
div_127/u_div_u_add_PartRem_0_8_1   318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_214
div_127/u_div_u_add_PartRem_0_8_2   331.2288      0.8    331.2288     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_215
div_127/u_div_u_add_PartRem_0_8_3   303.1056      0.7    303.1056     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_216
div_127/u_div_u_add_PartRem_0_9_1   318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_211
div_127/u_div_u_add_PartRem_0_9_2   331.2288      0.8    331.2288     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_212
div_127/u_div_u_add_PartRem_0_9_3   303.1056      0.7    303.1056     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_213
div_127/u_div_u_add_PartRem_1_12_1
                                    312.4800      0.7    312.4800     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_202
div_127/u_div_u_add_PartRem_1_12_2
                                    299.9808      0.7    299.9808     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_203
div_127/u_div_u_add_PartRem_1_12_3
                                    318.7296      0.7    318.7296     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_add_204
sub_118                             440.5968      1.0    440.5968     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_sub_1
sub_122                            2081.1168      4.8   2081.1168     0.0000  0.0000  SECdecoder_AWE_24bits_clk_DW01_sub_0
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------------------
Total                                                  38047.5645  4959.0577  0.0000

1
