Synthesizing design: matrixgenerator.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg86/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {n_bitmultiplier.sv full_adder.sv matrixgenerator.sv}
Running PRESTO HDLC
Compiling source file ./source/n_bitmultiplier.sv
Compiling source file ./source/full_adder.sv
Compiling source file ./source/matrixgenerator.sv
Warning:  ./source/matrixgenerator.sv:16: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/matrixgenerator.sv:17: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate matrixgenerator -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'matrixgenerator'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 78 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'matrixgenerator'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'matrixgenerator' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
    0:00:01       0.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/matrixgenerator.rep
Error: could not open output redirect file "reports/matrixgenerator.rep" (CMD-015)
report_area >> reports/matrixgenerator.rep
Error: could not open output redirect file "reports/matrixgenerator.rep" (CMD-015)
report_power -hier >> reports/matrixgenerator.rep
Error: could not open output redirect file "reports/matrixgenerator.rep" (CMD-015)
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/matrixgenerator.v"
Error: Can't open export file '/home/ecegrid/a/mg86/ece337/prjkt/mapped/matrixgenerator.v'. (EXPT-4)
Error: Write command failed. (UID-25)
# Second Compilation Run. Repeat Steps 2-5
# Step 2: Put the max delay constraints in the second pass only.
#set_max_delay 6 -from "b[0]" -to "sum[15]"
# Step 3: Compile the design
#set_structure true -design matrixgenerator -boolean true -boolean_effort medium
#compile -map_effort high
# Step 4: Output reports
#report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/matrixgenerator_1.rep
#report_area >> reports/matrixgenerator_1.rep
#report_power -hier >> reports/matrixgenerator_1.rep
# Step 5: Output final VHDL and Verilog files
#write_file -format verilog -hierarchy -output "mapped/matrixgenerator_1.v"
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Tue Dec  5 21:06:16 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    114
    Unloaded inputs (LINT-8)                                        4
    Unconnected ports (LINT-28)                                    66
    Shorted outputs (LINT-31)                                      20
    Constant outputs (LINT-52)                                     24

Nets                                                                4
    Unloaded nets (LINT-2)                                          4
--------------------------------------------------------------------------------

Warning: In design 'matrixgenerator', net 'bscalar[0]' driven by pin 'bscalar[0]' has no loads. (LINT-2)
Warning: In design 'matrixgenerator', net 'bscalar[1]' driven by pin 'bscalar[1]' has no loads. (LINT-2)
Warning: In design 'matrixgenerator', net 'bscalar[2]' driven by pin 'bscalar[2]' has no loads. (LINT-2)
Warning: In design 'matrixgenerator', net 'bscalar[3]' driven by pin 'bscalar[3]' has no loads. (LINT-2)
Warning: In design 'matrixgenerator', input port 'bscalar[3]' is unloaded. (LINT-8)
Warning: In design 'matrixgenerator', input port 'bscalar[2]' is unloaded. (LINT-8)
Warning: In design 'matrixgenerator', input port 'bscalar[1]' is unloaded. (LINT-8)
Warning: In design 'matrixgenerator', input port 'bscalar[0]' is unloaded. (LINT-8)
Warning: In design 'matrixgenerator', port 'outx[0][0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[0][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[1][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[2][0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[2][1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outx[2][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[0][0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[0][0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[0][0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[0][0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[0][0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[0][1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[0][1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[0][1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[0][1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[0][1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[0][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[1][0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[1][0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[1][0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[1][0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[1][0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[1][1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[1][1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[1][1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[1][1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[1][1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[1][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[2][0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[2][0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[2][0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[2][0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[2][0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[2][1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[2][1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[2][1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[2][1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[2][1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', port 'outy[2][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'matrixgenerator', output port 'outx[2][0][3]' is connected directly to output port 'outy[1][2][3]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][3]' is connected directly to output port 'outx[2][2][3]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][3]' is connected directly to output port 'outx[2][1][3]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][3]' is connected directly to output port 'outy[0][2][3]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][3]' is connected directly to output port 'outy[2][2][3]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][2]' is connected directly to output port 'outy[1][2][2]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][2]' is connected directly to output port 'outx[2][2][2]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][2]' is connected directly to output port 'outx[2][1][2]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][2]' is connected directly to output port 'outy[0][2][2]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][2]' is connected directly to output port 'outy[2][2][2]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][1]' is connected directly to output port 'outy[1][2][1]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][1]' is connected directly to output port 'outx[2][2][1]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][1]' is connected directly to output port 'outx[2][1][1]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][1]' is connected directly to output port 'outy[0][2][1]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][1]' is connected directly to output port 'outy[2][2][1]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][0]' is connected directly to output port 'outy[1][2][0]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][0]' is connected directly to output port 'outx[2][2][0]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][0]' is connected directly to output port 'outx[2][1][0]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][0]' is connected directly to output port 'outy[0][2][0]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][0]' is connected directly to output port 'outy[2][2][0]'. (LINT-31)
Warning: In design 'matrixgenerator', output port 'outx[2][0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outx[2][0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outx[2][0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outx[2][0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outx[2][1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outx[2][1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outx[2][1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outx[2][1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outx[2][2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outx[2][2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outx[2][2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outx[2][2][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[0][2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[0][2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[0][2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[0][2][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[1][2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[1][2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[1][2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[1][2][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[2][2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[2][2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[2][2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'matrixgenerator', output port 'outy[2][2][0]' is connected directly to 'logic 0'. (LINT-52)
quit

Thank you...
Done


