<!--                                                                      -->
<!--                                                                      -->
<!-- Generated by Semifore, Inc. csrCompile                               -->
<!--    HTML output                                                       -->
<html>
 <head>
  <title>Addressmap Information for 'DW_ahb_dmac'</title>
  <meta http-equiv="Cache-Control" content="no-store, no-cache, must-revalidate">
  <meta http-equiv="Expires" content="0">
  <meta http-equiv="Pragma" content="no-cache">
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <style type="text/css">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2015. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrStyles.css
    *
    * $Revision: 1.20 $
    * $Date: 2015/09/06 01:23:08 $
    *
    * @(#)$Id: csrStyles.css,v 1.20 2015/09/06 01:23:08 weber Exp $
    *
    * These are the CSS Styles attributes for the HTML pages
    *
   */
   
   body {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   	margin: 0px;
           text-align: left;
           padding: 0px;
   	color: #4f6b72;
   	background-color: #e7e7e7;
   }
   
   a {
   	color: #c75f3e;
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   
   
   
   }
   
   div {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   }
   
   table {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   
   
   	border-collapse: collapse;
   	margin-top: 2px;
   	margin-bottom: 2px;
   }
   
   
   th {
   	font: bold 7pt  Arial, Helvetica, sans-serif;
   	color: #4f6b72;
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   
   	letter-spacing: 1px;
   	text-align: left;
   	padding: 6px 6px 6px 12px;
   	background-color: #CAE8EA;
   }
   
   th.component {
           background-color: #FFCCFF;
   }
   
   th.addressmap {
           background-color: #CAE8EA;
   }
   
   th.register {
   	background-color: #CCFFCC;
   }
   
   th.group {
   	background-color: #FFFFCC;
   }
   
   th.union {
   	background-color: #CCCC00;
   }
   
   th.wideregister {
   	background-color: #FFCCCC;
   }
   
   th.memory {
   	background-color: #CCCCFF;
   }
   
   th.widememory {
   	background-color: #FF88FF;
   }
   
   th.submemory {
   	background-color: #CCCCFF;
   }
   
   th.field {
   	background-color: #CCFFFF;
   }
   
   
   td {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   	padding: 6px 6px 6px 12px;
   	color: #4f6b72;
   	text-align: left;
   }
   
   td.noborder {
   	border-right: 0px none #C1DAD7;
   	border-left: 0px none #C1DAD7;
   	border-bottom: 0px none #C1DAD7;
   	border-top: 0px none #C1DAD7;
   	background-color: #FFF;
   	text-align: left;
   }
   
   .addrMapClass
   {
   }
   
   
   .addrMapContent
   {
   }
   
   .frdiv {
   	float: right;
   }
   
   .fldiv {
   	float: left;
   	margin-right: 10px;
   }
   
   .window 
   {
     background-color: white; 
     border-color:  #7BA7E1;
     border-style: solid; 
     border-width: 1px;
     margin: 0px;
     padding: 0px;
     position: absolute;
     visibility: hidden;
   }
   
   .windowTitleBar 
   {
     background-color: #7BA7E1;
     border-style: none;
     color: white;
     font: bold 11pt auto  Arial, Helvetica, sans-serif;	
     margin-left: 6px;
     margin-right: 6px;
   }
   
   .windowList 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     margin: 0px;
     padding: 2px;
     position: absolute;
     left: 10px;
     top: 100px;
     width: 100px;
     height: 200px;
     visibility: hidden;
   }
   
   .windowListArea 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     text-align: center;
     margin: 0px 0px 0px 0px;
     overflow: auto;
     
   }
  </style>
  <script type="text/javascript">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2018. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrJava.js
    *
    * $Revision: 1.75 $
    * $Date: 2018/02/22 02:35:02 $
    *
    * @(#)$Id: csrJava.js,v 1.75 2018/02/22 02:35:02 weber Exp $
    *
    * These are the Java Script functions for the HTML pages.
    *
   */
   
   var xmlDoc                   = 0;
   var debug                    = 0;
   var def_lookup_table         = new Array();
   var object_array             = new Array();
   var topDefinition_array      = new Array();
   var topObjectRefNames_array  = new Array();
   var definitions_array        = new Array();
   var csrNode_array            = new Array();
   var globalShowFileInfo       = false;
   var globalShowHeaderFileInfo = false;
   var globalShowEnumInfo       = false;
   var fileInfoDiv              = null;
   
   function csrNode() {
     this.referenceType = 0;
     this.referenceName = 0;
     this.definitionPtr = 0;
     this.objectIndex   = 0;
     this.divParent     = 0;
     this.divChild      = 0;
     this.visibility    = 0;
     this.addressMapWindow = 0;
     
     this.click = function() {
       if ( this.visibility == 0 )
       {
         //      alert('open ' + this.referenceName);
         printDefinition(this);
         this.visibility = 1;
         
         // window.location.hash = this.referenceName + 'Link';
         // if (mouseposy > 700 ) scrollBy(0,100);
       } else
       {
         //      alert('close' +  this.referenceName);
         this.divParent.removeChild(this.divChild);
         this.visibility = 0;
   
         //window.location.hash = this.referenceName + 'Link';
         
       }
     }
   
     this.expand = function() {
       if ( this.visibility == 0 )
       this.click();
     }
   
     this.collapse = function() {
       if (this.visibility == 1 )
       this.click();
     }
   
     this.showFileInfo = function () {
        return globalShowFileInfo;
     }
   
     this.showHeaderFileInfo = function () {
        return globalShowHeaderFileInfo;
     }
   
     this.showEnumInfo = function () {
        return globalShowEnumInfo;
     }
   }
   
   //debug alrets
   function alertd( msg ) 
   {
     if (debug) 
       alert(msg);
   }
   
   var mouseposx = 0;
   var mouseposy = 0;
   
   function getMousePos(e) {
     
   	if (!e) var e = window.event;
   	
   	if (e.pageX || e.pageY) 	{
   		mouseposx = e.pageX;
   		mouseposy = e.pageY;
   	}
   	else if (e.clientX || e.clientY) 	{
   		mouseposx = e.clientX + document.body.scrollLeft
   			+ document.documentElement.scrollLeft;
   		mouseposy = e.clientY + document.body.scrollTop
   			+ document.documentElement.scrollTop;
   	}
   }
   
   function redrawAll ()
   {
      var topObject;
   
      for (var i=0; i < topObjectRefNames_array.length; i++) {
         topObject = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (topObject != null) {
            topObject.click();
            topObject.click();
         }
      }
   }
   
   function globalFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowFileInfo = checkbox.checked;
   
         if (globalShowFileInfo) {
            printFileInfo();
         }
         else {
            var docinfo = document.getElementById('docinfo');
            if ((docinfo != null) && (fileInfoDiv != null)) {
               docinfo.removeChild(fileInfoDiv);
            }
         }
         redrawAll();
      }
   }
   
   function globalHeaderFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowHeaderFileInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   function globalEnumInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalEnumInfoCheckBox');
   
      if (checkbox != null) {
         globalShowEnumInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   //import XML
   function importXML(xmlId)
   {
      xmlDoc = document.getElementById(xmlId);
      if (xmlDoc) {
         init();
      }
   }
   
   
   //parser helpers
   function getNodes_tag(node, tag)
   {
      return node.getElementsByTagName('csr:' + tag);
   }
   
   function getNodeValue_tag(node, tag)
   {
      var nodelist;
   
      nodelist = node.getElementsByTagName('csr:' + tag);
      if (nodelist.length > 0) {
         if (nodelist[0].firstChild) {
            return nodelist[0].firstChild.nodeValue;
         }
         else {
            return '';
         }
      }
      else {
         return '';
      }
   }
   
   function getNodeValue(node)
   {
     for (var i=0; node[0].childNodes.length; i++ )
       {
         
         if (node[0].childNodes[i].nodeType != 1) continue;
         return node[0].childNodes[i].firstChild.nodeValue
   
       }
   }
   
   function getNodeValue_description(node) 
   {
     var description = getNodes_tag(node,'description');
   
     if (description.length < 1)
       return '';
   
     var ptags = getNodes_tag(description[0],'p');
     var ret_string = '';
     
     for (var i=0; i < ptags.length; i++) {
        if (ptags[i].firstChild) {
           ret_string += '<p>' + ptags[i].firstChild.nodeValue + '</p>';
        }
        else {
           ret_string += '<p></p>';
        }
     }
     
     return ret_string;
   }
   
   function getNodeValue_attributes(node)
   {
      var attributesTag = getNodes_tag(node,'attributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function getNodeValue_fieldAttributes(node)
   {
      var attributesTag = getNodes_tag(node,'fieldAttributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function init() 
   {
     setGlobals();
   
     if (globalShowFileInfo) {
        printFileInfo();
     }
     
     printTopObjects();
     
   }
   
   function printHeader() 
   {
     header = document.getElementById('docheader');
     //header.innerHTML = "Header Text Goes Here";
   }
   
   
   function printFooter() 
   {
     footer = document.getElementById('docfooter');
     //footer.innerHTML = "Footer Text Goes Here";
   }
   
   
   function setGlobals() 
   {
     var checkbox;
   
     alertd(xmlDoc);
   
     checkbox = document.getElementById('globalFileInfoCheckBox');
     if (checkbox != null) {
        globalShowFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
     if (checkbox != null) {
        globalShowHeaderFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalEnumInfoCheckBox');
     if (checkbox != null) {
        globalShowEnumInfo = checkbox.checked;
     }
   
     // get the object elements
     object_array = getNodes_tag(xmlDoc,'csrObject');
     alertd('number of object_array elements=' + object_array.length);
   
     // create 2D lookup table array
     for (var i=0; i < object_array.length; i++)
       {
         def_lookup_table[i] = new Object();
         csrNode_array[i] = new Object();
       }
   
     // get the top definition elements
     for (var i=0; i < object_array.length; i++ )
       {
         topDefinition_array[i] = getNodes_tag(object_array[i],'topDefinition'); 
       }
     alertd('number of topDefinition_array elements=' + topDefinition_array.length);
   
     // get the referenece names of the top level modules
     for (var i=0; i < topDefinition_array.length; i++)
       {
         topObjectRefNames_array[i] = getNodeValue(topDefinition_array[i]);
         alertd('topObjectRefNames_array[' + i + ']=' + topObjectRefNames_array[i]);
       }
     
      
     // get definition elements
     for (var i=0; i < object_array.length; i++) 
       {
         definitions_array[i] = getNodes_tag(object_array[i],'definition');
       }
     alertd('number of definitions_array element=' + definitions_array.length);
     //alertd('definitions_array[0] =' + definitions_array[0].length + ' elements');
   
     // populate the definitions lookup table
     for ( var i=0; i < object_array.length; i++) 
       {
         for (var j=0; j < definitions_array[i].length; j++)
   	{
   	  referenceName = getNodeValue_tag(definitions_array[i][j], "referenceName");
   	  referenceType = getNodeValue_tag(definitions_array[i][j], "referenceType");
   	  def_lookup_table[i][referenceName] = definitions_array[i][j];
   	  
   	  var csrNode_obj = new csrNode();
   
   	  csrNode_obj.referenceName = referenceName;
   	  csrNode_obj.referenceType = referenceType;
   	  csrNode_obj.definitionPtr = definitions_array[i][j];
   	  csrNode_obj.objectIndex   = i;
   	  
   	  csrNode_array[i][referenceName] = csrNode_obj;
   	}
       
       }
   }
   
   
   function printFileInfo()
   {
      var docinfo = document.getElementById('docinfo');
   
      if (docinfo != null) {
         var inputFilesNodes = getNodes_tag(xmlDoc,'inputFiles');
         var includedFilesNodes = getNodes_tag(xmlDoc,'includedFiles');
         var configurationFilesNodes = getNodes_tag(xmlDoc,'configurationFiles');
         var fileNodes;
         var filename;
         var fileversionNodes;
         var table;
         var body;
         var row;
         var cell;
   
         fileInfoDiv = document.createElement('DIV');
   
         if (inputFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Input Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(inputFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (includedFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Included Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(includedFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (configurationFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Configuration Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(configurationFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         docinfo.appendChild(fileInfoDiv);
      }
   }
   
   function printTopObjects()
   {
     var csrNode;
     //print top level modules
     for ( var i=0; i < topObjectRefNames_array.length; i++)
       {
         csrNode = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (csrNode.referenceType == 'component') {
            printTopComponentTable(csrNode);
         }
         else {
            printTopAddressmapTable(csrNode);
         }
         csrNode.expand();
       }
   }
   
   function csrNodeLookup(objectIndex, referenceName)
   {
      return csrNode_array[objectIndex][referenceName];
   }
   
   function printDefinition(csrNode)
   {
     
     referenceType = csrNode.referenceType;
   
     //case  
     switch (referenceType) 
       {
       case "component":
         printComponentDefinition(csrNode);
         break;
       case "addressmap":
         printAddressmapDefinition(csrNode);
         break;
       case "group":
         printGroupDefinition(csrNode);
         break;
       case "union":
         printUnionDefinition(csrNode);
         break;
       case "register":
         printRegisterDefinition(csrNode);
         break;
       case "wideregister":
         printWideRegisterDefinition(csrNode);
         break;
       case "memory":
         printMemoryDefinition(csrNode);
         break;
       case "widememory":
         printWideMemoryDefinition(csrNode);
         break;
       default:
         alertd('No default referenceType!');
       }
   }
   
   function printLeafDefinition(csrNode) 
   {
     referenceName_array = csrNode.referenceName.split(".");
   
     //print the def top down
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         csrNode.expand();
         parent_ref = refName + '.';
       }
   
     //jump the window the the leaf link
     window.location.hash = '#' + csrNode.referenceName + 'Link';
   
     //move the address map so it remains onscreen
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         if (csrNode.addressMapWindow) {
            csrNode.addressMapWindow.window.style.top =
               document.body.scrollTop + 25; 
         }
         parent_ref = refName + '.';
       }
   
   
     //highlight the div
     //highLightDiv(csrNode.referenceName);
     unhighLightDiv(csrNode.referenceName);
   
   }
   
   
   function printTopComponentTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printTopAddressmapTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = csrNode.referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'AddrMapLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
     
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printComponentDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var componentDefContentDiv = document.createElement('DIV');
     componentDefContentDiv.style.marginLeft = "25px";
     componentDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = componentDefContentDiv;
   
     var identifier          = getNodeValue_tag(xmlNode,"identifier");
     var title               = getNodeValue_tag(xmlNode,"title");
     var description         = getNodeValue_description(xmlNode);
     var filename            = getNodeValue_tag(xmlNode,"filename");
     var linenumber          = getNodeValue_tag(xmlNode,"linenumber");
     var attributes          = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     printRefInfoTable( tableData_array, componentDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( componentDefContentDiv );
   
     printComponentReference_links( csrNode );
   
   }
   
   function printAddressmapDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var moduleDefContentDiv = document.createElement('DIV');
     moduleDefContentDiv.style.marginLeft = "25px";
     //moduleDefContentDiv.id = domParentNode.id + 'DefContentDiv';
     moduleDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = moduleDefContentDiv;
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var addressmapReference =
                           getNodeValue_tag(xmlNode,"addressmapReference");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (addressmapReference != '') {
        tableData_array['Reference']  = addressmapReference;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     if (csrNode.showHeaderFileInfo()) {
        if (addressMacro != '') {
           tableData_array['Address Macro'] = addressMacro;
        }
        if (offsetMacro != '') {
           tableData_array['Offset Macro'] = offsetMacro;
        }
        if (typeName != '') {
           tableData_array['Type Name'] = typeName;
        }
     }
   
     printRefInfoTable( tableData_array, moduleDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( moduleDefContentDiv );
   
     printReference_links( csrNode );
   
   }
   
   
   function printReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         tableData_array[referenceType] = '<a id="' + referenceName + 'Link" name="'+ referenceName + 'Link" ' + 'href="javascript:void(0);" onclick="csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         printRefInfoTable( tableData_array, referenceDiv, referencedCsrNode);
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   
   function printComponentReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
     var table;
     var body;
     var row;
     var cell;
     var theData;
     var theLink;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         table = document.createElement('TABLE');
         body = document.createElement('TBODY');
         row = document.createElement('TR');
   
         cell              = document.createElement('TH');
         theData           = document.createElement("div");
         theData.innerHTML = referenceType; 
         cell.appendChild(theData);
         cell.className = referenceType;
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'Link';
         theLink.innerHTML = '<a id="' + referenceName + 'Link" href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'AddrMapLink';
         theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         body.appendChild(row);
         table.appendChild(body);
         referenceDiv.appendChild(table);
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   function printGroupDefinition(csrNode)
   {
   
     var groupReferenceName        = csrNode.referenceName;
     var groupParentDiv            = document.getElementById(groupReferenceName);
     
     csrNode.divParent = groupParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var groupDiv                  = document.createElement('DIV');
     groupDiv.id               = groupParentDiv.id + "child";
     groupDiv.style.marginLeft = "25px";
     
     csrNode.divChild = groupDiv;
   
     groupParentDiv.appendChild(groupDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, groupDiv, csrNode);
   
   
     printReference_links(csrNode);
   
   }
   
   function printUnionDefinition(csrNode)
   {
   
     var unionReferenceName        = csrNode.referenceName;
     var unionParentDiv            = document.getElementById(unionReferenceName);
     
     csrNode.divParent = unionParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var unionDiv                  = document.createElement('DIV');
     unionDiv.id               = unionParentDiv.id + "child";
     unionDiv.style.marginLeft = "25px";
     
     csrNode.divChild = unionDiv;
   
     unionParentDiv.appendChild(unionDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
       tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, unionDiv, csrNode);
   
     printReference_links(csrNode);
   
   }
   
   function printRegisterDefinition(csrNode) 
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var aliasOf         = getNodeValue_tag(xmlNode,"aliasOf");
     var aliases         = getNodes_tag(xmlNode,'aliases');
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"registerResetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"registerResetMask");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (aliasOf != '') {
        tableData_array['Alias Of'] = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasOf + '\'));">' + aliasOf + '</a>';
     }
     if (aliases.length > 0) {
        var aliasList = getNodes_tag(aliases[0],'alias');
        var aliasesString = '';
        var aliasValue;
        if (aliasList[0].firstChild) {
              aliasValue = aliasList[0].firstChild.nodeValue;
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
        }
        for ( var i=1; i < aliasList.length; i++ ) {
           if (aliasList[i].firstChild) {
              aliasValue = aliasList[i].firstChild.nodeValue;
              aliasesString += '<br>';
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
           }
        }
        tableData_array['Aliases'] = aliasesString;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? '1': '0');
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
   }
   
   function printCsrBitFields( csrNode )
   {
     var xmlNode = csrNode.definitionPtr;
    
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var fieldsHaveClockDomains =
        (getNodeValue_tag(xmlNode, "clockDomains") == 'true');
     var fieldsHaveSynchronizer =
        (getNodeValue_tag(xmlNode, "synchronizers") == 'true');
     var fieldsHaveAttributes =
        (getNodeValue_tag(xmlNode, "fieldsHaveAttributes") == 'true');
     var headers;
   
   //Header Row
     headers = ['Identifier', 'Title', 'Bit', 'Access', 'Reset'];
     if (fieldsHaveClockDomains) {
        headers.push('Clock Domain');
     }
     if (fieldsHaveSynchronizer) {
        headers.push('Synchronizer');
     }
     if (fieldsHaveAttributes) {
        headers.push('Attributes');
     }
     headers.push('Description');
   
     var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
        
         var container     = document.createElement('TH');
         var theData       = document.createElement('DIV');
         theData.innerHTML = headers[i];
         container.className = csrNode.referenceType;
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
     var bitfields = getNodes_tag(xmlNode,'bitfield');
   
     
   
     for ( var i=0; i < bitfields.length; i++ )
       {
         var identifier  = getNodeValue_tag(bitfields[i],"identifier");
         var title       = getNodeValue_tag(bitfields[i],"title");
         var msb         = getNodeValue_tag(bitfields[i],"msb");
         var lsb         = getNodeValue_tag(bitfields[i],"lsb");
   
         if (msb == lsb) 
   	var bit         = '[' + msb + ']';
         else 
   	var bit         = '[' + msb + ':' + lsb +']';
         
   
         var access      = getNodeValue_tag(bitfields[i],"access");
         var reset       = getNodeValue_tag(bitfields[i],"resetValue");
         var description = getNodeValue_description(bitfields[i]);
         var attributes  = getNodeValue_fieldAttributes(bitfields[i]);
   
         var clockDomain    = getNodeValue_tag(bitfields[i],"clockDomain");
         var synchronizer   = getNodeValue_tag(bitfields[i],"synchronizer");
   
         var widthMacro     = getNodeValue_tag(bitfields[i],"widthMacro");
         var msbMacro       = getNodeValue_tag(bitfields[i],"msbMacro");
         var lsbMacro       = getNodeValue_tag(bitfields[i],"lsbMacro");
         var rangeMacro     = getNodeValue_tag(bitfields[i],"rangeMacro");
         var resetMacro     = getNodeValue_tag(bitfields[i],"resetMacro");
         var getMacro       = getNodeValue_tag(bitfields[i],"getMacro");
         var setMacro       = getNodeValue_tag(bitfields[i],"setMacro");
   
         var filename       = getNodeValue_tag(bitfields[i],"filename");
         var linenumber     = getNodeValue_tag(bitfields[i],"linenumber");
         var enums          = getNodes_tag(bitfields[i], "enumeration");
   
         var row_data;
   
         row_data = [identifier, title, bit, access.toUpperCase(), reset];
         if (fieldsHaveClockDomains) {
            row_data.push(clockDomain);
         }
         if (fieldsHaveSynchronizer) {
            row_data.push(synchronizer);
         }
         if (fieldsHaveAttributes) {
            row_data.push(attributes);
         }
         row_data.push(description);
         row         = document.createElement('TR');
         
         for ( var j=0; j<row_data.length; j++ ) {
            var container     = document.createElement('TD');
            var theData       = document.createElement('DIV');
            theData.innerHTML = row_data[j];
            container.appendChild(theData);
            row.appendChild(container);
         }
         tmp.appendChild(row);
   
         //FIX ME SNPS title check not cool (there for reserved fields)
         if (
            (
               csrNode.showFileInfo() ||
               csrNode.showHeaderFileInfo() ||
               (csrNode.showEnumInfo() && enums && (enums.length > 0))
               ) &&
            (title != "-") &&
            (csrNode.referenceType != 'wideregister')
            ) {
            row         = document.createElement('TR');
            var container     = document.createElement('TD');
            container.colSpan = row_data.length;
            container.style.backgroundColor = "#e7e7e7";
           
            if (csrNode.showFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Filename']   = filename;
              tableData_array['Linenumber'] = linenumber;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showHeaderFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Width Macro']   = widthMacro;
              tableData_array['Range Macro']   = rangeMacro;
              tableData_array['Msb Macro']     = msbMacro;
              tableData_array['Lsb Macro']     = lsbMacro;
              tableData_array['Reset Macro']   = resetMacro;
              tableData_array['Set Macro']     = setMacro;
              tableData_array['Get Macro']     = getMacro;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showEnumInfo() && enums && (enums.length > 0)) {
              var enumDiv = printFieldEnumTable(csrNode, enums);
              container.appendChild(enumDiv);
            }
   
            row.appendChild(container);
   
            tmp.appendChild(row);
         }
         
   
         
       }
     
     csrNode.divChild.appendChild(tableEl);
     
   }
   
   function printFieldEnumTable( csrNode, enums )
   {
     var enumDiv       = document.createElement('DIV');
     enumDiv.className = "fldiv";
     var table = document.createElement('TABLE');
     var body = document.createElement('TBODY');
   
     var titles = (getNodeValue_tag(enums[0], "titles") == 'true');
     var descriptions = (getNodeValue_tag(enums[0], "descriptions") == 'true');
     var hasPartialAccess =
        (getNodeValue_tag(enums[0], "enumeratorsHavePartialAccess") == 'true');
   
     var headerCells = [];
     if (titles) {
        headerCells.push('Title');
     }
     headerCells.push('Identifier');
     headerCells.push('Value');
     if (hasPartialAccess) {
        headerCells.push('Access')
     }
     if (descriptions) {
        headerCells.push('Description')
     }
   
     var headerRow = document.createElement('TR');
     for ( var i=0; i < headerCells.length; i++ ) {
       var container     = document.createElement('TH');
       var theData       = document.createElement('DIV');
       theData.innerHTML = headerCells[i];
       container.appendChild(theData);
       container.className = csrNode.referenceType;
       container.className = 'field';
       headerRow.appendChild(container);
     }
     body.appendChild(headerRow);
   
     var enumerators = getNodes_tag(enums[0], "enumerator");
     for (var e=0; e < enumerators.length; e++) {
       var row = document.createElement('TR');
       var identifier = getNodeValue_tag(enumerators[e], "identifier");
       var value = getNodeValue_tag(enumerators[e], "value");
       var title;
       var description;
       var access;
       var cells = [];
       if (titles) {
         title = getNodeValue_tag(enumerators[e], "title");
         cells.push(title);
       }
       cells.push(identifier);
       cells.push(value);
       if (hasPartialAccess) {
         access = getNodeValue_tag(enumerators[e], "enumeratorAccess");
         cells.push(access);
       }
       if (descriptions) {
         description = getNodeValue_tag(enumerators[e], "description");
         cells.push(description);
       }
         
       for ( var i=0; i < cells.length; i++ ) {
         var container     = document.createElement('TD');
         var theData       = document.createElement('DIV');
         theData.innerHTML = cells[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
       body.appendChild(row);
     }
   
     table.appendChild(body);
     enumDiv.appendChild(table);
     return enumDiv;
   }
   
   function printWideRegisterDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? "1": "0");
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
     printReference_links( csrNode );
     
   
   }
   
   function printMemoryDefinition(csrNode) 
   {
     var memoryReferenceName = csrNode.referenceName;
     var memoryParentDiv     = document.getElementById(memoryReferenceName);
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = memoryParentDiv;
   
     var memoryDiv              = document.createElement('DIV');
   
     memoryDiv.id               = memoryParentDiv.id + "child";
     memoryDiv.style.marginLeft = "25px";
     csrNode.divChild = memoryDiv;
     memoryParentDiv.appendChild(memoryDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"resetMask");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, memoryDiv, csrNode);
   
     printReference_links(csrNode);
   }
   
   function printWideMemoryDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printReference_links( csrNode );
   
   }
   
   
   function printRefInfoTable( refArray, domParentNode, csrNode ) 
   {
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
   
     for ( var type in refArray )
       {
         var row = document.createElement('TR');
         
         //headings
         var container = document.createElement('TH');
         //     var theData   = document.createTextNode(node);
         var theData = document.createElement('DIV');
         theData.innerHTML = type;
   
         container.className = csrNode.referenceType;
   
         container.appendChild(theData);
         row.appendChild(container);
         
         //values
         container     = document.createElement('TD');
         container.className = "noborder";
         //      theData       = document.createTextNode(refArray[type]);
         var theData = document.createElement('DIV');
         theData.innerHTML = refArray[type];
   
         container.appendChild(theData);
         row.appendChild(container);
         
         tmp.appendChild(row);
       }
     
     domParentNode.appendChild(tableEl);
   }
   
   function printAddressMap(objectIndex, referenceName)
   {
     var csrNode;
    
     csrNode = csrNodeLookup(objectIndex, referenceName);
   
     //if window is already open, close it
     if (csrNode.addressMapWindow) {
       if (csrNode.addressMapWindow.opened)
         return;
       else csrNode.addressMapWindow.open()
     }
   
     csrNode.addressMapWindow = new Window( document.body.clientWidth - 625, 25, 600, 400, 'AddrMap' + objectIndex );
   
     var addrMapDiv       = document.createElement('DIV');
     addrMapDiv.id        = 'AddrMap' + objectIndex;
     addrMapDiv.style.marginLeft = "10px";
     addrMapDiv.style.marginRight = "10px";
     addrMapDiv.style.marginTop = "10px";
     addrMapDiv.style.marginBottom = "10px";
   
     
     csrNode.addressMapWindow.changeTitle( 'Address Map for ' + referenceName );
   
     addressMapEntries = getNodes_tag(csrNode.definitionPtr,'addressMapEntry');
   
     alertd('addressMapEntries=' + addressMapEntries.length);
   
     var tableEl = document.createElement('TABLE');
     tableEl.width = "550px";
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var headers = ['Address', 'Instance Name'];
   
      var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
         var container        = document.createElement('TH');
         var theData          = document.createElement('DIV');
         theData.innerHTML    = headers[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
   
     for ( var i=0; i < addressMapEntries.length; i++)
       {
         var print = false;
         var referenceName = getNodeValue_tag(addressMapEntries[i],"referenceName");
         var instanceName  = getNodeValue_tag(addressMapEntries[i],"instanceName");
         var referencedObj = csrNodeLookup(objectIndex, referenceName);
   
   
         var addressLow    = getNodeValue_tag(addressMapEntries[i],"addressLow");
         var addressHigh   = getNodeValue_tag(addressMapEntries[i],"addressHigh");
         
         if (addressLow == addressHigh) 
   	var addressRange = addressHigh;
         else
   	var addressRange = addressLow + ' - ' + addressHigh;
         
         if ( referencedObj ) 
   	{
   	  if (
                (referencedObj.referenceType == "register") ||
                (referencedObj.referenceType == "wideregister") ||
                (referencedObj.referenceType == "memory") ||
                (referencedObj.referenceType == "widememory")
             )
   	    {
   	      print = true;
   	      referenceName = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\'));">' + instanceName + '</a>';
   	    }
   	}
         else if ( referenceName == '' )
   	{
   	print = true;
   	referenceName = 'reserved';
   	}
   
         if ( print ) 
   	{
   	  var row_data = [ addressRange, referenceName];
   	  row          = document.createElement('TR');
   	  
   	  for ( var j=0; j<row_data.length; j++ ) 
   	    {
   	      var container     = document.createElement('TD');
   	      var theData       = document.createElement('DIV');
   	      theData.innerHTML = row_data[j];
   	      container.appendChild(theData);
   	      row.appendChild(container);
   	    }
   	  tmp.appendChild(row);
   	}
       }
   
     addrMapDiv.appendChild(tableEl);
   
     csrNode.addressMapWindow.appendDomEl(addrMapDiv);
     csrNode.addressMapWindow.open();
   }
   
   
   //expand nodes
   function expandAllNodes( objectIndex )
   {
     for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.expand();
       }
   }
   
   function collapseAllNodes( objectIndex )
   {
      for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.collapse();
       }
   }
   
   // Graphics Functions
   
   function highLightDiv( id )
   {
     fade(0xe7, 0xe7, 0xe7, 0xff, 0xff, 0x33, 100, id);  
   }
   
   function unhighLightDiv( id )
   {
     fade(0xff, 0xff, 0x33, 0xe7, 0xe7, 0xe7, 100, id);
   }
   
   function makearray(n)
   {
     this.length = n;
     for(var i = 1; i <= n; i++)
       this[i] = 0;
     return this;
   }
   
   hexa = new makearray(16);
   
   for(var i = 0; i < 10; i++) 
        hexa[i] = i;
   hexa[10]="a"; hexa[11]="b"; hexa[12]="c";
   hexa[13]="d"; hexa[14]="e"; hexa[15]="f";
   
   function hex(i)
   {
     if (i < 0) return "00";
     else if (i >255) return "ff";
     else return "" + hexa[Math.floor(i/16)] + hexa[i%16];
   }
   
   var fade_timer = 100;
   function setbgColor(r, g, b, id)
   {
     var hr = hex(r); var hg = hex(g); var hb = hex(b);
     document.getElementById(id).style.backgroundColor = "#"+hr+hg+hb;
     var timeOutString = 'document.getElementById("' + id + '").style.backgroundColor=' +  '"#'+hr+hg+hb +'"';
     fade_timer = fade_timer + 25;
     setTimeout(timeOutString, fade_timer);
   
   }
   
   function fade(sr, sg, sb, er, eg, eb, step, id)
   {
     fade_timer = 100;
     for(var i = 0; i <= step; i++){
       setbgColor(Math.floor(sr * ((step-i)/step) + er * (i/step)),Math.floor(sg * ((step-i)/step) + eg * (i/step)),Math.floor(sb * ((step-i)/step) + eb * (i/step)),id);
     }
   }
   
   // Browser Detect
   
   // Determine browser and version.
   
   function Browser() 
   {
   
     var ua, s, i;
   
     this.isIE    = false;
     this.isNS    = false;
     this.version = null;
   
     ua = navigator.userAgent;
   
     s = "MSIE";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isIE = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     s = "Netscape6/";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     // Treat any other "Gecko" browser as NS 6.1.
   
     s = "Gecko";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = 6.1;
       return;
     }
   }
   
   var browser = new Browser();
   
   //DHTML Windows Below
   
   var myWindow = new Object();
   var globalWindowZIndex = 500;
   
   // Window Class
   function Window(x,y,w,h,dom_id) 
   {
     
     // CLASS TAG ELEMENT VARAIBLES
     this.window             = 0;
     this.title              = 0;
     this.titleBar           = 0;
     this.titleBarText       = 0;
     this.titleBarButtons    = 0;
     this.clientArea         = 0;
     this.titleBarMap        = 0;
     this.left               = x;
     this.top                = y;
     this.width              = w;
     this.height             = h;
     this.opened             = false; 
     this.dom_id             = dom_id;
   
     if (browser.isNS) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
       }
     if (browser.isIE) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
     }
     this.inMoveDrag   = false;
   
     // CLASS METHOD FUNCTIONS
     this.create        = windowCreate;
     this.init          = windowInit;
     this.open          = windowOpen;
     this.makeActive    = windowMakeActive;
     this.insertHTML    = windowInsertHTML; 
     this.appendHTML    = windowAppendHTML;
     this.appendDomEl   = windowAppendDomEl;
     this.close         = windowClose;
     this.windowColor   = windowChangeColor;
   
     this.changeTitle = function(title) {
       this.title.innerHTML = title;
     }
   
     this.wallpaper = function(img) {
        this.windowArea.style.backgroundImage    = img;
        this.windowArea.style.backgroundPosition = "center";
        this.windowArea.style.backgroundRepeat   = "no-repeat";
     }
   
     this.create();
     this.init();
   }
   
   //
   // Create WINDOW DOM object Tree
   //
   // body
   //  |
   //  | -- div ( window )
   //        |
   //        | -- div ( titlebar )
   //              |
   //              | -- span ( title )
   //              |
   //        | -- div ( text window area )
   //
   
   function windowCreate() 
   {
     // Find the main Body Tag.  Only one should exist in page 
     var bodyEl = document.getElementsByTagName("body");
   
     //WINDOW DIV
     var windowEl          = document.createElement("div");
     windowEl.className    = "window";
     windowEl.style.left   = this.left + "px";
     windowEl.style.top    = this.top + "px";
     windowEl.style.width  = this.width + "px"; 
     windowEl.style.height = this.height + "px";
     windowEl.id           = "window" + this.dom_id;
     windowEl.parent       = this;
   
   
     //TOP TITLE DIV
   
     var titleBarEl         = document.createElement("div");
     //  titleBarEl.className   = "windowTitleBar";
     titleBarEl.id          = "titleBar"; 
     titleBarEl.onmousedown = windowMove;
     titleBarEl.parent      = this;
   
     // Put the title into a table
   
     var tableTitleEl       = document.createElement("table");
     tableTitleEl.width     = "100%";
     var tbodyTitleEl       = document.createElement("tbody");
     var trTitleEl          = document.createElement("tr");
     var tdTitlePinIconEl   = document.createElement("td");
     tdTitlePinIconEl.width = "10%";
     tdTitlePinIconEl.algin = "right";
     tdTitlePinIconEl.className = "windowTitleBar";
     var tdTitleTitleEl     = document.createElement("td");
     tdTitleTitleEl.width   = "90%";
     tdTitleTitleEl.algin   = "right";
     tdTitleTitleEl.className = "windowTitleBar";
     tdTitleTitleEl.innerHTML   = 'WINDOW TITLE';
     tdTitleTitleEl.parent      = this;
     tdTitleTitleEl.onmouseover = windowMoveCursorSet;
     tdTitleTitleEl.onmouseout  = windowDefaultCursorSet;
     
     this.title  = tdTitleTitleEl;
     
     // CLOSE DIV
     var closeLink       = document.createElement("a");
     closeLink.setAttribute('href', 'javascript:void(0);');
     closeLink.onclick    = this.close;
     closeLink.parent    = this;
     var linkText = document.createTextNode('close');
     closeLink.appendChild(linkText);
     closeLink.style.color = "white";
   
   
     // Window List Area
     var windowAreaEl = document.createElement("div");
     windowAreaEl.className    = "windowListArea";
     
     windowAreaEl.style.width  = this.ca_width + "px";
     windowAreaEl.style.height = this.ca_height + "px";
     
     // Build DOM
     tdTitlePinIconEl.appendChild(closeLink);
   
     trTitleEl.appendChild(tdTitleTitleEl);
     trTitleEl.appendChild(tdTitlePinIconEl);
     tbodyTitleEl.appendChild(trTitleEl);
     tableTitleEl.appendChild(tbodyTitleEl);
     titleBarEl.appendChild(tableTitleEl);
     
     windowEl.appendChild(titleBarEl);
     
     windowEl.appendChild(windowAreaEl);
     document.body.appendChild(windowEl);
     
     this.window           = windowEl;
     this.windowArea       = windowAreaEl; 
     this.title            = tdTitleTitleEl;
   
   }
   
   function windowInit() 
   {
   
   }
   
   function windowChangeColor(color) 
   {
     this.window.style.backgroundColor = color;
     this.windowArea.style.backgroundColor = color;
   }
   
   function windowInsertHTML(html) 
   {
     this.windowArea.innerHTML = html;
   }
   
   function windowAppendHTML(html) 
   {
     this.windowArea.innerHTML = this.windowArea.innerHTML + html;
   }
   
   function windowAppendDomEl(el)
   {
     this.windowArea.appendChild(el);
   }
   
   function windowOpen() 
   {
     if (this.isOpen)
       return;
   
     this.opened = true;
   
     // Restore the Window and make it visible.
     this.makeActive();
     this.isOpen = true;
     this.window.style.visibility = "visible";
   }
   
   
   function windowMakeActive() 
   {
     if (myWindow == this)
       return;
   
     this.window.style.zIndex = globalWindowZIndex;
     globalWindowZIndex++;
     myWindow = this;
   
   }
   
   //
   // Event handlers.
   //
   
   
   function windowClientAreaClick(event) 
   {
   
     // Make this Window the active one.
   
      myWindow.makeActive();
   }
   
   function windowMove(event) 
   {
     var target;
     var x, y;
   
     if (browser.isIE)
       target = window.event.srcElement.tagName;
     if (browser.isNS)
       target = event.target.tagName;
   
     if (target == "AREA")
       return;
   
     p = this.parent;
     p.makeActive();
     // Get cursor offset from Window window.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
     }
     myWindow.xOffset = myWindow.window.offsetLeft - x;
     myWindow.yOffset = myWindow.window.offsetTop  - y;
   
     // Set document to capture mousemove and mouseup events.
   
     if (browser.isIE) {
       document.onmousemove = windowMoveDragStart;
       document.onmouseup   = windowMoveDragStop;
     }
     if (browser.isNS) {
       document.addEventListener("mousemove", windowMoveDragStart,   true);
       document.addEventListener("mouseup",   windowMoveDragStop, true);
       event.preventDefault();
     }
     myWindow.inMoveDrag = true;
     
   }
   
   
   
   function windowClose() 
   {
     this.parent.opened = false;
     document.body.removeChild(this.parent.window);
   }
   
   
   function windowMoveDragStart(event) 
   {
   
     var x, y;
   
     if (!myWindow.inMoveDrag)
       return;
   
     // Get cursor position.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
       window.event.cancelBubble = true;
       window.event.returnValue = false;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
       event.preventDefault();
     }
   
     // Move Window window based on offset from cursor.
    
     nx = ( x + myWindow.xOffset );
     ny = ( y + myWindow.yOffset );
   
     if ( (nx<0) || (ny<0) ) {
   
     } else {
       myWindow.window.style.left = (x + myWindow.xOffset) + "px";
       myWindow.window.style.top  = (y + myWindow.yOffset) + "px";
     }
   }
   
   
   function windowMoveDragStop(event) 
   {
     myWindow.inMoveDrag = false;
   
     // Remove mousemove and mouseup event captures on document.
   
     if (browser.isIE) {
       document.onmousemove = null;
       document.onmouseup   = null;
     }
     if (browser.isNS) {
       document.removeEventListener("mousemove", windowMoveDragStart,   true);
       document.removeEventListener("mouseup",   windowMoveDragStop, true);
     }
   }
   
   
   function windowMoveCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   function windowDefaultCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   // End of Java Script
  </script>
  <noscript>
   <div class="noscript">
    <h2>JavaScript required</h2>
    <p>csrCompiler HTML pages require JavaScript.</p>
    <p>Your web browser does not support JavaScript or it has been disabled.</p>
   <div>
  </noscript>
 </head>
 <body onload="importXML('xmlData')">
  <xml id="xmlData" style="display:none;">
   <?xml version="1.0" encoding="UTF-8" ?>
   <csr:csrData
    xmlns:csr="http://www.semifore.com/schema/csrXmlHtml"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.semifore.com/schema/csrXmlHtml http://www.semifore.com/schema/csrXmlHtml.xsd"
    >
    <csr:fileInfo>
     <csr:inputFiles>
      <csr:file>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
      </csr:file>
     </csr:inputFiles>
     <csr:configurationFiles>
       <csr:file>
       <csr:filename>/project/jenkins/workspace/Esperanto_DV/soc_hal/esperanto-soc/dv/common/scripts/semifore_css/etsoc_esr.css</csr:filename>
      </csr:file>
     </csr:configurationFiles>
    </csr:fileInfo>
    <csr:csrObject>
     <csr:topDefinition>
      <csr:referenceName>dmac</csr:referenceName>
     </csr:topDefinition>
     <csr:definitions>
      <csr:definition>
       <csr:referenceType>addressmap</csr:referenceType>
       <csr:referenceName>dmac</csr:referenceName>
       <csr:identifier>dmac</csr:identifier>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>12857</csr:linenumber>
       <csr:title></csr:title>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Dmac</csr:typeName>
        <csr:description>
         <csr:p>DW_ahb_dmac DMA Controller Memory map</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>dmac.Software_Handshake_Registers</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers</csr:referenceName>
        </csr:reference>
       </csr:references>
       <csr:addressMap>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x3FF</csr:addressHigh>
         <csr:instanceName>dmac</csr:instanceName>
         <csr:referenceName>dmac</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x57</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x0</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers.SAR0</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers.SAR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8</csr:addressLow>
         <csr:addressHigh>0x8</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers.DAR0</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers.DAR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x10</csr:addressLow>
         <csr:addressHigh>0x10</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers.LLP0</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers.LLP0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18</csr:addressLow>
         <csr:addressHigh>0x18</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers.CTL0</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers.CTL0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x20</csr:addressLow>
         <csr:addressHigh>0x20</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers.SSTAT0</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers.SSTAT0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x28</csr:addressLow>
         <csr:addressHigh>0x28</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers.DSTAT0</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers.DSTAT0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x30</csr:addressLow>
         <csr:addressHigh>0x30</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers.SSTATAR0</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers.SSTATAR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x38</csr:addressLow>
         <csr:addressHigh>0x38</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers.DSTATAR0</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers.DSTATAR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x40</csr:addressLow>
         <csr:addressHigh>0x40</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers.CFG0</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers.CFG0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x48</csr:addressLow>
         <csr:addressHigh>0x48</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers.SGR0</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers.SGR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x50</csr:addressLow>
         <csr:addressHigh>0x50</csr:addressHigh>
         <csr:instanceName>dmac.Channel_0_Registers.DSR0</csr:instanceName>
         <csr:referenceName>dmac.Channel_0_Registers.DSR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x58</csr:addressLow>
         <csr:addressHigh>0xAF</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x58</csr:addressLow>
         <csr:addressHigh>0x58</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers.SAR1</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers.SAR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x60</csr:addressLow>
         <csr:addressHigh>0x60</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers.DAR1</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers.DAR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x68</csr:addressLow>
         <csr:addressHigh>0x68</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers.LLP1</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers.LLP1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x70</csr:addressLow>
         <csr:addressHigh>0x70</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers.CTL1</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers.CTL1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x78</csr:addressLow>
         <csr:addressHigh>0x78</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers.SSTAT1</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers.SSTAT1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x80</csr:addressLow>
         <csr:addressHigh>0x80</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers.DSTAT1</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers.DSTAT1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88</csr:addressLow>
         <csr:addressHigh>0x88</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers.SSTATAR1</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers.SSTATAR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x90</csr:addressLow>
         <csr:addressHigh>0x90</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers.DSTATAR1</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers.DSTATAR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x98</csr:addressLow>
         <csr:addressHigh>0x98</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers.CFG1</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers.CFG1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA0</csr:addressLow>
         <csr:addressHigh>0xA0</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers.SGR1</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers.SGR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA8</csr:addressLow>
         <csr:addressHigh>0xA8</csr:addressHigh>
         <csr:instanceName>dmac.Channel_1_Registers.DSR1</csr:instanceName>
         <csr:referenceName>dmac.Channel_1_Registers.DSR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB0</csr:addressLow>
         <csr:addressHigh>0x107</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB0</csr:addressLow>
         <csr:addressHigh>0xB0</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers.SAR2</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers.SAR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB8</csr:addressLow>
         <csr:addressHigh>0xB8</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers.DAR2</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers.DAR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC0</csr:addressLow>
         <csr:addressHigh>0xC0</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers.LLP2</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers.LLP2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC8</csr:addressLow>
         <csr:addressHigh>0xC8</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers.CTL2</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers.CTL2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xD0</csr:addressLow>
         <csr:addressHigh>0xD0</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers.SSTAT2</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers.SSTAT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xD8</csr:addressLow>
         <csr:addressHigh>0xD8</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers.DSTAT2</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers.DSTAT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xE0</csr:addressLow>
         <csr:addressHigh>0xE0</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers.SSTATAR2</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers.SSTATAR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xE8</csr:addressLow>
         <csr:addressHigh>0xE8</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers.DSTATAR2</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers.DSTATAR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF0</csr:addressLow>
         <csr:addressHigh>0xF0</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers.CFG2</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers.CFG2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF8</csr:addressLow>
         <csr:addressHigh>0xF8</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers.SGR2</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers.SGR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x100</csr:addressLow>
         <csr:addressHigh>0x100</csr:addressHigh>
         <csr:instanceName>dmac.Channel_2_Registers.DSR2</csr:instanceName>
         <csr:referenceName>dmac.Channel_2_Registers.DSR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x108</csr:addressLow>
         <csr:addressHigh>0x15F</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x108</csr:addressLow>
         <csr:addressHigh>0x108</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers.SAR3</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers.SAR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x110</csr:addressLow>
         <csr:addressHigh>0x110</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers.DAR3</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers.DAR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x118</csr:addressLow>
         <csr:addressHigh>0x118</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers.LLP3</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers.LLP3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x120</csr:addressLow>
         <csr:addressHigh>0x120</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers.CTL3</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers.CTL3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x128</csr:addressLow>
         <csr:addressHigh>0x128</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers.SSTAT3</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers.SSTAT3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x130</csr:addressLow>
         <csr:addressHigh>0x130</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers.DSTAT3</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers.DSTAT3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x138</csr:addressLow>
         <csr:addressHigh>0x138</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers.SSTATAR3</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers.SSTATAR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x140</csr:addressLow>
         <csr:addressHigh>0x140</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers.DSTATAR3</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers.DSTATAR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x148</csr:addressLow>
         <csr:addressHigh>0x148</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers.CFG3</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers.CFG3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x150</csr:addressLow>
         <csr:addressHigh>0x150</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers.SGR3</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers.SGR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x158</csr:addressLow>
         <csr:addressHigh>0x158</csr:addressHigh>
         <csr:instanceName>dmac.Channel_3_Registers.DSR3</csr:instanceName>
         <csr:referenceName>dmac.Channel_3_Registers.DSR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x160</csr:addressLow>
         <csr:addressHigh>0x2BF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2C0</csr:addressLow>
         <csr:addressHigh>0x367</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2C0</csr:addressLow>
         <csr:addressHigh>0x2C0</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.RawTfr</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.RawTfr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2C8</csr:addressLow>
         <csr:addressHigh>0x2C8</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.RawBlock</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.RawBlock</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2D0</csr:addressLow>
         <csr:addressHigh>0x2D0</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.RawSrcTran</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.RawSrcTran</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2D8</csr:addressLow>
         <csr:addressHigh>0x2D8</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.RawDstTran</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.RawDstTran</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2E0</csr:addressLow>
         <csr:addressHigh>0x2E0</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.RawErr</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.RawErr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2E8</csr:addressLow>
         <csr:addressHigh>0x2E8</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.StatusTfr</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.StatusTfr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2F0</csr:addressLow>
         <csr:addressHigh>0x2F0</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.StatusBlock</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.StatusBlock</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2F8</csr:addressLow>
         <csr:addressHigh>0x2F8</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.StatusSrcTran</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.StatusSrcTran</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x300</csr:addressLow>
         <csr:addressHigh>0x300</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.StatusDstTran</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.StatusDstTran</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x308</csr:addressLow>
         <csr:addressHigh>0x308</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.StatusErr</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.StatusErr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x310</csr:addressLow>
         <csr:addressHigh>0x310</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.MaskTfr</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.MaskTfr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x318</csr:addressLow>
         <csr:addressHigh>0x318</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.MaskBlock</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.MaskBlock</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x320</csr:addressLow>
         <csr:addressHigh>0x320</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.MaskSrcTran</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.MaskSrcTran</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x328</csr:addressLow>
         <csr:addressHigh>0x328</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.MaskDstTran</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.MaskDstTran</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x330</csr:addressLow>
         <csr:addressHigh>0x330</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.MaskErr</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.MaskErr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x338</csr:addressLow>
         <csr:addressHigh>0x338</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.ClearTfr</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.ClearTfr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x340</csr:addressLow>
         <csr:addressHigh>0x340</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.ClearBlock</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.ClearBlock</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x348</csr:addressLow>
         <csr:addressHigh>0x348</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.ClearSrcTran</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.ClearSrcTran</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x350</csr:addressLow>
         <csr:addressHigh>0x350</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.ClearDstTran</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.ClearDstTran</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x358</csr:addressLow>
         <csr:addressHigh>0x358</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.ClearErr</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.ClearErr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x360</csr:addressLow>
         <csr:addressHigh>0x360</csr:addressHigh>
         <csr:instanceName>dmac.Interrupt_Registers.StatusInt</csr:instanceName>
         <csr:referenceName>dmac.Interrupt_Registers.StatusInt</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x368</csr:addressLow>
         <csr:addressHigh>0x397</csr:addressHigh>
         <csr:instanceName>dmac.Software_Handshake_Registers</csr:instanceName>
         <csr:referenceName>dmac.Software_Handshake_Registers</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x368</csr:addressLow>
         <csr:addressHigh>0x368</csr:addressHigh>
         <csr:instanceName>dmac.Software_Handshake_Registers.ReqSrcReg</csr:instanceName>
         <csr:referenceName>dmac.Software_Handshake_Registers.ReqSrcReg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x370</csr:addressLow>
         <csr:addressHigh>0x370</csr:addressHigh>
         <csr:instanceName>dmac.Software_Handshake_Registers.ReqDstReg</csr:instanceName>
         <csr:referenceName>dmac.Software_Handshake_Registers.ReqDstReg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x378</csr:addressLow>
         <csr:addressHigh>0x378</csr:addressHigh>
         <csr:instanceName>dmac.Software_Handshake_Registers.SglRqSrcReg</csr:instanceName>
         <csr:referenceName>dmac.Software_Handshake_Registers.SglRqSrcReg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x380</csr:addressLow>
         <csr:addressHigh>0x380</csr:addressHigh>
         <csr:instanceName>dmac.Software_Handshake_Registers.SglRqDstReg</csr:instanceName>
         <csr:referenceName>dmac.Software_Handshake_Registers.SglRqDstReg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x388</csr:addressLow>
         <csr:addressHigh>0x388</csr:addressHigh>
         <csr:instanceName>dmac.Software_Handshake_Registers.LstSrcReg</csr:instanceName>
         <csr:referenceName>dmac.Software_Handshake_Registers.LstSrcReg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x390</csr:addressLow>
         <csr:addressHigh>0x390</csr:addressHigh>
         <csr:instanceName>dmac.Software_Handshake_Registers.LstDstReg</csr:instanceName>
         <csr:referenceName>dmac.Software_Handshake_Registers.LstDstReg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x398</csr:addressLow>
         <csr:addressHigh>0x3FF</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x398</csr:addressLow>
         <csr:addressHigh>0x398</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers.DmaCfgReg</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers.DmaCfgReg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3A0</csr:addressLow>
         <csr:addressHigh>0x3A0</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers.ChEnReg</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers.ChEnReg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3A8</csr:addressLow>
         <csr:addressHigh>0x3A8</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers.DmaIdReg</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers.DmaIdReg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B0</csr:addressLow>
         <csr:addressHigh>0x3B0</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers.DmaTestReg</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers.DmaTestReg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B8</csr:addressLow>
         <csr:addressHigh>0x3C7</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3C8</csr:addressLow>
         <csr:addressHigh>0x3C8</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_6</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3D0</csr:addressLow>
         <csr:addressHigh>0x3D0</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_5</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3D8</csr:addressLow>
         <csr:addressHigh>0x3D8</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_4</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3E0</csr:addressLow>
         <csr:addressHigh>0x3E0</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_3</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3E8</csr:addressLow>
         <csr:addressHigh>0x3E8</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_2</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3F0</csr:addressLow>
         <csr:addressHigh>0x3F0</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_1</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3F8</csr:addressLow>
         <csr:addressHigh>0x3F8</csr:addressHigh>
         <csr:instanceName>dmac.Miscellaneous_Registers.DmaCompsID</csr:instanceName>
         <csr:referenceName>dmac.Miscellaneous_Registers.DmaCompsID</csr:referenceName>
        </csr:addressMapEntry>
       </csr:addressMap>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers</csr:referenceName>
       <csr:identifier>Channel_0_Registers</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>1434</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Dmac_Channel_0_Registers</csr:typeName>
        <csr:description>
         <csr:p>Channel registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers.SAR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers.DAR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers.LLP0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers.CTL0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers.SSTAT0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers.DSTAT0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers.SSTATAR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers.DSTATAR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers.CFG0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers.SGR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_0_Registers.DSR0</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers.SAR0</csr:referenceName>
       <csr:identifier>SAR0</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>60</csr:linenumber>
       <csr:title>Source Address for Channel x</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_0_Registers_SAR0</csr:typeName>
        <csr:description>
         <csr:p>The starting source address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the source address of the current AHB transfer.</csr:p>
         <csr:p>Note:You must program the SAR address to be aligned to CTLx.SRC_TR_WIDTH.</csr:p>
         <csr:p>For information on how the DARx is updated at the start of each DMA block for multi-block transfers, refer "Programming Examples".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>51</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Source Address of DMA transfer.  Updated after each source transfer.  The SINC field in the CTLx register determines whether the address increments, decrements, or is left unchanged on every source transfer through the block transfer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>59</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers.DAR0</csr:referenceName>
       <csr:identifier>DAR0</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>94</csr:linenumber>
       <csr:title>Destination Address Register for Channel x</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_0_Registers_DAR0</csr:typeName>
        <csr:description>
         <csr:p>The starting destination address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the destination address of the current AHB transfer.</csr:p>
         <csr:p>Note: You must program the DAR to be aligned to CTLx.DST_TR_WIDTH.</csr:p>
         <csr:p>For information on how the DARx is updated at the start of each DMA block for multi-block transfers, refer "Programming Examples".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>85</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Destination address of DMA transfer.  Updated after each destination transfer.  The DINC field in the CTLx register determines whether the address increments, decrements, or is left unchanged on every destination transfer throughout the block transfer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>93</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers.LLP0</csr:referenceName>
       <csr:identifier>LLP0</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>156</csr:linenumber>
       <csr:title>Linked List Pointer Register for Channel x</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_0_Registers_LLP0</csr:typeName>
        <csr:description>
         <csr:p>This register does not exist if the DMAH_CHx_HC_LLP configuration parameter is set to True</csr:p>
         <csr:p>The LLP register has two</csr:p>
         <csr:p>functions:</csr:p>
         <csr:p> - The logical result of the equation LLP.LOC !=0 is used to set up the type of DMA transfer - single or multi-block.  The Table "Programming of Transfer Types and Channel Register</csr:p>
         <csr:p>Update Method" shows how the method of updating the channel registers is a function of LLP.LOC != 0. If LLP.LOC is set to 0x0, then transfers using linked lists are not enabled. This register must be</csr:p>
         <csr:p>programmed prior to enabling the channel in order to set up the transfer type.</csr:p>
         <csr:p> - LLP.LOC != 0 contains the pointer to the next LLI for block chaining using linked lists; refer to "Block Chaining</csr:p>
         <csr:p>Using Linked Lists". The LLPx register can also point to the address where write-back of the control and source/destination status information occur after block completion.</csr:p>
         <csr:p>Note:You need to program this register to point to the first Linked List Item (LLI) in memory prior to enabling the channel if block chaining is enabled. If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>Rsvd_LMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>134</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LOC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>147</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Starting Address In Memory of next LLI if block chaining is enabled.  Note that the two LSBs of the starting address are not stored because the address is assumed to be aligned to a 32-bit boundary. LLI accesses are always 32-bit accesses (Hsize=2) aligned to 32-bit boundaries and cannot be changed or programmed to anything other than 32-bit.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LLP</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>155</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers.CTL0</csr:referenceName>
       <csr:identifier>CTL0</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>706</csr:linenumber>
       <csr:title>Control Register for Channel x</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000200304801</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_0_Registers_CTL0</csr:typeName>
        <csr:description>
         <csr:p>This register contains fields that control the DMA transfer.</csr:p>
         <csr:p>The CTLx register is part of the block descriptor (linked list item - LLI) when block chaining is enabled. It can be varied on a block-by-block basis within a DMA transfer when block chaining is enabled. For information about the behavior of this register between blocks, refer to "Multi-Block Transfers".</csr:p>
         <csr:p>If status write-back is enabled, the upper word of the control register, CTLx[63:32], is written to the control register location of the LLI in system memory at the end of the block transfer.</csr:p>
         <csr:p>Note:You need to program this register prior to enabling the channel.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INT_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>194</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interrupt Enable Bit.  If set, then all interrupt-generating sources are enabled.  Functions as a global mask bit for all interrupts for the channel;  raw* interrupt registers still assert if CTLx.INT_EN=0.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>INTERRUPT_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Interrupt is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERRUPT_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Interrupt is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_TR_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>243</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Transfer Width.  Mapped to AHB bus hsize.  For a non-memory peripheral, typically the</csr:p>
         <csr:p>peripheral (destination) FIFO width.  </csr:p>
         <csr:p>This value must be less than or equal to DMAH_Mk_HDATA_WIDTH where k is the AHB layer 1 to 4 where the destination resides. For the decoding of this field,</csr:p>
         <csr:p>see the "Setting Up Transfers" section in the DW_ahb_dmac Databook.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination transfer width is 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination transfer width is 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Destination transfer width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Destination transfer width is 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Destination transfer width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_TR_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>290</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Transfer Width.  Mapped to AHB bus hsize.  For a non-memory peripheral, typically the peripheral (source) FIFO width. </csr:p>
         <csr:p>This value must be less than or equl to DMAH_Mk_HDATA_WIDTH, where k is the AHB layer 1 to 4 where the source resides.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source transfer width is 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source transfer width is 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Source transfer width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Source transfer width is 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Source transfer width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DINC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>320</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Address Increment.  Indicates whether to increment or decrement the destination address on every destination transfer.  If your device is writing data to a destination peripheral FIFO with a fixed address, then set </csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DINC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Increments the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Decrements the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>No change in the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>No change in the destination address</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SINC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>350</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Address Increment.  Indicates whether to increment or decrement the source address on every source transfer.  If the device is fetching data from a source peripheral FIFO with a fixed address, then set this field to "No change".</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SINC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Increments the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Decrements the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>No change in the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>No change in the source address</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DEST_MSIZE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>398</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Burst Transaction Length.  Number of data items, each of width CTLx.DST_TR_WIDTH, to be written to the destination every time a destination burst transaction request is made from either the corresponding hardware or software handshaking interface.</csr:p>
         <csr:p>NOTE: This value is not related to the AHB bus master HBURST bus.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Number of data items to be transferred is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Number of data items to be transferred is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Number of data items to be transferred is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Number of data items to be transferred is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Number of data items to be transferred is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Number of data items to be transferred is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Number of data items to be transferred is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Number of data items to be transferred is 256</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_MSIZE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>450</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Burst Transaction Length.  Number of data items, each of width CTLx.SRC_TR_WIDTH, to be read</csr:p>
         <csr:p>from the source every time a burst transferred request is made from either the corresponding hardware or software handshaking interface.</csr:p>
         <csr:p>NOTE:  This value is not related to the AHB bus</csr:p>
         <csr:p>master HBURST bus. For information on the decoding for this field, see the "Setting Up Transfers" section and for more inforamtion about this field, see the "Choosing the Receive Watermark level" section in the DW_ahb_dmac Databook.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Number of data items to be transferred is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Number of data items to be transferred is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Number of data items to be transferred is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Number of data items to be transferred is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Number of data items to be transferred is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Number of data items to be transferred is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Number of data items to be transferred is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Number of data items to be transferred is 256</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_GATHER_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>470</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source gather enable.  Gather on the source side is applicable only when the CTLx.SINC bit indicates an incrementing or decrementing address control.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_GATHER_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source gather is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_GATHER_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source gather is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_SCATTER_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>490</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination scatter enable.  Scatter on the destination side is applicable only when the CTLx.DINC bit indicates an incrementing or decrementing address control.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DST_SCATTER_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Scatter is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_SCATTER_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Scatter is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>498</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TT_FC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>562</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Type and Flow Control.  Flow control can be assigned to the DW_ahb_dmac, the source peripheral, or the destination peripheral.  For more information on transfer types and flow control, refer to "Setup/Operation of the DW_ahb_dmac Transfers".</csr:p>
         <csr:p>Dependencies: If the configuration parameter DMAH_CHx_FC is set to DMA_FC_ONLY, then TT_FC[2] does not exist and TT_FC[2] always reads back 0.</csr:p>
         <csr:p>If DMAH_CHx_FC is set to SRC_FC_ONLY, then TT_FC[2:1] does not exist and TT_FC[2:1] always reads back 2'b10.</csr:p>
         <csr:p>If DMAH_CHx_FC is set to DST_FC_ONLY, then TT_FC[2:1] does not exist and TT_FC[2:1] always reads back 2'b11.</csr:p>
         <csr:p>For multi-block transfers using linked list operation, TT_FC must be constant for all blocks of this multi-block transfer.</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TT_FC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer type is Memory to Memory and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer type is Memory to Peripheral and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Transfer type is Peripheral to Memory and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Transfer type is Peripheral to Memory and Flow Controller is Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is Source Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Transfer type is Memory to Peripheral and Flow Controller is Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is Destination Peripheral</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>570</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>578</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LLP_DST_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>601</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block chaining is enabled on the destination side only if LLP_DST_EN field is high and LLPx.LOC is non-zero.  For more information, see "Block Chaining using Linked Lists".</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LLP_DST_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Block chaining using Linked List is disabled on the Destination side</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_DST_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Block chaining using Linked List is enabled on the Destination side</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LLP_SRC_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>624</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block chaining is enabled on the source side only if the LLP_SRC_EN field is high and LLPx.LOC is non-zero.</csr:p>
         <csr:p>For more information, see "Block Chaining using Linked Lists".</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LLP_SRC_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Block chaining using Linked List is disabled on the Source side</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_SRC_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Block chaining using Linked List is enabled on the Source side</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>632</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BLOCK_TS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>658</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block Transfer Size.</csr:p>
         <csr:p>When the DW_ahb_dmac is the flow controller, the user writes this field before</csr:p>
         <csr:p>the channel is enabled in order to indicate the block size.  The number programmed into BLOCK_TS indicates the total number of single transactions to perform for every block transfer; a single</csr:p>
         <csr:p>transaction is mapped to a single AMBA beat.</csr:p>
         <csr:p>Width: The width of single transaction is determined by CTLx.SRC_TR_WIDTH. For further information on setting this field, refer to "Transfer</csr:p>
         <csr:p>Operation".</csr:p>
         <csr:p>Once the transfer starts, the read-back value is the total number of data items already read from the source peripheral, regardless of what is the flow controller.</csr:p>
         <csr:p>When the source or</csr:p>
         <csr:p>destination peripheral is assigned as the flow controller, then the maximum block size that can be read back saturates at DMAH_CHx_MAX_BLK_SIZE, but the actual block size can be greater.</csr:p>
        </csr:description>
         <csr:msb>39</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x02</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_2_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>666</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>43</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DONE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>697</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Done bit.</csr:p>
         <csr:p>If status write-back is enabled, the upper word of the control register, CTLx[63:32], is</csr:p>
         <csr:p>written to the control register location of the Linked List Item (LLI) in system memory at the end of the block transfer with the done bit set.</csr:p>
         <csr:p>Software can poll the LLI CTLx.DONE bit to see when a block transfer is complete.  The LLI CTLx.DONE bit should be cleared when the linked lists are set up in memory prior to enabling the channel.</csr:p>
         <csr:p>LLI accesses are always 32-bit accesses (Hsize=2) aligned to 32-bit boundaries and cannot be changed or programmed to anything other than 32-bit.  For more information, refer to "Multi-Block Transfers".</csr:p>
        </csr:description>
         <csr:msb>44</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DONE bit is deasserted the enb of block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SET the DONE bit at the end of block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_3_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>705</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers.SSTAT0</csr:referenceName>
       <csr:identifier>SSTAT0</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>749</csr:linenumber>
       <csr:title>Source Status Register for Channel x</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_0_Registers_SSTAT0</csr:typeName>
        <csr:description>
         <csr:p>After each block transfer completes, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register. This status information is then stored in the SSTATx register and written out to the SSTATx register location of the LLI before the start of the next block. For conditions under which the source status information is fetched, refer to "Multi-Block Transfers". This register does not exist if DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
         <csr:p>Note: This register is a temporary placeholder for the source status information on its way to the SSTATx register location of the LLI. The source status information should be retrieved by software from the SSTATx register location of the LLI, and not by a read of this register over the DW_ahb_dmac slave interface.</csr:p>
         <csr:p>If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>740</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source status information retrieved by hardware from the address pointed to by the contents of the STATARx register</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>748</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers.DSTAT0</csr:referenceName>
       <csr:identifier>DSTAT0</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>793</csr:linenumber>
       <csr:title>Destination Status Register for Channel x</csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_0_Registers_DSTAT0</csr:typeName>
        <csr:description>
         <csr:p>After each block transfer completes, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register. This status information is then stored in the DSTATx register and written out to the DSTATx register location of the LLI before the start of the next block. For conditions under which the destination status information is fetched, refer to "Multi-Block Transfers". This register does not exist if DMAH_CHx_STAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
         <csr:p>Note:This register is a temporary placeholder for the destination status information on its way to the DSTATx register location of the LLI. The destination status information should be retrieved by software from the DSTATx register location of the LLI, and not by a read of this register over the DW_ahb_dmac slave interface.</csr:p>
         <csr:p>If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>784</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination status information retrieved by hardware from the address pointed to by the contents of DSTATARx register.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>792</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers.SSTATAR0</csr:referenceName>
       <csr:identifier>SSTATAR0</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>836</csr:linenumber>
       <csr:title>Source Status Address Register for Channel x</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_0_Registers_SSTATAR0</csr:typeName>
        <csr:description>
         <csr:p>After completion of each block transfer, hardware can retrieve the source status information from the user-defined address to which the contents of the SSTATARx register point. The user can select any location in system memory that would provide a 32-bit value to indicate the status of the source transfer. For example, if the DW_apb_ssi is the source peripheral for the DMA transfer, the user can use one of the SSI registers to indicate the status of the transfer. Thus the address programmed in SSTATARx could be the address of the SSI.CTRL register or the SSI.ISR register, or it could be the address of the SSI.RXFLR register.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>This register does not exist if the configuration parameter DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>827</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pointer from where hardware can fetch the source status information, which is registered in the SSTATx register and written out to the SSTATx register location of the LLI before the start of the next block.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>835</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers.DSTATAR0</csr:referenceName>
       <csr:identifier>DSTATAR0</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>880</csr:linenumber>
       <csr:title>Destination Status Address Register for Channel x</csr:title>
       <csr:offset>0x38</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_0_Registers_DSTATAR0</csr:typeName>
        <csr:description>
         <csr:p>After completion of each block transfer, hardware can retrieve the destination status information from the user-defined address to which the contents of the DSTATARx register point. The user can select any location in system memory that would provide a 32-bit value to indicate the status of the destination transfer. For example, if the DW_apb_ssi is the destination peripheral for the DMA transfer, the user can use one of the SSI registers to indicate the status of the transfer. Thus the address programmed in DSTATARx could be the address of the SSI.CTRL register or the SSI.ISR register, or it could be the address of the SSI.TXFLR register.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>This register does not exist if the configuration parameter DMAH_CHx-STAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>871</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pointer from where hardware can fetch the destination status information, which is registered in the</csr:p>
         <csr:p>DSTATx register and written out to the DSTATx register location of the LLI before the start of the next block.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>879</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers.CFG0</csr:referenceName>
       <csr:identifier>CFG0</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>1318</csr:linenumber>
       <csr:title>Configuration Register for Channel x</csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000400000e00</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_0_Registers_CFG0</csr:typeName>
        <csr:description>
         <csr:p>This register contains fields that configure the DMA transfer. The channel configuration register remains fixed for all blocks of a multi-block transfer.</csr:p>
         <csr:p>Note: You need to program this register prior to enabling the channel.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>Rsvd_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>897</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH_PRIOR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>943</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Priority.  A priority of 7 is the highest priority, and 0 is the lowest.  This field must be programmed within the range 0 to DMAH_NUM_CHANNELS-1.  A programmed value outside this range will cause erroneous behavior.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel priority is 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel priority is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel priority is 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel priority is 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel priority is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel priority is 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Channel priority is 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Channel priority is 7</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH_SUSP</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>967</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Suspend.  Suspends all DMA data transfers from the source until this bit is cleared.  There is no guarantee that the current transaction will complete.  Can also be used in conjunction with CFGx.FIFO_EMPTY to cleanly disable a channel without losing any data.  For more information, refer to "Disabling a Channel Prior to Transfer Completion".</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOT_SUSPENDED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DMA transfer from the source is not suspended</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SUSPENDED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Suspend DMA transfer from the source</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FIFO_EMPTY</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>990</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel FIFO status.  Indicates if there is data left in the channel FIFO.  Can be used in conjunction with CFGx.CH_SUSP to cleanly disable a channel.  For more information, refer to "Disabling a Channel Prior to Transfer Completion".</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EMPTY</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel FIFO is empty</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOT_EMPTY</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel FIFO is not empty</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HS_SEL_DST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1014</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Software or Hardware Handshaking Select.  This register selects which of the handshaking interfaces - hardware or software - is active for destination requests on this channel.  If the destination peripheral is memory, then this bit is ignored.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDWARE_HS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardware handshaking interface.  Software initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SOFTWARE_HS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Software handshaking interface.  Hardware initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HS_SEL_SRC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1038</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Software or Hardware Handshaking Select.  This register selects which of the handshaking interfaces - hardware or software - is active for source requests on this channel.  If the source peripheral is memory, then this bit is ignored.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDWARE_HS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardware handshaking interface.  Software initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SOFTWARE_HS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Software handshaking interface.  Hardware initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_CH_L</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1046</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_B_L</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1054</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_CH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1062</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_B</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1070</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_HS_POL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1090</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Handshaking Interface Polarity.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE_HIGH</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Handshaking Interface Polarity is Active high</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ACTIVE_LOW</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Handshaking Interface Polarity is Active low</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_HS_POL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1108</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Handshaking Interface Polarity.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE_HIGH</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Handshaking Interface Polarity is Active high</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ACTIVE_LOW</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Handshaking Interface Polarity is Active low</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MAX_ABRST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1124</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum AMBA Burst Length.  Maximum AMBA burst length that is used for DMA transfers on this channel.</csr:p>
         <csr:p></csr:p>
         <csr:p>A value of 0 indicates that software is not limiting the maximum AMBA burst length for DMA transfers on this channel.  </csr:p>
         <csr:p>This field does not exist if the configuration parameter DMAH_MABRST is not selected; in this case, the read-back value is always 0, and the maximum AMBA burst length cannot be limited by software.</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RELOAD_SRC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1147</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Automatic Source Reload.  The SARx register can be automatically reloaded from its initial value at the end of every block for multi-block transfers.  A new block transfer is then initiated.  This field does not exist if the configuration parameter DMAH_CHx_MULTI_BLK_EN is not selected; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Reload Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Reload Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RELOAD_DST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1171</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Automatic Destination Reload.  The DARx register can be automatically reloaded from its initial value at the end of every block for multi-block transfers.  A new block transfer is then initiated.  This register does not exist if the configuration parameter DMAH_CHx_MULTI_BLK_EN is not selected; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Reload Disabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Reload Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FCMODE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1198</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Flow Control Mode.  Determines when source transaction requests are serviced when the Destination Peripheral is the flow controller.</csr:p>
        </csr:description>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FCMODE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source transaction requests are serviced when they occur. Data pre-fetching is enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FCMODE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source transaction requests are not serviced until a destination transaction request occurs. In this mode, the amount of data transferred from the source is limited so that it is guaranteed to be transferred to the destination prior to block termination by the destination.  Data pre-fetching is disabled.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FIFO_MODE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1224</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>FIFO Mode Select.  Determines how much space or data needs to be available in the FIFO before a burst</csr:p>
         <csr:p>transaction request is serviced.</csr:p>
        </csr:description>
         <csr:msb>33</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_MODE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Space/data available for single AHB transfer of the specified transfer width</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_MODE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data available is greater than or equal to half the FIFO depth for destination transfers and space available is greater than half the fifo depth for source transfers.  The exceptions are at the end of a burst transaction request or at the end of a block transfer.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PROTCTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1244</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Protection Control bits used to drive the AHB HPROT[3:1] bus. The AMBA Specification recommends that the default of HPROT indicates a non-cached, non-buffered, privileged data access. The reset value is used to indicate such an access.</csr:p>
         <csr:p>HPROT[0] is tied high because all transfers are data accesses, as there are no opcode fetches.</csr:p>
         <csr:p>There is a one-to-one mapping of these register bits to the HPROT[3:1] master interface signals.</csr:p>
         <csr:p>Mapping of HPROT bus is as follows:</csr:p>
         <csr:p> - 1'b1 to HPROT[0]</csr:p>
         <csr:p> - CFGx.PROTCTL[1] to HPROT[1]</csr:p>
         <csr:p> - CFGx.PROTCTL[2] to HPROT[2]</csr:p>
         <csr:p> - CFGx.PROTCTL[3] to HPROT[3]</csr:p>
        </csr:description>
         <csr:msb>36</csr:msb>
         <csr:lsb>34</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DS_UPD_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1268</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Status Update Enable.  Destination status information is fetched only from the location pointed to by the DSTATARx register, stored in the DSTATx register and written out to the DSTATx location of the LLI, if DS_UPD_EN is high.  This field does not exist if the configuration parameter DMAH_CHx_SATAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>37</csr:msb>
         <csr:lsb>37</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Status Update is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Status Update is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SS_UPD_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1293</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Status Update Enable.  Source status information is fetched only from the location pointed to by the SSTATARx register, stored in the SSTATx register and written out to the SSTATx location of the LLI, if SS_UPD_EN is high.</csr:p>
         <csr:p>NOTE: This enalbe is applicable only if DMAH_CHx_STAT_SRC is set to True.  This field does not exist if the configuration parameter DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>38</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Status Update is disabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Status Update is enabled.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1301</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>42</csr:msb>
         <csr:lsb>39</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_2_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1309</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>46</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_3_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1317</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>47</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers.SGR0</csr:referenceName>
       <csr:identifier>SGR0</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>1376</csr:linenumber>
       <csr:title>Source Gather Register for Channel x</csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_0_Registers_SGR0</csr:typeName>
        <csr:description>
         <csr:p>The Source Gather register contains two fields:</csr:p>
         <csr:p>      - Source gather count field (SGRx.SGC)  Specifies the number of contiguous source transfers of CTLx.SRC_TR_WIDTH between successive gather intervals. This is defined as a gather boundary.</csr:p>
         <csr:p>      - Source gather interval field (SGRx.SGI)  Specifies the source address increment/decrement in multiples of CTLx.SRC_TR_WIDTH on a gather boundary when gather mode is enabled for the source transfer.</csr:p>
         <csr:p>Note:If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>The CTLx.SINC field controls whether the address increments or decrements. When the CTLx.SINC field indicates a fixed-address control, then the address remains constant throughout the transfer and the SGRx register is ignored. This register does not exist if the configuration parameter DMAH_CHx_SRC_GAT_EN is set to False. For more information, see "Scatter/Gather".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SGI</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1351</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Gather Interval.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SGC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1359</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Gather Count.  Source contiguous tranfer count between successive gather boundaries.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SGR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1367</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SGR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1375</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_0_Registers.DSR0</csr:referenceName>
       <csr:identifier>DSR0</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>1433</csr:linenumber>
       <csr:title>Destination Scatter Register for Channel x</csr:title>
       <csr:offset>0x50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_0_Registers_DSR0</csr:typeName>
        <csr:description>
         <csr:p>The Destination Scatter register contains two fields: </csr:p>
         <csr:p>    - Destination scatter count field (DSRx.DSC)  Specifies the number of contiguous destination transfers of CTLx.DST_TR_WIDTH between successive scatter boundaries.</csr:p>
         <csr:p>    - Destination scatter interval field (DSRx.DSI)  Specifies the destination address increment/decrement in multiples of CTLx.DST_TR_WIDTH on a scatter boundary when scatter mode is enabled for the destination transfer.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>The CTLx.DINC field controls whether the address increments or decrements. When the CTLx.DINC field indicates a fixed address control, then the address remains constant throughout the transfer and the DSRx register is ignored. This register does not exist if the configuration parameter DMAH_CHx_DST_SCA_EN is set to False. For more information, see "Scatter/Gather".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSI</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1408</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Scatter Interval.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DSC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1416</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Scatter Count.  Destination contiguous transfer count between successive scatter boundaries.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DSR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1424</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1432</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers</csr:referenceName>
       <csr:identifier>Channel_1_Registers</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2846</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Dmac_Channel_1_Registers</csr:typeName>
        <csr:description>
         <csr:p>Channel registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers.SAR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers.DAR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers.LLP1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers.CTL1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers.SSTAT1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers.DSTAT1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers.SSTATAR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers.DSTATAR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers.CFG1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers.SGR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_1_Registers.DSR1</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers.SAR1</csr:referenceName>
       <csr:identifier>SAR1</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>1472</csr:linenumber>
       <csr:title>Source Address for Channel x</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_1_Registers_SAR1</csr:typeName>
        <csr:description>
         <csr:p>The starting source address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the source address of the current AHB transfer.</csr:p>
         <csr:p>Note:You must program the SAR address to be aligned to CTLx.SRC_TR_WIDTH.</csr:p>
         <csr:p>For information on how the DARx is updated at the start of each DMA block for multi-block transfers, refer "Programming Examples".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1463</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Source Address of DMA transfer.  Updated after each source transfer.  The SINC field in the CTLx register determines whether the address increments, decrements, or is left unchanged on every source transfer through the block transfer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1471</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers.DAR1</csr:referenceName>
       <csr:identifier>DAR1</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>1506</csr:linenumber>
       <csr:title>Destination Address Register for Channel x</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_1_Registers_DAR1</csr:typeName>
        <csr:description>
         <csr:p>The starting destination address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the destination address of the current AHB transfer.</csr:p>
         <csr:p>Note: You must program the DAR to be aligned to CTLx.DST_TR_WIDTH.</csr:p>
         <csr:p>For information on how the DARx is updated at the start of each DMA block for multi-block transfers, refer "Programming Examples".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1497</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Destination address of DMA transfer.  Updated after each destination transfer.  The DINC field in the CTLx register determines whether the address increments, decrements, or is left unchanged on every destination transfer throughout the block transfer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1505</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers.LLP1</csr:referenceName>
       <csr:identifier>LLP1</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>1568</csr:linenumber>
       <csr:title>Linked List Pointer Register for Channel x</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_1_Registers_LLP1</csr:typeName>
        <csr:description>
         <csr:p>This register does not exist if the DMAH_CHx_HC_LLP configuration parameter is set to True</csr:p>
         <csr:p>The LLP register has two</csr:p>
         <csr:p>functions:</csr:p>
         <csr:p> - The logical result of the equation LLP.LOC !=0 is used to set up the type of DMA transfer - single or multi-block.  The Table "Programming of Transfer Types and Channel Register</csr:p>
         <csr:p>Update Method" shows how the method of updating the channel registers is a function of LLP.LOC != 0. If LLP.LOC is set to 0x0, then transfers using linked lists are not enabled. This register must be</csr:p>
         <csr:p>programmed prior to enabling the channel in order to set up the transfer type.</csr:p>
         <csr:p> - LLP.LOC != 0 contains the pointer to the next LLI for block chaining using linked lists; refer to "Block Chaining</csr:p>
         <csr:p>Using Linked Lists". The LLPx register can also point to the address where write-back of the control and source/destination status information occur after block completion.</csr:p>
         <csr:p>Note:You need to program this register to point to the first Linked List Item (LLI) in memory prior to enabling the channel if block chaining is enabled. If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>Rsvd_LMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1546</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LOC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1559</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Starting Address In Memory of next LLI if block chaining is enabled.  Note that the two LSBs of the starting address are not stored because the address is assumed to be aligned to a 32-bit boundary. LLI accesses are always 32-bit accesses (Hsize=2) aligned to 32-bit boundaries and cannot be changed or programmed to anything other than 32-bit.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LLP</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1567</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers.CTL1</csr:referenceName>
       <csr:identifier>CTL1</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2118</csr:linenumber>
       <csr:title>Control Register for Channel x</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000200304801</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_1_Registers_CTL1</csr:typeName>
        <csr:description>
         <csr:p>This register contains fields that control the DMA transfer.</csr:p>
         <csr:p>The CTLx register is part of the block descriptor (linked list item - LLI) when block chaining is enabled. It can be varied on a block-by-block basis within a DMA transfer when block chaining is enabled. For information about the behavior of this register between blocks, refer to "Multi-Block Transfers".</csr:p>
         <csr:p>If status write-back is enabled, the upper word of the control register, CTLx[63:32], is written to the control register location of the LLI in system memory at the end of the block transfer.</csr:p>
         <csr:p>Note:You need to program this register prior to enabling the channel.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INT_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1606</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interrupt Enable Bit.  If set, then all interrupt-generating sources are enabled.  Functions as a global mask bit for all interrupts for the channel;  raw* interrupt registers still assert if CTLx.INT_EN=0.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>INTERRUPT_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Interrupt is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERRUPT_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Interrupt is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_TR_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1655</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Transfer Width.  Mapped to AHB bus hsize.  For a non-memory peripheral, typically the</csr:p>
         <csr:p>peripheral (destination) FIFO width.  </csr:p>
         <csr:p>This value must be less than or equal to DMAH_Mk_HDATA_WIDTH where k is the AHB layer 1 to 4 where the destination resides. For the decoding of this field,</csr:p>
         <csr:p>see the "Setting Up Transfers" section in the DW_ahb_dmac Databook.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination transfer width is 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination transfer width is 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Destination transfer width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Destination transfer width is 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Destination transfer width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_TR_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1702</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Transfer Width.  Mapped to AHB bus hsize.  For a non-memory peripheral, typically the peripheral (source) FIFO width. </csr:p>
         <csr:p>This value must be less than or equl to DMAH_Mk_HDATA_WIDTH, where k is the AHB layer 1 to 4 where the source resides.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source transfer width is 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source transfer width is 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Source transfer width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Source transfer width is 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Source transfer width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DINC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1732</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Address Increment.  Indicates whether to increment or decrement the destination address on every destination transfer.  If your device is writing data to a destination peripheral FIFO with a fixed address, then set this field to No Change</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DINC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Increments the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Decrements the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>No change in the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>No change in the destination address</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SINC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1762</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Address Increment.  Indicates whether to increment or decrement the source address on every source transfer.  If the device is fetching data from a source peripheral FIFO with a fixed address, then set this field to "No change".</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SINC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Increments the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Decrements the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>No change in the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>No change in the source address</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DEST_MSIZE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1810</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Burst Transaction Length.  Number of data items, each of width CTLx.DST_TR_WIDTH, to be written to the destination every time a destination burst transaction request is made from either the corresponding hardware or software handshaking interface.</csr:p>
         <csr:p>NOTE: This value is not related to the AHB bus master HBURST bus.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Number of data items to be transferred is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Number of data items to be transferred is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Number of data items to be transferred is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Number of data items to be transferred is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Number of data items to be transferred is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Number of data items to be transferred is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Number of data items to be transferred is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Number of data items to be transferred is 256</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_MSIZE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1862</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Burst Transaction Length.  Number of data items, each of width CTLx.SRC_TR_WIDTH, to be read</csr:p>
         <csr:p>from the source every time a burst transferred request is made from either the corresponding hardware or software handshaking interface.</csr:p>
         <csr:p>NOTE:  This value is not related to the AHB bus</csr:p>
         <csr:p>master HBURST bus. For information on the decoding for this field, see the "Setting Up Transfers" section and for more inforamtion about this field, see the "Choosing the Receive Watermark level" section in the DW_ahb_dmac Databook.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Number of data items to be transferred is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Number of data items to be transferred is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Number of data items to be transferred is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Number of data items to be transferred is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Number of data items to be transferred is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Number of data items to be transferred is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Number of data items to be transferred is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Number of data items to be transferred is 256</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_GATHER_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1882</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source gather enable.  Gather on the source side is applicable only when the CTLx.SINC bit indicates an incrementing or decrementing address control.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_GATHER_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source gather is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_GATHER_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source gather is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_SCATTER_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1902</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination scatter enable.  Scatter on the destination side is applicable only when the CTLx.DINC bit indicates an incrementing or decrementing address control.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DST_SCATTER_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Scatter is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_SCATTER_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Scatter is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1910</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TT_FC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1974</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Type and Flow Control.  Flow control can be assigned to the DW_ahb_dmac, the source peripheral, or the destination peripheral.  For more information on transfer types and flow control, refer to "Setup/Operation of the DW_ahb_dmac Transfers".</csr:p>
         <csr:p>Dependencies: If the configuration parameter DMAH_CHx_FC is set to DMA_FC_ONLY, then TT_FC[2] does not exist and TT_FC[2] always reads back 0.</csr:p>
         <csr:p>If DMAH_CHx_FC is set to SRC_FC_ONLY, then TT_FC[2:1] does not exist and TT_FC[2:1] always reads back 2'b10.</csr:p>
         <csr:p>If DMAH_CHx_FC is set to DST_FC_ONLY, then TT_FC[2:1] does not exist and TT_FC[2:1] always reads back 2'b11.</csr:p>
         <csr:p>For multi-block transfers using linked list operation, TT_FC must be constant for all blocks of this multi-block transfer.</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TT_FC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer type is Memory to Memory and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer type is Memory to Peripheral and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Transfer type is Peripheral to Memory and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Transfer type is Peripheral to Memory and Flow Controller is Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is Source Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Transfer type is Memory to Peripheral and Flow Controller is Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is Destination Peripheral</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1982</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>1990</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LLP_DST_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2013</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block chaining is enabled on the destination side only if LLP_DST_EN field is high and LLPx.LOC is non-zero.  For more information, see "Block Chaining using Linked Lists".</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LLP_DST_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Block chaining using Linked List is disabled on the Destination side</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_DST_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Block chaining using Linked List is enabled on the Destination side</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LLP_SRC_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2036</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block chaining is enabled on the source side only if the LLP_SRC_EN field is high and LLPx.LOC is non-zero.</csr:p>
         <csr:p>For more information, see "Block Chaining using Linked Lists".</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LLP_SRC_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Block chaining using Linked List is disabled on the Source side</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_SRC_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Block chaining using Linked List is enabled on the Source side</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2044</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BLOCK_TS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2070</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block Transfer Size.</csr:p>
         <csr:p>When the DW_ahb_dmac is the flow controller, the user writes this field before</csr:p>
         <csr:p>the channel is enabled in order to indicate the block size.  The number programmed into BLOCK_TS indicates the total number of single transactions to perform for every block transfer; a single</csr:p>
         <csr:p>transaction is mapped to a single AMBA beat.</csr:p>
         <csr:p>Width: The width of single transaction is determined by CTLx.SRC_TR_WIDTH. For further information on setting this field, refer to "Transfer</csr:p>
         <csr:p>Operation".</csr:p>
         <csr:p>Once the transfer starts, the read-back value is the total number of data items already read from the source peripheral, regardless of what is the flow controller.</csr:p>
         <csr:p>When the source or</csr:p>
         <csr:p>destination peripheral is assigned as the flow controller, then the maximum block size that can be read back saturates at DMAH_CHx_MAX_BLK_SIZE, but the actual block size can be greater.</csr:p>
        </csr:description>
         <csr:msb>39</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x02</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_2_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2078</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>43</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DONE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2109</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Done bit.</csr:p>
         <csr:p>If status write-back is enabled, the upper word of the control register, CTLx[63:32], is</csr:p>
         <csr:p>written to the control register location of the Linked List Item (LLI) in system memory at the end of the block transfer with the done bit set.</csr:p>
         <csr:p>Software can poll the LLI CTLx.DONE bit to see when a block transfer is complete.  The LLI CTLx.DONE bit should be cleared when the linked lists are set up in memory prior to enabling the channel.</csr:p>
         <csr:p>LLI accesses are always 32-bit accesses (Hsize=2) aligned to 32-bit boundaries and cannot be changed or programmed to anything other than 32-bit.  For more information, refer to "Multi-Block Transfers".</csr:p>
        </csr:description>
         <csr:msb>44</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DONE bit is deasserted the enb of block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SET the DONE bit at the end of block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_3_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2117</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers.SSTAT1</csr:referenceName>
       <csr:identifier>SSTAT1</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2161</csr:linenumber>
       <csr:title>Source Status Register for Channel x</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_1_Registers_SSTAT1</csr:typeName>
        <csr:description>
         <csr:p>After each block transfer completes, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register. This status information is then stored in the SSTATx register and written out to the SSTATx register location of the LLI before the start of the next block. For conditions under which the source status information is fetched, refer to "Multi-Block Transfers". This register does not exist if DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
         <csr:p>Note: This register is a temporary placeholder for the source status information on its way to the SSTATx register location of the LLI. The source status information should be retrieved by software from the SSTATx register location of the LLI, and not by a read of this register over the DW_ahb_dmac slave interface.</csr:p>
         <csr:p>If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2152</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source status information retrieved by hardware from the address pointed to by the contents of the STATARx register</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2160</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers.DSTAT1</csr:referenceName>
       <csr:identifier>DSTAT1</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2205</csr:linenumber>
       <csr:title>Destination Status Register for Channel x</csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_1_Registers_DSTAT1</csr:typeName>
        <csr:description>
         <csr:p>After each block transfer completes, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register. This status information is then stored in the DSTATx register and written out to the DSTATx register location of the LLI before the start of the next block. For conditions under which the destination status information is fetched, refer to "Multi-Block Transfers". This register does not exist if DMAH_CHx_STAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
         <csr:p>Note:This register is a temporary placeholder for the destination status information on its way to the DSTATx register location of the LLI. The destination status information should be retrieved by software from the DSTATx register location of the LLI, and not by a read of this register over the DW_ahb_dmac slave interface.</csr:p>
         <csr:p>If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2196</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination status information retrieved by hardware from the address pointed to by the contents of DSTATARx register.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2204</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers.SSTATAR1</csr:referenceName>
       <csr:identifier>SSTATAR1</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2248</csr:linenumber>
       <csr:title>Source Status Address Register for Channel x</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_1_Registers_SSTATAR1</csr:typeName>
        <csr:description>
         <csr:p>After completion of each block transfer, hardware can retrieve the source status information from the user-defined address to which the contents of the SSTATARx register point. The user can select any location in system memory that would provide a 32-bit value to indicate the status of the source transfer. For example, if the DW_apb_ssi is the source peripheral for the DMA transfer, the user can use one of the SSI registers to indicate the status of the transfer. Thus the address programmed in SSTATARx could be the address of the SSI.CTRL register or the SSI.ISR register, or it could be the address of the SSI.RXFLR register.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>This register does not exist if the configuration parameter DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2239</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pointer from where hardware can fetch the source status information, which is registered in the SSTATx register and written out to the SSTATx register location of the LLI before the start of the next block.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2247</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers.DSTATAR1</csr:referenceName>
       <csr:identifier>DSTATAR1</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2292</csr:linenumber>
       <csr:title>Destination Status Address Register for Channel x</csr:title>
       <csr:offset>0x38</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_1_Registers_DSTATAR1</csr:typeName>
        <csr:description>
         <csr:p>After completion of each block transfer, hardware can retrieve the destination status information from the user-defined address to which the contents of the DSTATARx register point. The user can select any location in system memory that would provide a 32-bit value to indicate the status of the destination transfer. For example, if the DW_apb_ssi is the destination peripheral for the DMA transfer, the user can use one of the SSI registers to indicate the status of the transfer. Thus the address programmed in DSTATARx could be the address of the SSI.CTRL register or the SSI.ISR register, or it could be the address of the SSI.TXFLR register.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>This register does not exist if the configuration parameter DMAH_CHx-STAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2283</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pointer from where hardware can fetch the destination status information, which is registered in the</csr:p>
         <csr:p>DSTATx register and written out to the DSTATx register location of the LLI before the start of the next block.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2291</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers.CFG1</csr:referenceName>
       <csr:identifier>CFG1</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2730</csr:linenumber>
       <csr:title>Configuration Register for Channel x</csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000400000e20</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_1_Registers_CFG1</csr:typeName>
        <csr:description>
         <csr:p>This register contains fields that configure the DMA transfer. The channel configuration register remains fixed for all blocks of a multi-block transfer.</csr:p>
         <csr:p>Note: You need to program this register prior to enabling the channel.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>Rsvd_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2309</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH_PRIOR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2355</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Priority.  A priority of 7 is the highest priority, and 0 is the lowest.  This field must be programmed within the range 0 to DMAH_NUM_CHANNELS-1.  A programmed value outside this range will cause erroneous behavior.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel priority is 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel priority is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel priority is 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel priority is 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel priority is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel priority is 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Channel priority is 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Channel priority is 7</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH_SUSP</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2379</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Suspend.  Suspends all DMA data transfers from the source until this bit is cleared.  There is no guarantee that the current transaction will complete.  Can also be used in conjunction with CFGx.FIFO_EMPTY to cleanly disable a channel without losing any data.  For more information, refer to "Disabling a Channel Prior to Transfer Completion".</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOT_SUSPENDED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DMA transfer from the source is not suspended</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SUSPENDED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Suspend DMA transfer from the source</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FIFO_EMPTY</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2402</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel FIFO status.  Indicates if there is data left in the channel FIFO.  Can be used in conjunction with CFGx.CH_SUSP to cleanly disable a channel.  For more information, refer to "Disabling a Channel Prior to Transfer Completion".</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EMPTY</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel FIFO is empty</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOT_EMPTY</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel FIFO is not empty</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HS_SEL_DST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2426</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Software or Hardware Handshaking Select.  This register selects which of the handshaking interfaces - hardware or software - is active for destination requests on this channel.  If the destination peripheral is memory, then this bit is ignored.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDWARE_HS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardware handshaking interface.  Software initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SOFTWARE_HS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Software handshaking interface.  Hardware initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HS_SEL_SRC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2450</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Software or Hardware Handshaking Select.  This register selects which of the handshaking interfaces - hardware or software - is active for source requests on this channel.  If the source peripheral is memory, then this bit is ignored.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDWARE_HS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardware handshaking interface.  Software initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SOFTWARE_HS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Software handshaking interface.  Hardware initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_CH_L</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2458</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_B_L</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2466</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_CH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2474</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_B</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2482</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_HS_POL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2502</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Handshaking Interface Polarity.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE_HIGH</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Handshaking Interface Polarity is Active high</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ACTIVE_LOW</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Handshaking Interface Polarity is Active low</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_HS_POL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2520</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Handshaking Interface Polarity.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE_HIGH</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Handshaking Interface Polarity is Active high</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ACTIVE_LOW</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Handshaking Interface Polarity is Active low</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MAX_ABRST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2536</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum AMBA Burst Length.  Maximum AMBA burst length that is used for DMA transfers on this channel.</csr:p>
         <csr:p></csr:p>
         <csr:p>A value of 0 indicates that software is not limiting the maximum AMBA burst length for DMA transfers on this channel.  </csr:p>
         <csr:p>This field does not exist if the configuration parameter DMAH_MABRST is not selected; in this case, the read-back value is always 0, and the maximum AMBA burst length cannot be limited by software.</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RELOAD_SRC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2559</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Automatic Source Reload.  The SARx register can be automatically reloaded from its initial value at the end of every block for multi-block transfers.  A new block transfer is then initiated.  This field does not exist if the configuration parameter DMAH_CHx_MULTI_BLK_EN is not selected; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Reload Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Reload Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RELOAD_DST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2583</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Automatic Destination Reload.  The DARx register can be automatically reloaded from its initial value at the end of every block for multi-block transfers.  A new block transfer is then initiated.  This register does not exist if the configuration parameter DMAH_CHx_MULTI_BLK_EN is not selected; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Reload Disabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Reload Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FCMODE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2610</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Flow Control Mode.  Determines when source transaction requests are serviced when the Destination Peripheral is the flow controller.</csr:p>
        </csr:description>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FCMODE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source transaction requests are serviced when they occur. Data pre-fetching is enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FCMODE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source transaction requests are not serviced until a destination transaction request occurs. In this mode, the amount of data transferred from the source is limited so that it is guaranteed to be transferred to the destination prior to block termination by the destination.  Data pre-fetching is disabled.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FIFO_MODE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2636</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>FIFO Mode Select.  Determines how much space or data needs to be available in the FIFO before a burst</csr:p>
         <csr:p>transaction request is serviced.</csr:p>
        </csr:description>
         <csr:msb>33</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_MODE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Space/data available for single AHB transfer of the specified transfer width</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_MODE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data available is greater than or equal to half the FIFO depth for destination transfers and space available is greater than half the fifo depth for source transfers.  The exceptions are at the end of a burst transaction request or at the end of a block transfer.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PROTCTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2656</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Protection Control bits used to drive the AHB HPROT[3:1] bus. The AMBA Specification recommends that the default of HPROT indicates a non-cached, non-buffered, privileged data access. The reset value is used to indicate such an access.</csr:p>
         <csr:p>HPROT[0] is tied high because all transfers are data accesses, as there are no opcode fetches.</csr:p>
         <csr:p>There is a one-to-one mapping of these register bits to the HPROT[3:1] master interface signals.</csr:p>
         <csr:p>Mapping of HPROT bus is as follows:</csr:p>
         <csr:p> - 1'b1 to HPROT[0]</csr:p>
         <csr:p> - CFGx.PROTCTL[1] to HPROT[1]</csr:p>
         <csr:p> - CFGx.PROTCTL[2] to HPROT[2]</csr:p>
         <csr:p> - CFGx.PROTCTL[3] to HPROT[3]</csr:p>
        </csr:description>
         <csr:msb>36</csr:msb>
         <csr:lsb>34</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DS_UPD_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2680</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Status Update Enable.  Destination status information is fetched only from the location pointed to by the DSTATARx register, stored in the DSTATx register and written out to the DSTATx location of the LLI, if DS_UPD_EN is high.  This field does not exist if the configuration parameter DMAH_CHx_SATAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>37</csr:msb>
         <csr:lsb>37</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Status Update is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Status Update is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SS_UPD_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2705</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Status Update Enable.  Source status information is fetched only from the location pointed to by the SSTATARx register, stored in the SSTATx register and written out to the SSTATx location of the LLI, if SS_UPD_EN is high.</csr:p>
         <csr:p>NOTE: This enalbe is applicable only if DMAH_CHx_STAT_SRC is set to True.  This field does not exist if the configuration parameter DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>38</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Status Update is disabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Status Update is enabled.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2713</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>42</csr:msb>
         <csr:lsb>39</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_2_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2721</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>46</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_3_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2729</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>47</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers.SGR1</csr:referenceName>
       <csr:identifier>SGR1</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2788</csr:linenumber>
       <csr:title>Source Gather Register for Channel x</csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_1_Registers_SGR1</csr:typeName>
        <csr:description>
         <csr:p>The Source Gather register contains two fields:</csr:p>
         <csr:p>      - Source gather count field (SGRx.SGC)  Specifies the number of contiguous source transfers of CTLx.SRC_TR_WIDTH between successive gather intervals. This is defined as a gather boundary.</csr:p>
         <csr:p>      - Source gather interval field (SGRx.SGI)  Specifies the source address increment/decrement in multiples of CTLx.SRC_TR_WIDTH on a gather boundary when gather mode is enabled for the source transfer.</csr:p>
         <csr:p>Note:If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>The CTLx.SINC field controls whether the address increments or decrements. When the CTLx.SINC field indicates a fixed-address control, then the address remains constant throughout the transfer and the SGRx register is ignored. This register does not exist if the configuration parameter DMAH_CHx_SRC_GAT_EN is set to False. For more information, see "Scatter/Gather".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SGI</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2763</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Gather Interval.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SGC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2771</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Gather Count.  Source contiguous tranfer count between successive gather boundaries.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SGR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2779</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SGR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2787</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_1_Registers.DSR1</csr:referenceName>
       <csr:identifier>DSR1</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2845</csr:linenumber>
       <csr:title>Destination Scatter Register for Channel x</csr:title>
       <csr:offset>0x50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_1_Registers_DSR1</csr:typeName>
        <csr:description>
         <csr:p>The Destination Scatter register contains two fields: </csr:p>
         <csr:p>    - Destination scatter count field (DSRx.DSC)  Specifies the number of contiguous destination transfers of CTLx.DST_TR_WIDTH between successive scatter boundaries.</csr:p>
         <csr:p>    - Destination scatter interval field (DSRx.DSI)  Specifies the destination address increment/decrement in multiples of CTLx.DST_TR_WIDTH on a scatter boundary when scatter mode is enabled for the destination transfer.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>The CTLx.DINC field controls whether the address increments or decrements. When the CTLx.DINC field indicates a fixed address control, then the address remains constant throughout the transfer and the DSRx register is ignored. This register does not exist if the configuration parameter DMAH_CHx_DST_SCA_EN is set to False. For more information, see "Scatter/Gather".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSI</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2820</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Scatter Interval.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DSC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2828</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Scatter Count.  Destination contiguous transfer count between successive scatter boundaries.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DSR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2836</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2844</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers</csr:referenceName>
       <csr:identifier>Channel_2_Registers</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>4258</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Dmac_Channel_2_Registers</csr:typeName>
        <csr:description>
         <csr:p>Channel registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers.SAR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers.DAR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers.LLP2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers.CTL2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers.SSTAT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers.DSTAT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers.SSTATAR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers.DSTATAR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers.CFG2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers.SGR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_2_Registers.DSR2</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers.SAR2</csr:referenceName>
       <csr:identifier>SAR2</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2884</csr:linenumber>
       <csr:title>Source Address for Channel x</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_2_Registers_SAR2</csr:typeName>
        <csr:description>
         <csr:p>The starting source address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the source address of the current AHB transfer.</csr:p>
         <csr:p>Note:You must program the SAR address to be aligned to CTLx.SRC_TR_WIDTH.</csr:p>
         <csr:p>For information on how the DARx is updated at the start of each DMA block for multi-block transfers, refer "Programming Examples".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2875</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Source Address of DMA transfer.  Updated after each source transfer.  The SINC field in the CTLx register determines whether the address increments, decrements, or is left unchanged on every source transfer through the block transfer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2883</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers.DAR2</csr:referenceName>
       <csr:identifier>DAR2</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2918</csr:linenumber>
       <csr:title>Destination Address Register for Channel x</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_2_Registers_DAR2</csr:typeName>
        <csr:description>
         <csr:p>The starting destination address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the destination address of the current AHB transfer.</csr:p>
         <csr:p>Note: You must program the DAR to be aligned to CTLx.DST_TR_WIDTH.</csr:p>
         <csr:p>For information on how the DARx is updated at the start of each DMA block for multi-block transfers, refer "Programming Examples".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2909</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Destination address of DMA transfer.  Updated after each destination transfer.  The DINC field in the CTLx register determines whether the address increments, decrements, or is left unchanged on every destination transfer throughout the block transfer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2917</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers.LLP2</csr:referenceName>
       <csr:identifier>LLP2</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>2980</csr:linenumber>
       <csr:title>Linked List Pointer Register for Channel x</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_2_Registers_LLP2</csr:typeName>
        <csr:description>
         <csr:p>This register does not exist if the DMAH_CHx_HC_LLP configuration parameter is set to True</csr:p>
         <csr:p>The LLP register has two</csr:p>
         <csr:p>functions:</csr:p>
         <csr:p> - The logical result of the equation LLP.LOC !=0 is used to set up the type of DMA transfer - single or multi-block.  The Table "Programming of Transfer Types and Channel Register</csr:p>
         <csr:p>Update Method" shows how the method of updating the channel registers is a function of LLP.LOC != 0. If LLP.LOC is set to 0x0, then transfers using linked lists are not enabled. This register must be</csr:p>
         <csr:p>programmed prior to enabling the channel in order to set up the transfer type.</csr:p>
         <csr:p> - LLP.LOC != 0 contains the pointer to the next LLI for block chaining using linked lists; refer to "Block Chaining</csr:p>
         <csr:p>Using Linked Lists". The LLPx register can also point to the address where write-back of the control and source/destination status information occur after block completion.</csr:p>
         <csr:p>Note:You need to program this register to point to the first Linked List Item (LLI) in memory prior to enabling the channel if block chaining is enabled. If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>Rsvd_LMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2958</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LOC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2971</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Starting Address In Memory of next LLI if block chaining is enabled.  Note that the two LSBs of the starting address are not stored because the address is assumed to be aligned to a 32-bit boundary. LLI accesses are always 32-bit accesses (Hsize=2) aligned to 32-bit boundaries and cannot be changed or programmed to anything other than 32-bit.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LLP</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>2979</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers.CTL2</csr:referenceName>
       <csr:identifier>CTL2</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>3530</csr:linenumber>
       <csr:title>Control Register for Channel x</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000200304801</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_2_Registers_CTL2</csr:typeName>
        <csr:description>
         <csr:p>This register contains fields that control the DMA transfer.</csr:p>
         <csr:p>The CTLx register is part of the block descriptor (linked list item - LLI) when block chaining is enabled. It can be varied on a block-by-block basis within a DMA transfer when block chaining is enabled. For information about the behavior of this register between blocks, refer to "Multi-Block Transfers".</csr:p>
         <csr:p>If status write-back is enabled, the upper word of the control register, CTLx[63:32], is written to the control register location of the LLI in system memory at the end of the block transfer.</csr:p>
         <csr:p>Note:You need to program this register prior to enabling the channel.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INT_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3018</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interrupt Enable Bit.  If set, then all interrupt-generating sources are enabled.  Functions as a global mask bit for all interrupts for the channel;  raw* interrupt registers still assert if CTLx.INT_EN=0.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>INTERRUPT_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Interrupt is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERRUPT_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Interrupt is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_TR_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3067</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Transfer Width.  Mapped to AHB bus hsize.  For a non-memory peripheral, typically the</csr:p>
         <csr:p>peripheral (destination) FIFO width.  </csr:p>
         <csr:p>This value must be less than or equal to DMAH_Mk_HDATA_WIDTH where k is the AHB layer 1 to 4 where the destination resides. For the decoding of this field,</csr:p>
         <csr:p>see the "Setting Up Transfers" section in the DW_ahb_dmac Databook.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination transfer width is 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination transfer width is 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Destination transfer width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Destination transfer width is 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Destination transfer width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_TR_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3114</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Transfer Width.  Mapped to AHB bus hsize.  For a non-memory peripheral, typically the peripheral (source) FIFO width. </csr:p>
         <csr:p>This value must be less than or equl to DMAH_Mk_HDATA_WIDTH, where k is the AHB layer 1 to 4 where the source resides.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source transfer width is 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source transfer width is 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Source transfer width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Source transfer width is 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Source transfer width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DINC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3144</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Address Increment.  Indicates whether to increment or decrement the destination address on every destination transfer.  If your device is writing data to a destination peripheral FIFO with a fixed address, then set this field to No Chnage</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DINC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Increments the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Decrements the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>No change in the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>No change in the destination address</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SINC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3174</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Address Increment.  Indicates whether to increment or decrement the source address on every source transfer.  If the device is fetching data from a source peripheral FIFO with a fixed address, then set this field to "No change".</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SINC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Increments the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Decrements the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>No change in the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>No change in the source address</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DEST_MSIZE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3222</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Burst Transaction Length.  Number of data items, each of width CTLx.DST_TR_WIDTH, to be written to the destination every time a destination burst transaction request is made from either the corresponding hardware or software handshaking interface.</csr:p>
         <csr:p>NOTE: This value is not related to the AHB bus master HBURST bus.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Number of data items to be transferred is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Number of data items to be transferred is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Number of data items to be transferred is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Number of data items to be transferred is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Number of data items to be transferred is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Number of data items to be transferred is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Number of data items to be transferred is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Number of data items to be transferred is 256</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_MSIZE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3274</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Burst Transaction Length.  Number of data items, each of width CTLx.SRC_TR_WIDTH, to be read</csr:p>
         <csr:p>from the source every time a burst transferred request is made from either the corresponding hardware or software handshaking interface.</csr:p>
         <csr:p>NOTE:  This value is not related to the AHB bus</csr:p>
         <csr:p>master HBURST bus. For information on the decoding for this field, see the "Setting Up Transfers" section and for more inforamtion about this field, see the "Choosing the Receive Watermark level" section in the DW_ahb_dmac Databook.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Number of data items to be transferred is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Number of data items to be transferred is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Number of data items to be transferred is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Number of data items to be transferred is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Number of data items to be transferred is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Number of data items to be transferred is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Number of data items to be transferred is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Number of data items to be transferred is 256</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_GATHER_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3294</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source gather enable.  Gather on the source side is applicable only when the CTLx.SINC bit indicates an incrementing or decrementing address control.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_GATHER_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source gather is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_GATHER_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source gather is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_SCATTER_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3314</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination scatter enable.  Scatter on the destination side is applicable only when the CTLx.DINC bit indicates an incrementing or decrementing address control.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DST_SCATTER_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Scatter is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_SCATTER_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Scatter is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3322</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TT_FC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3386</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Type and Flow Control.  Flow control can be assigned to the DW_ahb_dmac, the source peripheral, or the destination peripheral.  For more information on transfer types and flow control, refer to "Setup/Operation of the DW_ahb_dmac Transfers".</csr:p>
         <csr:p>Dependencies: If the configuration parameter DMAH_CHx_FC is set to DMA_FC_ONLY, then TT_FC[2] does not exist and TT_FC[2] always reads back 0.</csr:p>
         <csr:p>If DMAH_CHx_FC is set to SRC_FC_ONLY, then TT_FC[2:1] does not exist and TT_FC[2:1] always reads back 2'b10.</csr:p>
         <csr:p>If DMAH_CHx_FC is set to DST_FC_ONLY, then TT_FC[2:1] does not exist and TT_FC[2:1] always reads back 2'b11.</csr:p>
         <csr:p>For multi-block transfers using linked list operation, TT_FC must be constant for all blocks of this multi-block transfer.</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TT_FC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer type is Memory to Memory and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer type is Memory to Peripheral and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Transfer type is Peripheral to Memory and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Transfer type is Peripheral to Memory and Flow Controller is Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is Source Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Transfer type is Memory to Peripheral and Flow Controller is Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is Destination Peripheral</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3394</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3402</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LLP_DST_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3425</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block chaining is enabled on the destination side only if LLP_DST_EN field is high and LLPx.LOC is non-zero.  For more information, see "Block Chaining using Linked Lists".</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LLP_DST_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Block chaining using Linked List is disabled on the Destination side</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_DST_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Block chaining using Linked List is enabled on the Destination side</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LLP_SRC_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3448</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block chaining is enabled on the source side only if the LLP_SRC_EN field is high and LLPx.LOC is non-zero.</csr:p>
         <csr:p>For more information, see "Block Chaining using Linked Lists".</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LLP_SRC_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Block chaining using Linked List is disabled on the Source side</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_SRC_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Block chaining using Linked List is enabled on the Source side</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3456</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BLOCK_TS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3482</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block Transfer Size.</csr:p>
         <csr:p>When the DW_ahb_dmac is the flow controller, the user writes this field before</csr:p>
         <csr:p>the channel is enabled in order to indicate the block size.  The number programmed into BLOCK_TS indicates the total number of single transactions to perform for every block transfer; a single</csr:p>
         <csr:p>transaction is mapped to a single AMBA beat.</csr:p>
         <csr:p>Width: The width of single transaction is determined by CTLx.SRC_TR_WIDTH. For further information on setting this field, refer to "Transfer</csr:p>
         <csr:p>Operation".</csr:p>
         <csr:p>Once the transfer starts, the read-back value is the total number of data items already read from the source peripheral, regardless of what is the flow controller.</csr:p>
         <csr:p>When the source or</csr:p>
         <csr:p>destination peripheral is assigned as the flow controller, then the maximum block size that can be read back saturates at DMAH_CHx_MAX_BLK_SIZE, but the actual block size can be greater.</csr:p>
        </csr:description>
         <csr:msb>39</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x02</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_2_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3490</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>43</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DONE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3521</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Done bit.</csr:p>
         <csr:p>If status write-back is enabled, the upper word of the control register, CTLx[63:32], is</csr:p>
         <csr:p>written to the control register location of the Linked List Item (LLI) in system memory at the end of the block transfer with the done bit set.</csr:p>
         <csr:p>Software can poll the LLI CTLx.DONE bit to see when a block transfer is complete.  The LLI CTLx.DONE bit should be cleared when the linked lists are set up in memory prior to enabling the channel.</csr:p>
         <csr:p>LLI accesses are always 32-bit accesses (Hsize=2) aligned to 32-bit boundaries and cannot be changed or programmed to anything other than 32-bit.  For more information, refer to "Multi-Block Transfers".</csr:p>
        </csr:description>
         <csr:msb>44</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DONE bit is deasserted the enb of block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SET the DONE bit at the end of block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_3_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3529</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers.SSTAT2</csr:referenceName>
       <csr:identifier>SSTAT2</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>3573</csr:linenumber>
       <csr:title>Source Status Register for Channel x</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_2_Registers_SSTAT2</csr:typeName>
        <csr:description>
         <csr:p>After each block transfer completes, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register. This status information is then stored in the SSTATx register and written out to the SSTATx register location of the LLI before the start of the next block. For conditions under which the source status information is fetched, refer to "Multi-Block Transfers". This register does not exist if DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
         <csr:p>Note: This register is a temporary placeholder for the source status information on its way to the SSTATx register location of the LLI. The source status information should be retrieved by software from the SSTATx register location of the LLI, and not by a read of this register over the DW_ahb_dmac slave interface.</csr:p>
         <csr:p>If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3564</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source status information retrieved by hardware from the address pointed to by the contents of the STATARx register</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3572</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers.DSTAT2</csr:referenceName>
       <csr:identifier>DSTAT2</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>3617</csr:linenumber>
       <csr:title>Destination Status Register for Channel x</csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_2_Registers_DSTAT2</csr:typeName>
        <csr:description>
         <csr:p>After each block transfer completes, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register. This status information is then stored in the DSTATx register and written out to the DSTATx register location of the LLI before the start of the next block. For conditions under which the destination status information is fetched, refer to "Multi-Block Transfers". This register does not exist if DMAH_CHx_STAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
         <csr:p>Note:This register is a temporary placeholder for the destination status information on its way to the DSTATx register location of the LLI. The destination status information should be retrieved by software from the DSTATx register location of the LLI, and not by a read of this register over the DW_ahb_dmac slave interface.</csr:p>
         <csr:p>If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3608</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination status information retrieved by hardware from the address pointed to by the contents of DSTATARx register.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3616</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers.SSTATAR2</csr:referenceName>
       <csr:identifier>SSTATAR2</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>3660</csr:linenumber>
       <csr:title>Source Status Address Register for Channel x</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_2_Registers_SSTATAR2</csr:typeName>
        <csr:description>
         <csr:p>After completion of each block transfer, hardware can retrieve the source status information from the user-defined address to which the contents of the SSTATARx register point. The user can select any location in system memory that would provide a 32-bit value to indicate the status of the source transfer. For example, if the DW_apb_ssi is the source peripheral for the DMA transfer, the user can use one of the SSI registers to indicate the status of the transfer. Thus the address programmed in SSTATARx could be the address of the SSI.CTRL register or the SSI.ISR register, or it could be the address of the SSI.RXFLR register.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>This register does not exist if the configuration parameter DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3651</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pointer from where hardware can fetch the source status information, which is registered in the SSTATx register and written out to the SSTATx register location of the LLI before the start of the next block.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3659</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers.DSTATAR2</csr:referenceName>
       <csr:identifier>DSTATAR2</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>3704</csr:linenumber>
       <csr:title>Destination Status Address Register for Channel x</csr:title>
       <csr:offset>0x38</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_2_Registers_DSTATAR2</csr:typeName>
        <csr:description>
         <csr:p>After completion of each block transfer, hardware can retrieve the destination status information from the user-defined address to which the contents of the DSTATARx register point. The user can select any location in system memory that would provide a 32-bit value to indicate the status of the destination transfer. For example, if the DW_apb_ssi is the destination peripheral for the DMA transfer, the user can use one of the SSI registers to indicate the status of the transfer. Thus the address programmed in DSTATARx could be the address of the SSI.CTRL register or the SSI.ISR register, or it could be the address of the SSI.TXFLR register.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>This register does not exist if the configuration parameter DMAH_CHx-STAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3695</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pointer from where hardware can fetch the destination status information, which is registered in the</csr:p>
         <csr:p>DSTATx register and written out to the DSTATx register location of the LLI before the start of the next block.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3703</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers.CFG2</csr:referenceName>
       <csr:identifier>CFG2</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>4142</csr:linenumber>
       <csr:title>Configuration Register for Channel x</csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000400000e40</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_2_Registers_CFG2</csr:typeName>
        <csr:description>
         <csr:p>This register contains fields that configure the DMA transfer. The channel configuration register remains fixed for all blocks of a multi-block transfer.</csr:p>
         <csr:p>Note: You need to program this register prior to enabling the channel.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>Rsvd_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3721</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH_PRIOR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3767</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Priority.  A priority of 7 is the highest priority, and 0 is the lowest.  This field must be programmed within the range 0 to DMAH_NUM_CHANNELS-1.  A programmed value outside this range will cause erroneous behavior.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel priority is 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel priority is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel priority is 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel priority is 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel priority is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel priority is 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Channel priority is 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Channel priority is 7</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH_SUSP</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3791</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Suspend.  Suspends all DMA data transfers from the source until this bit is cleared.  There is no guarantee that the current transaction will complete.  Can also be used in conjunction with CFGx.FIFO_EMPTY to cleanly disable a channel without losing any data.  For more information, refer to "Disabling a Channel Prior to Transfer Completion".</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOT_SUSPENDED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DMA transfer from the source is not suspended</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SUSPENDED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Suspend DMA transfer from the source</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FIFO_EMPTY</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3814</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel FIFO status.  Indicates if there is data left in the channel FIFO.  Can be used in conjunction with CFGx.CH_SUSP to cleanly disable a channel.  For more information, refer to "Disabling a Channel Prior to Transfer Completion".</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EMPTY</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel FIFO is empty</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOT_EMPTY</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel FIFO is not empty</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HS_SEL_DST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3838</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Software or Hardware Handshaking Select.  This register selects which of the handshaking interfaces - hardware or software - is active for destination requests on this channel.  If the destination peripheral is memory, then this bit is ignored.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDWARE_HS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardware handshaking interface.  Software initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SOFTWARE_HS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Software handshaking interface.  Hardware initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HS_SEL_SRC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3862</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Software or Hardware Handshaking Select.  This register selects which of the handshaking interfaces - hardware or software - is active for source requests on this channel.  If the source peripheral is memory, then this bit is ignored.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDWARE_HS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardware handshaking interface.  Software initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SOFTWARE_HS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Software handshaking interface.  Hardware initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_CH_L</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3870</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_B_L</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3878</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_CH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3886</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_B</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3894</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_HS_POL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3914</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Handshaking Interface Polarity.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE_HIGH</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Handshaking Interface Polarity is Active high</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ACTIVE_LOW</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Handshaking Interface Polarity is Active low</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_HS_POL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3932</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Handshaking Interface Polarity.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE_HIGH</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Handshaking Interface Polarity is Active high</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ACTIVE_LOW</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Handshaking Interface Polarity is Active low</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MAX_ABRST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3948</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum AMBA Burst Length.  Maximum AMBA burst length that is used for DMA transfers on this channel.</csr:p>
         <csr:p></csr:p>
         <csr:p>A value of 0 indicates that software is not limiting the maximum AMBA burst length for DMA transfers on this channel.  </csr:p>
         <csr:p>This field does not exist if the configuration parameter DMAH_MABRST is not selected; in this case, the read-back value is always 0, and the maximum AMBA burst length cannot be limited by software.</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RELOAD_SRC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3971</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Automatic Source Reload.  The SARx register can be automatically reloaded from its initial value at the end of every block for multi-block transfers.  A new block transfer is then initiated.  This field does not exist if the configuration parameter DMAH_CHx_MULTI_BLK_EN is not selected; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Reload Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Reload Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RELOAD_DST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>3995</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Automatic Destination Reload.  The DARx register can be automatically reloaded from its initial value at the end of every block for multi-block transfers.  A new block transfer is then initiated.  This register does not exist if the configuration parameter DMAH_CHx_MULTI_BLK_EN is not selected; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Reload Disabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Reload Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FCMODE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4022</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Flow Control Mode.  Determines when source transaction requests are serviced when the Destination Peripheral is the flow controller.</csr:p>
        </csr:description>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FCMODE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source transaction requests are serviced when they occur. Data pre-fetching is enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FCMODE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source transaction requests are not serviced until a destination transaction request occurs. In this mode, the amount of data transferred from the source is limited so that it is guaranteed to be transferred to the destination prior to block termination by the destination.  Data pre-fetching is disabled.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FIFO_MODE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4048</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>FIFO Mode Select.  Determines how much space or data needs to be available in the FIFO before a burst</csr:p>
         <csr:p>transaction request is serviced.</csr:p>
        </csr:description>
         <csr:msb>33</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_MODE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Space/data available for single AHB transfer of the specified transfer width</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_MODE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data available is greater than or equal to half the FIFO depth for destination transfers and space available is greater than half the fifo depth for source transfers.  The exceptions are at the end of a burst transaction request or at the end of a block transfer.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PROTCTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4068</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Protection Control bits used to drive the AHB HPROT[3:1] bus. The AMBA Specification recommends that the default of HPROT indicates a non-cached, non-buffered, privileged data access. The reset value is used to indicate such an access.</csr:p>
         <csr:p>HPROT[0] is tied high because all transfers are data accesses, as there are no opcode fetches.</csr:p>
         <csr:p>There is a one-to-one mapping of these register bits to the HPROT[3:1] master interface signals.</csr:p>
         <csr:p>Mapping of HPROT bus is as follows:</csr:p>
         <csr:p> - 1'b1 to HPROT[0]</csr:p>
         <csr:p> - CFGx.PROTCTL[1] to HPROT[1]</csr:p>
         <csr:p> - CFGx.PROTCTL[2] to HPROT[2]</csr:p>
         <csr:p> - CFGx.PROTCTL[3] to HPROT[3]</csr:p>
        </csr:description>
         <csr:msb>36</csr:msb>
         <csr:lsb>34</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DS_UPD_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4092</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Status Update Enable.  Destination status information is fetched only from the location pointed to by the DSTATARx register, stored in the DSTATx register and written out to the DSTATx location of the LLI, if DS_UPD_EN is high.  This field does not exist if the configuration parameter DMAH_CHx_SATAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>37</csr:msb>
         <csr:lsb>37</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Status Update is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Status Update is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SS_UPD_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4117</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Status Update Enable.  Source status information is fetched only from the location pointed to by the SSTATARx register, stored in the SSTATx register and written out to the SSTATx location of the LLI, if SS_UPD_EN is high.</csr:p>
         <csr:p>NOTE: This enalbe is applicable only if DMAH_CHx_STAT_SRC is set to True.  This field does not exist if the configuration parameter DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>38</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Status Update is disabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Status Update is enabled.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4125</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>42</csr:msb>
         <csr:lsb>39</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_2_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4133</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>46</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_3_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4141</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>47</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers.SGR2</csr:referenceName>
       <csr:identifier>SGR2</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>4200</csr:linenumber>
       <csr:title>Source Gather Register for Channel x</csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_2_Registers_SGR2</csr:typeName>
        <csr:description>
         <csr:p>The Source Gather register contains two fields:</csr:p>
         <csr:p>      - Source gather count field (SGRx.SGC)  Specifies the number of contiguous source transfers of CTLx.SRC_TR_WIDTH between successive gather intervals. This is defined as a gather boundary.</csr:p>
         <csr:p>      - Source gather interval field (SGRx.SGI)  Specifies the source address increment/decrement in multiples of CTLx.SRC_TR_WIDTH on a gather boundary when gather mode is enabled for the source transfer.</csr:p>
         <csr:p>Note:If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>The CTLx.SINC field controls whether the address increments or decrements. When the CTLx.SINC field indicates a fixed-address control, then the address remains constant throughout the transfer and the SGRx register is ignored. This register does not exist if the configuration parameter DMAH_CHx_SRC_GAT_EN is set to False. For more information, see "Scatter/Gather".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SGI</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4175</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Gather Interval.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SGC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4183</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Gather Count.  Source contiguous tranfer count between successive gather boundaries.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SGR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4191</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SGR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4199</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_2_Registers.DSR2</csr:referenceName>
       <csr:identifier>DSR2</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>4257</csr:linenumber>
       <csr:title>Destination Scatter Register for Channel x</csr:title>
       <csr:offset>0x50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_2_Registers_DSR2</csr:typeName>
        <csr:description>
         <csr:p>The Destination Scatter register contains two fields: </csr:p>
         <csr:p>    - Destination scatter count field (DSRx.DSC)  Specifies the number of contiguous destination transfers of CTLx.DST_TR_WIDTH between successive scatter boundaries.</csr:p>
         <csr:p>    - Destination scatter interval field (DSRx.DSI)  Specifies the destination address increment/decrement in multiples of CTLx.DST_TR_WIDTH on a scatter boundary when scatter mode is enabled for the destination transfer.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>The CTLx.DINC field controls whether the address increments or decrements. When the CTLx.DINC field indicates a fixed address control, then the address remains constant throughout the transfer and the DSRx register is ignored. This register does not exist if the configuration parameter DMAH_CHx_DST_SCA_EN is set to False. For more information, see "Scatter/Gather".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSI</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4232</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Scatter Interval.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DSC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4240</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Scatter Count.  Destination contiguous transfer count between successive scatter boundaries.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DSR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4248</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4256</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers</csr:referenceName>
       <csr:identifier>Channel_3_Registers</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5673</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x108</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Dmac_Channel_3_Registers</csr:typeName>
        <csr:description>
         <csr:p>Channel registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers.SAR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers.DAR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers.LLP3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers.CTL3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers.SSTAT3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers.DSTAT3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers.SSTATAR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers.DSTATAR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers.CFG3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers.SGR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Channel_3_Registers.DSR3</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers.SAR3</csr:referenceName>
       <csr:identifier>SAR3</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>4296</csr:linenumber>
       <csr:title>Source Address for Channel x</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_3_Registers_SAR3</csr:typeName>
        <csr:description>
         <csr:p>The starting source address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the source address of the current AHB transfer.</csr:p>
         <csr:p>Note:You must program the SAR address to be aligned to CTLx.SRC_TR_WIDTH.</csr:p>
         <csr:p>For information on how the DARx is updated at the start of each DMA block for multi-block transfers, refer "Programming Examples".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4287</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Source Address of DMA transfer.  Updated after each source transfer.  The SINC field in the CTLx register determines whether the address increments, decrements, or is left unchanged on every source transfer through the block transfer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4295</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers.DAR3</csr:referenceName>
       <csr:identifier>DAR3</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>4330</csr:linenumber>
       <csr:title>Destination Address Register for Channel x</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_3_Registers_DAR3</csr:typeName>
        <csr:description>
         <csr:p>The starting destination address is programmed by software before the DMA channel is enabled, or by an LLI update before the start of the DMA transfer. While the DMA transfer is in progress, this register is updated to reflect the destination address of the current AHB transfer.</csr:p>
         <csr:p>Note: You must program the DAR to be aligned to CTLx.DST_TR_WIDTH.</csr:p>
         <csr:p>For information on how the DARx is updated at the start of each DMA block for multi-block transfers, refer "Programming Examples".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4321</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Destination address of DMA transfer.  Updated after each destination transfer.  The DINC field in the CTLx register determines whether the address increments, decrements, or is left unchanged on every destination transfer throughout the block transfer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4329</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers.LLP3</csr:referenceName>
       <csr:identifier>LLP3</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>4392</csr:linenumber>
       <csr:title>Linked List Pointer Register for Channel x</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_3_Registers_LLP3</csr:typeName>
        <csr:description>
         <csr:p>This register does not exist if the DMAH_CHx_HC_LLP configuration parameter is set to True</csr:p>
         <csr:p>The LLP register has two</csr:p>
         <csr:p>functions:</csr:p>
         <csr:p> - The logical result of the equation LLP.LOC !=0 is used to set up the type of DMA transfer - single or multi-block.  The Table "Programming of Transfer Types and Channel Register</csr:p>
         <csr:p>Update Method" shows how the method of updating the channel registers is a function of LLP.LOC != 0. If LLP.LOC is set to 0x0, then transfers using linked lists are not enabled. This register must be</csr:p>
         <csr:p>programmed prior to enabling the channel in order to set up the transfer type.</csr:p>
         <csr:p> - LLP.LOC != 0 contains the pointer to the next LLI for block chaining using linked lists; refer to "Block Chaining</csr:p>
         <csr:p>Using Linked Lists". The LLPx register can also point to the address where write-back of the control and source/destination status information occur after block completion.</csr:p>
         <csr:p>Note:You need to program this register to point to the first Linked List Item (LLI) in memory prior to enabling the channel if block chaining is enabled. If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>Rsvd_LMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4370</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LOC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4383</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Starting Address In Memory of next LLI if block chaining is enabled.  Note that the two LSBs of the starting address are not stored because the address is assumed to be aligned to a 32-bit boundary. LLI accesses are always 32-bit accesses (Hsize=2) aligned to 32-bit boundaries and cannot be changed or programmed to anything other than 32-bit.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LLP</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4391</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers.CTL3</csr:referenceName>
       <csr:identifier>CTL3</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>4945</csr:linenumber>
       <csr:title>Control Register for Channel x</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000200304801</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_3_Registers_CTL3</csr:typeName>
        <csr:description>
         <csr:p>This register contains fields that control the DMA transfer.</csr:p>
         <csr:p>The CTLx register is part of the block descriptor (linked list item - LLI) when block chaining is enabled. It can be varied on a block-by-block basis within a DMA transfer when block chaining is enabled. For information about the behavior of this register between blocks, refer to "Multi-Block Transfers".</csr:p>
         <csr:p>If status write-back is enabled, the upper word of the control register, CTLx[63:32], is written to the control register location of the LLI in system memory at the end of the block transfer.</csr:p>
         <csr:p>Note:You need to program this register prior to enabling the channel.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INT_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4430</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interrupt Enable Bit.  If set, then all interrupt-generating sources are enabled.  Functions as a global mask bit for all interrupts for the channel;  raw* interrupt registers still assert if CTLx.INT_EN=0.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>INTERRUPT_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Interrupt is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERRUPT_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Interrupt is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_TR_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4479</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Transfer Width.  Mapped to AHB bus hsize.  For a non-memory peripheral, typically the</csr:p>
         <csr:p>peripheral (destination) FIFO width.  </csr:p>
         <csr:p>This value must be less than or equal to DMAH_Mk_HDATA_WIDTH where k is the AHB layer 1 to 4 where the destination resides. For the decoding of this field,</csr:p>
         <csr:p>see the "Setting Up Transfers" section in the DW_ahb_dmac Databook.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination transfer width is 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination transfer width is 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Destination transfer width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Destination transfer width is 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Destination transfer width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_TR_WIDTH_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Destination transfer width is 256 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_TR_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4526</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Transfer Width.  Mapped to AHB bus hsize.  For a non-memory peripheral, typically the peripheral (source) FIFO width. </csr:p>
         <csr:p>This value must be less than or equl to DMAH_Mk_HDATA_WIDTH, where k is the AHB layer 1 to 4 where the source resides.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source transfer width is 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source transfer width is 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Source transfer width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Source transfer width is 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Source transfer width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_TR_WIDTH_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Source transfer width is 256 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DINC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4559</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Address Increment.  Indicates whether to increment or decrement the destination address on every destination transfer.  If your device is writing data to a destination peripheral FIFO with a fixed address, then set </csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DINC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Increments the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Decrements the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>No change in the destination address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DINC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>No change in the destination address</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SINC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4589</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Address Increment.  Indicates whether to increment or decrement the source address on every source transfer.  If the device is fetching data from a source peripheral FIFO with a fixed address, then set this field to "No change".</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SINC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Increments the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Decrements the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>No change in the source address</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>No change in the source address</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DEST_MSIZE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4637</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Burst Transaction Length.  Number of data items, each of width CTLx.DST_TR_WIDTH, to be written to the destination every time a destination burst transaction request is made from either the corresponding hardware or software handshaking interface.</csr:p>
         <csr:p>NOTE: This value is not related to the AHB bus master HBURST bus.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Number of data items to be transferred is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Number of data items to be transferred is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Number of data items to be transferred is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Number of data items to be transferred is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Number of data items to be transferred is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Number of data items to be transferred is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Number of data items to be transferred is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DEST_MSIZE_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Number of data items to be transferred is 256</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_MSIZE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4689</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Burst Transaction Length.  Number of data items, each of width CTLx.SRC_TR_WIDTH, to be read</csr:p>
         <csr:p>from the source every time a burst transferred request is made from either the corresponding hardware or software handshaking interface.</csr:p>
         <csr:p>NOTE:  This value is not related to the AHB bus</csr:p>
         <csr:p>master HBURST bus. For information on the decoding for this field, see the "Setting Up Transfers" section and for more inforamtion about this field, see the "Choosing the Receive Watermark level" section in the DW_ahb_dmac Databook.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Number of data items to be transferred is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Number of data items to be transferred is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Number of data items to be transferred is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Number of data items to be transferred is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Number of data items to be transferred is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Number of data items to be transferred is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Number of data items to be transferred is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_MSIZE_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Number of data items to be transferred is 256</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_GATHER_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4709</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source gather enable.  Gather on the source side is applicable only when the CTLx.SINC bit indicates an incrementing or decrementing address control.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SRC_GATHER_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source gather is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRC_GATHER_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source gather is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_SCATTER_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4729</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination scatter enable.  Scatter on the destination side is applicable only when the CTLx.DINC bit indicates an incrementing or decrementing address control.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DST_SCATTER_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Scatter is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DST_SCATTER_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Scatter is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4737</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TT_FC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4801</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Type and Flow Control.  Flow control can be assigned to the DW_ahb_dmac, the source peripheral, or the destination peripheral.  For more information on transfer types and flow control, refer to "Setup/Operation of the DW_ahb_dmac Transfers".</csr:p>
         <csr:p>Dependencies: If the configuration parameter DMAH_CHx_FC is set to DMA_FC_ONLY, then TT_FC[2] does not exist and TT_FC[2] always reads back 0.</csr:p>
         <csr:p>If DMAH_CHx_FC is set to SRC_FC_ONLY, then TT_FC[2:1] does not exist and TT_FC[2:1] always reads back 2'b10.</csr:p>
         <csr:p>If DMAH_CHx_FC is set to DST_FC_ONLY, then TT_FC[2:1] does not exist and TT_FC[2:1] always reads back 2'b11.</csr:p>
         <csr:p>For multi-block transfers using linked list operation, TT_FC must be constant for all blocks of this multi-block transfer.</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TT_FC_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer type is Memory to Memory and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer type is Memory to Peripheral and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Transfer type is Peripheral to Memory and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is DW_ahb_dmac</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Transfer type is Peripheral to Memory and Flow Controller is Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is Source Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Transfer type is Memory to Peripheral and Flow Controller is Peripheral</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TT_FC_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Transfer type is Peripheral to Peripheral and Flow Controller is Destination Peripheral</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4809</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SMS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4817</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LLP_DST_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4840</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block chaining is enabled on the destination side only if LLP_DST_EN field is high and LLPx.LOC is non-zero.  For more information, see "Block Chaining using Linked Lists".</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LLP_DST_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Block chaining using Linked List is disabled on the Destination side</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_DST_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Block chaining using Linked List is enabled on the Destination side</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LLP_SRC_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4863</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block chaining is enabled on the source side only if the LLP_SRC_EN field is high and LLPx.LOC is non-zero.</csr:p>
         <csr:p>For more information, see "Block Chaining using Linked Lists".</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LLP_SRC_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Block chaining using Linked List is disabled on the Source side</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_SRC_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Block chaining using Linked List is enabled on the Source side</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4871</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BLOCK_TS</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4897</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Block Transfer Size.</csr:p>
         <csr:p>When the DW_ahb_dmac is the flow controller, the user writes this field before</csr:p>
         <csr:p>the channel is enabled in order to indicate the block size.  The number programmed into BLOCK_TS indicates the total number of single transactions to perform for every block transfer; a single</csr:p>
         <csr:p>transaction is mapped to a single AMBA beat.</csr:p>
         <csr:p>Width: The width of single transaction is determined by CTLx.SRC_TR_WIDTH. For further information on setting this field, refer to "Transfer</csr:p>
         <csr:p>Operation".</csr:p>
         <csr:p>Once the transfer starts, the read-back value is the total number of data items already read from the source peripheral, regardless of what is the flow controller.</csr:p>
         <csr:p>When the source or</csr:p>
         <csr:p>destination peripheral is assigned as the flow controller, then the maximum block size that can be read back saturates at DMAH_CHx_MAX_BLK_SIZE, but the actual block size can be greater.</csr:p>
        </csr:description>
         <csr:msb>39</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x02</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_2_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4905</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>43</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DONE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4936</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Done bit.</csr:p>
         <csr:p>If status write-back is enabled, the upper word of the control register, CTLx[63:32], is</csr:p>
         <csr:p>written to the control register location of the Linked List Item (LLI) in system memory at the end of the block transfer with the done bit set.</csr:p>
         <csr:p>Software can poll the LLI CTLx.DONE bit to see when a block transfer is complete.  The LLI CTLx.DONE bit should be cleared when the linked lists are set up in memory prior to enabling the channel.</csr:p>
         <csr:p>LLI accesses are always 32-bit accesses (Hsize=2) aligned to 32-bit boundaries and cannot be changed or programmed to anything other than 32-bit.  For more information, refer to "Multi-Block Transfers".</csr:p>
        </csr:description>
         <csr:msb>44</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DONE bit is deasserted the enb of block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SET the DONE bit at the end of block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_3_CTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4944</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers.SSTAT3</csr:referenceName>
       <csr:identifier>SSTAT3</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>4988</csr:linenumber>
       <csr:title>Source Status Register for Channel x</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_3_Registers_SSTAT3</csr:typeName>
        <csr:description>
         <csr:p>After each block transfer completes, hardware can retrieve the source status information from the address pointed to by the contents of the SSTATARx register. This status information is then stored in the SSTATx register and written out to the SSTATx register location of the LLI before the start of the next block. For conditions under which the source status information is fetched, refer to "Multi-Block Transfers". This register does not exist if DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
         <csr:p>Note: This register is a temporary placeholder for the source status information on its way to the SSTATx register location of the LLI. The source status information should be retrieved by software from the SSTATx register location of the LLI, and not by a read of this register over the DW_ahb_dmac slave interface.</csr:p>
         <csr:p>If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4979</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source status information retrieved by hardware from the address pointed to by the contents of the STATARx register</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>4987</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers.DSTAT3</csr:referenceName>
       <csr:identifier>DSTAT3</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5032</csr:linenumber>
       <csr:title>Destination Status Register for Channel x</csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_3_Registers_DSTAT3</csr:typeName>
        <csr:description>
         <csr:p>After each block transfer completes, hardware can retrieve the destination status information from the address pointed to by the contents of the DSTATARx register. This status information is then stored in the DSTATx register and written out to the DSTATx register location of the LLI before the start of the next block. For conditions under which the destination status information is fetched, refer to "Multi-Block Transfers". This register does not exist if DMAH_CHx_STAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
         <csr:p>Note:This register is a temporary placeholder for the destination status information on its way to the DSTATx register location of the LLI. The destination status information should be retrieved by software from the DSTATx register location of the LLI, and not by a read of this register over the DW_ahb_dmac slave interface.</csr:p>
         <csr:p>If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5023</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination status information retrieved by hardware from the address pointed to by the contents of DSTATARx register.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSTAT</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5031</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers.SSTATAR3</csr:referenceName>
       <csr:identifier>SSTATAR3</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5075</csr:linenumber>
       <csr:title>Source Status Address Register for Channel x</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_3_Registers_SSTATAR3</csr:typeName>
        <csr:description>
         <csr:p>After completion of each block transfer, hardware can retrieve the source status information from the user-defined address to which the contents of the SSTATARx register point. The user can select any location in system memory that would provide a 32-bit value to indicate the status of the source transfer. For example, if the DW_apb_ssi is the source peripheral for the DMA transfer, the user can use one of the SSI registers to indicate the status of the transfer. Thus the address programmed in SSTATARx could be the address of the SSI.CTRL register or the SSI.ISR register, or it could be the address of the SSI.RXFLR register.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>This register does not exist if the configuration parameter DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5066</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pointer from where hardware can fetch the source status information, which is registered in the SSTATx register and written out to the SSTATx register location of the LLI before the start of the next block.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5074</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers.DSTATAR3</csr:referenceName>
       <csr:identifier>DSTATAR3</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5119</csr:linenumber>
       <csr:title>Destination Status Address Register for Channel x</csr:title>
       <csr:offset>0x38</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_3_Registers_DSTATAR3</csr:typeName>
        <csr:description>
         <csr:p>After completion of each block transfer, hardware can retrieve the destination status information from the user-defined address to which the contents of the DSTATARx register point. The user can select any location in system memory that would provide a 32-bit value to indicate the status of the destination transfer. For example, if the DW_apb_ssi is the destination peripheral for the DMA transfer, the user can use one of the SSI registers to indicate the status of the transfer. Thus the address programmed in DSTATARx could be the address of the SSI.CTRL register or the SSI.ISR register, or it could be the address of the SSI.TXFLR register.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>This register does not exist if the configuration parameter DMAH_CHx-STAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5110</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pointer from where hardware can fetch the destination status information, which is registered in the</csr:p>
         <csr:p>DSTATx register and written out to the DSTATx register location of the LLI before the start of the next block.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSTATAR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5118</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers.CFG3</csr:referenceName>
       <csr:identifier>CFG3</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5557</csr:linenumber>
       <csr:title>Configuration Register for Channel x</csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000400000e60</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_3_Registers_CFG3</csr:typeName>
        <csr:description>
         <csr:p>This register contains fields that configure the DMA transfer. The channel configuration register remains fixed for all blocks of a multi-block transfer.</csr:p>
         <csr:p>Note: You need to program this register prior to enabling the channel.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>Rsvd_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5136</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH_PRIOR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5182</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Priority.  A priority of 7 is the highest priority, and 0 is the lowest.  This field must be programmed within the range 0 to DMAH_NUM_CHANNELS-1.  A programmed value outside this range will cause erroneous behavior.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel priority is 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel priority is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel priority is 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel priority is 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel priority is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel priority is 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Channel priority is 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CH_PRIOR_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Channel priority is 7</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH_SUSP</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5206</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Suspend.  Suspends all DMA data transfers from the source until this bit is cleared.  There is no guarantee that the current transaction will complete.  Can also be used in conjunction with CFGx.FIFO_EMPTY to cleanly disable a channel without losing any data.  For more information, refer to "Disabling a Channel Prior to Transfer Completion".</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOT_SUSPENDED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DMA transfer from the source is not suspended</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SUSPENDED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Suspend DMA transfer from the source</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FIFO_EMPTY</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5229</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel FIFO status.  Indicates if there is data left in the channel FIFO.  Can be used in conjunction with CFGx.CH_SUSP to cleanly disable a channel.  For more information, refer to "Disabling a Channel Prior to Transfer Completion".</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EMPTY</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel FIFO is empty</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOT_EMPTY</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel FIFO is not empty</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HS_SEL_DST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5253</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Software or Hardware Handshaking Select.  This register selects which of the handshaking interfaces - hardware or software - is active for destination requests on this channel.  If the destination peripheral is memory, then this bit is ignored.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDWARE_HS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardware handshaking interface.  Software initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SOFTWARE_HS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Software handshaking interface.  Hardware initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HS_SEL_SRC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5277</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Software or Hardware Handshaking Select.  This register selects which of the handshaking interfaces - hardware or software - is active for source requests on this channel.  If the source peripheral is memory, then this bit is ignored.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDWARE_HS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardware handshaking interface.  Software initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SOFTWARE_HS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Software handshaking interface.  Hardware initiated transaction requests are ignored.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_CH_L</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5285</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_B_L</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5293</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_CH</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5301</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LOCK_B</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5309</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_HS_POL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5329</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Handshaking Interface Polarity.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE_HIGH</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Handshaking Interface Polarity is Active high</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ACTIVE_LOW</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Handshaking Interface Polarity is Active low</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_HS_POL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5347</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Handshaking Interface Polarity.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE_HIGH</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Handshaking Interface Polarity is Active high</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ACTIVE_LOW</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Handshaking Interface Polarity is Active low</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MAX_ABRST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5363</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum AMBA Burst Length.  Maximum AMBA burst length that is used for DMA transfers on this channel.</csr:p>
         <csr:p></csr:p>
         <csr:p>A value of 0 indicates that software is not limiting the maximum AMBA burst length for DMA transfers on this channel.  </csr:p>
         <csr:p>This field does not exist if the configuration parameter DMAH_MABRST is not selected; in this case, the read-back value is always 0, and the maximum AMBA burst length cannot be limited by software.</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RELOAD_SRC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5386</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Automatic Source Reload.  The SARx register can be automatically reloaded from its initial value at the end of every block for multi-block transfers.  A new block transfer is then initiated.  This field does not exist if the configuration parameter DMAH_CHx_MULTI_BLK_EN is not selected; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Reload Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Reload Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RELOAD_DST</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5410</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Automatic Destination Reload.  The DARx register can be automatically reloaded from its initial value at the end of every block for multi-block transfers.  A new block transfer is then initiated.  This register does not exist if the configuration parameter DMAH_CHx_MULTI_BLK_EN is not selected; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Reload Disabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Reload Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FCMODE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5437</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Flow Control Mode.  Determines when source transaction requests are serviced when the Destination Peripheral is the flow controller.</csr:p>
        </csr:description>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FCMODE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source transaction requests are serviced when they occur. Data pre-fetching is enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FCMODE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source transaction requests are not serviced until a destination transaction request occurs. In this mode, the amount of data transferred from the source is limited so that it is guaranteed to be transferred to the destination prior to block termination by the destination.  Data pre-fetching is disabled.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FIFO_MODE</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5463</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>FIFO Mode Select.  Determines how much space or data needs to be available in the FIFO before a burst</csr:p>
         <csr:p>transaction request is serviced.</csr:p>
        </csr:description>
         <csr:msb>33</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_MODE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Space/data available for single AHB transfer of the specified transfer width</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_MODE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data available is greater than or equal to half the FIFO depth for destination transfers and space available is greater than half the fifo depth for source transfers.  The exceptions are at the end of a burst transaction request or at the end of a block transfer.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PROTCTL</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5483</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Protection Control bits used to drive the AHB HPROT[3:1] bus. The AMBA Specification recommends that the default of HPROT indicates a non-cached, non-buffered, privileged data access. The reset value is used to indicate such an access.</csr:p>
         <csr:p>HPROT[0] is tied high because all transfers are data accesses, as there are no opcode fetches.</csr:p>
         <csr:p>There is a one-to-one mapping of these register bits to the HPROT[3:1] master interface signals.</csr:p>
         <csr:p>Mapping of HPROT bus is as follows:</csr:p>
         <csr:p> - 1'b1 to HPROT[0]</csr:p>
         <csr:p> - CFGx.PROTCTL[1] to HPROT[1]</csr:p>
         <csr:p> - CFGx.PROTCTL[2] to HPROT[2]</csr:p>
         <csr:p> - CFGx.PROTCTL[3] to HPROT[3]</csr:p>
        </csr:description>
         <csr:msb>36</csr:msb>
         <csr:lsb>34</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DS_UPD_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5507</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Status Update Enable.  Destination status information is fetched only from the location pointed to by the DSTATARx register, stored in the DSTATx register and written out to the DSTATx location of the LLI, if DS_UPD_EN is high.  This field does not exist if the configuration parameter DMAH_CHx_SATAT_DST is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>37</csr:msb>
         <csr:lsb>37</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Status Update is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Status Update is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SS_UPD_EN</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5532</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Status Update Enable.  Source status information is fetched only from the location pointed to by the SSTATARx register, stored in the SSTATx register and written out to the SSTATx location of the LLI, if SS_UPD_EN is high.</csr:p>
         <csr:p>NOTE: This enalbe is applicable only if DMAH_CHx_STAT_SRC is set to True.  This field does not exist if the configuration parameter DMAH_CHx_STAT_SRC is set to False; in this case, the read-back value is always 0.</csr:p>
        </csr:description>
         <csr:msb>38</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source Status Update is disabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source Status Update is enabled.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5540</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>42</csr:msb>
         <csr:lsb>39</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_2_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5548</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>46</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_3_CFG</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5556</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>47</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers.SGR3</csr:referenceName>
       <csr:identifier>SGR3</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5615</csr:linenumber>
       <csr:title>Source Gather Register for Channel x</csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_3_Registers_SGR3</csr:typeName>
        <csr:description>
         <csr:p>The Source Gather register contains two fields:</csr:p>
         <csr:p>      - Source gather count field (SGRx.SGC)  Specifies the number of contiguous source transfers of CTLx.SRC_TR_WIDTH between successive gather intervals. This is defined as a gather boundary.</csr:p>
         <csr:p>      - Source gather interval field (SGRx.SGI)  Specifies the source address increment/decrement in multiples of CTLx.SRC_TR_WIDTH on a gather boundary when gather mode is enabled for the source transfer.</csr:p>
         <csr:p>Note:If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>The CTLx.SINC field controls whether the address increments or decrements. When the CTLx.SINC field indicates a fixed-address control, then the address remains constant throughout the transfer and the SGRx register is ignored. This register does not exist if the configuration parameter DMAH_CHx_SRC_GAT_EN is set to False. For more information, see "Scatter/Gather".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SGI</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5590</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Gather Interval.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SGC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5598</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Gather Count.  Source contiguous tranfer count between successive gather boundaries.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SGR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5606</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SGR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5614</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Channel_3_Registers.DSR3</csr:referenceName>
       <csr:identifier>DSR3</csr:identifier>
       <csr:addressMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5672</csr:linenumber>
       <csr:title>Destination Scatter Register for Channel x</csr:title>
       <csr:offset>0x50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Channel_3_Registers_DSR3</csr:typeName>
        <csr:description>
         <csr:p>The Destination Scatter register contains two fields: </csr:p>
         <csr:p>    - Destination scatter count field (DSRx.DSC)  Specifies the number of contiguous destination transfers of CTLx.DST_TR_WIDTH between successive scatter boundaries.</csr:p>
         <csr:p>    - Destination scatter interval field (DSRx.DSI)  Specifies the destination address increment/decrement in multiples of CTLx.DST_TR_WIDTH on a scatter boundary when scatter mode is enabled for the destination transfer.</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
         <csr:p>The CTLx.DINC field controls whether the address increments or decrements. When the CTLx.DINC field indicates a fixed address control, then the address remains constant throughout the transfer and the DSRx register is ignored. This register does not exist if the configuration parameter DMAH_CHx_DST_SCA_EN is set to False. For more information, see "Scatter/Gather".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DSI</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5647</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Scatter Interval.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DSC</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5655</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Scatter Count.  Destination contiguous transfer count between successive scatter boundaries.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DSR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5663</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DSR</csr:identifier>
         <csr:widthMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_GET</csr:getMacro>
         <csr:setMacro>DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5671</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers</csr:referenceName>
       <csr:identifier>Interrupt_Registers</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6731</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x2C0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Dmac_Interrupt_Registers</csr:typeName>
        <csr:description>
         <csr:p>Interrupt registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.RawTfr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.RawBlock</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.RawSrcTran</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.RawDstTran</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.RawErr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.StatusTfr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.StatusBlock</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.StatusSrcTran</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.StatusDstTran</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.StatusErr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.MaskTfr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.MaskBlock</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.MaskSrcTran</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.MaskDstTran</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.MaskErr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.ClearTfr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.ClearBlock</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.ClearSrcTran</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.ClearDstTran</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.ClearErr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Interrupt_Registers.StatusInt</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.RawTfr</csr:referenceName>
       <csr:identifier>RawTfr</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5717</csr:linenumber>
       <csr:title>Raw Status for IntTfr Interrupt</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_RawTfr</csr:typeName>
        <csr:description>
         <csr:p>Interrupt events are stored in this Raw Interrupt Status register before masking. This register has a bit allocated per channel; for example, RawTfr[2] is the Channel 2 raw transfer complete interrupt.</csr:p>
         <csr:p>Each bit in this register is cleared by writing a 1 to the corresponding location in the ClearTfr register.</csr:p>
         <csr:p>Note: Write access is available to this register or software testing purposes only. Under normal operation, writes to this register are not recommended.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RAW</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5708</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Raw Status for IntTfr Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active Raw Interrupt Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Inactive Raw Interrupt Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_RawTfr</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5716</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.RawBlock</csr:referenceName>
       <csr:identifier>RawBlock</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5757</csr:linenumber>
       <csr:title>Raw Status for IntBlock Interrupt</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_RawBlock</csr:typeName>
        <csr:description>
         <csr:p>Interrupt events are stored in this Raw Interrupt Status register before masking. This register has a bit allocated per channel; for example, RawBlock[2] is the Channel 2 raw block complete interrupt.</csr:p>
         <csr:p>Each bit in this register is cleared by writing a 1 to the corresponding location in the ClearBlock register.</csr:p>
         <csr:p>Note:Write access is available to this register or software testing purposes only. Under normal operation, writes to this register are not recommended.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RAW</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5748</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Raw Status for IntBlock Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active Raw Interrupt Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Inactive Raw Interrupt Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_RawBlock</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5756</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.RawSrcTran</csr:referenceName>
       <csr:identifier>RawSrcTran</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5797</csr:linenumber>
       <csr:title>Raw Status for IntSrcTran Interrupt</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_RawSrcTran</csr:typeName>
        <csr:description>
         <csr:p>Interrupt events are stored in this Raw Interrupt Status register before masking. This register has a bit allocated per channel; for example, RawSrcTran[2] is the Channel 2 raw source transaction complete interrupt.</csr:p>
         <csr:p>Each bit in this register is cleared by writing a 1 to the corresponding location in the ClearSrcTran register.</csr:p>
         <csr:p>Note:Write access is available to this register or software testing purposes only. Under normal operation, writes to this register are not recommended.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RAW</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5788</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Raw Status for IntSrcTran Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active Raw Interrupt Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Inactive Raw Interrupt Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_RawSrcTran</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5796</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.RawDstTran</csr:referenceName>
       <csr:identifier>RawDstTran</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5837</csr:linenumber>
       <csr:title>Raw Status for IntDstTran Interrupt</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_RawDstTran</csr:typeName>
        <csr:description>
         <csr:p>Interrupt events are stored in this Raw Interrupt Status register before masking. This register has a bit allocated per channel; for example, RawDstTran[2] is the Channel 2 raw destination transaction complete interrupt.</csr:p>
         <csr:p>Each bit in this register is cleared by writing a 1 to the corresponding location in the ClearDstTran register.</csr:p>
         <csr:p>Note: Write access is available to this register or software testing purposes only. Under normal operation, writes to this register are not recommended.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RAW</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5828</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Raw Status for IntDstTran Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active Raw Interrupt Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Inactive Raw Interrupt Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_RawDstTran</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5836</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.RawErr</csr:referenceName>
       <csr:identifier>RawErr</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5877</csr:linenumber>
       <csr:title>Raw Status for IntErr Interrupt</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_RawErr</csr:typeName>
        <csr:description>
         <csr:p>Interrupt events are stored in this Raw Interrupt Status register before masking. This register has a bit allocated per channel; for example, RawErr[2] is the Channel 2 raw error interrupt.</csr:p>
         <csr:p>Each bit in this register is cleared by writing a 1 to the corresponding location in the ClearErr register.</csr:p>
         <csr:p>Note: Write access is available to this register or software testing purposes only. Under normal operation, writes to this register are not recommended.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RAW</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5868</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Raw Status for IntErr Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active Raw Interrupt Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Inactive Raw Interrupt Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_RawErr</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5876</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.StatusTfr</csr:referenceName>
       <csr:identifier>StatusTfr</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5915</csr:linenumber>
       <csr:title>Status for IntTfr Interrupt</csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_StatusTfr</csr:typeName>
        <csr:description>
         <csr:p>Channel DMA Transfer complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel; for example, StatusTfr[2] is the Channel 2 source DMA transfer complete interrupt. The contents of this register are used to generate the interrupt signals (int or int_n bus, depending on interrupt polarity) leaving the DW_ahb_dmac.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>STATUS</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5907</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Status for IntTfr Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active Interrupt Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Inactive Interrupt Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_StatusTfr</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5914</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.StatusBlock</csr:referenceName>
       <csr:identifier>StatusBlock</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5953</csr:linenumber>
       <csr:title>Status for IntBlock Interrupt</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_StatusBlock</csr:typeName>
        <csr:description>
         <csr:p>Channel Block complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel; for example, StatusBlock[2] is the Channel 2 block complete interrupt. The contents of this register are used to generate the interrupt signals (int or int_n bus, depending on interrupt polarity) leaving the DW_ahb_dmac.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>STATUS</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5945</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Status for IntBlock Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active Interrupt Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Inactive Interrupt Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_StatusBlock</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5952</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.StatusSrcTran</csr:referenceName>
       <csr:identifier>StatusSrcTran</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>5991</csr:linenumber>
       <csr:title>Status for IntSrcTran Interrupt</csr:title>
       <csr:offset>0x38</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_StatusSrcTran</csr:typeName>
        <csr:description>
         <csr:p>Channel Source Transaction complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel; for example, StatusSrcTran[2] is the Channel 2 source transaction complete interrupt. The contents of this register are used to generate the interrupt signals (int or int_n bus, depending on interrupt polarity) leaving the DW_ahb_dmac.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>STATUS</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5983</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Status for IntSrcTran Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active Interrupt Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Inactive Interrupt Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_StatusSrcTran</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>5990</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.StatusDstTran</csr:referenceName>
       <csr:identifier>StatusDstTran</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6030</csr:linenumber>
       <csr:title>Status for IntDstTran Interrupt</csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_StatusDstTran</csr:typeName>
        <csr:description>
         <csr:p>Channel destination transaction complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel; for example, StatusDstTran[2] is the Channel 2 status destination transaction complete interrupt. The contents of this register are used to generate the interrupt signals (int or int_n bus, depending on interrupt polarity) leaving the DW_ahb_dmac.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>STATUS</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6022</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Status for IntDstTran Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active Interrupt Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Inactive Interrupt Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_StatusDstTran</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6029</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.StatusErr</csr:referenceName>
       <csr:identifier>StatusErr</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6068</csr:linenumber>
       <csr:title>Status for IntErr Interrupt</csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_StatusErr</csr:typeName>
        <csr:description>
         <csr:p>Channel Error interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel; for example, StatusErr[2] is the Channel 2 status Error interrupt. The contents of this register are used to generate the interrupt signals (int or int_n bus, depending on interrupt polarity) leaving the DW_ahb_dmac.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>STATUS</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6060</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Status for IntErr Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active Interrupt Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Inactive Interrupt Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_StatusErr</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6067</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.MaskTfr</csr:referenceName>
       <csr:identifier>MaskTfr</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6142</csr:linenumber>
       <csr:title>Status for IntTfr Interrupt</csr:title>
       <csr:offset>0x50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_MaskTfr</csr:typeName>
        <csr:description>
         <csr:p>The contents of the Raw Status register RawTfr is masked with the contents of the Mask register MaskTfr. Each bit of register is allocated per channel; for example, MaskTfr[2] is the mask bit for the Channel 2 transfer complete interrupt.</csr:p>
         <csr:p>A channel INT_MASK bit will be written only if the corresponding mask write enable bit in the INT_MASK_WE field is asserted on the same AHB write transfer. This allows software to set a mask bit without performing a read-modified write operation. For example, writing hex 01x1 to the MaskTfr register writes a 1 into MaskTfr[0], while MaskTfr[7:1] remains unchanged. Writing hex 00xx leaves MaskTfr[7:0] unchanged.</csr:p>
         <csr:p>Writing a 1 to any bit in this register unmasks the corresponding interrupt, thus allowing the DW_ahb_dmac to set the appropriate bit in the Status registers and int_* port signals.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INT_MASK</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6106</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mask for IntTfr Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask the interrupts</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Unmask the interrupts</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_MaskTfr</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6114</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_MASK_WE</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6133</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interrupt Mask Write Enable</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Interrupt mask write disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Interrupt mask write enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_MaskTfr</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6141</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.MaskBlock</csr:referenceName>
       <csr:identifier>MaskBlock</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6216</csr:linenumber>
       <csr:title>Mask for IntBlock Interrupt</csr:title>
       <csr:offset>0x58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_MaskBlock</csr:typeName>
        <csr:description>
         <csr:p>The contents of the Raw Status register RawBlock is masked with the contents of the Mask register MaskBlock. Each bit of register is allocated per channel; for example, MaskBlock[2] is the mask bit for the Channel 2 block complete interrupt.</csr:p>
         <csr:p>A channel INT_MASK bit will be written only if the corresponding mask write enable bit in the INT_MASK_WE field is asserted on the same AHB write transfer. This allows software to set a mask bit without performing a read-modified write operation. For example, writing hex 01x1 to the MaskBlock register writes a 1 into MaskBlock[0], while MaskBlock[7:1] remains unchanged. Writing hex 00xx leaves MaskBlock[7:0] unchanged.</csr:p>
         <csr:p>Writing a 1 to any bit in this register unmasks the corresponding interrupt, thus allowing the DW_ahb_dmac to set the appropriate bit in the Status registers and int_* port signals.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INT_MASK</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6180</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mask for IntBlock Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask the interrupts</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Unmask the interrupts</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_MaskBlock</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6188</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_MASK_WE</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6207</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interrupt Mask Write Enable</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Interrupt mask write disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Interrupt mask write enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_MaskBlock</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6215</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.MaskSrcTran</csr:referenceName>
       <csr:identifier>MaskSrcTran</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6295</csr:linenumber>
       <csr:title>Status for IntSrcTran Interrupt</csr:title>
       <csr:offset>0x60</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_MaskSrcTran</csr:typeName>
        <csr:description>
         <csr:p>The contents of the Raw Status register RawSrcTran is masked with the contents of the Mask register MaskSrcTran. Each bit of register is allocated per channel; for example, MaskSrcTran[2] is the mask bit for the Channel 2 source transaction complete interrupt.</csr:p>
         <csr:p>When the source peripheral of DMA channel i is memory, then the source transaction complete interrupt, MaskSrcTran[i], must be masked to prevent an erroneous triggering of an interrupt on the int_combined signal.</csr:p>
         <csr:p>A channel INT_MASK bit will be written only if the corresponding mask write enable bit in the INT_MASK_WE field is asserted on the same AHB write transfer. This allows software to set a mask bit without performing a read-modified write operation. For example, writing hex 01x1 to the MaskSrcTran register writes a 1 into MaskSrcTran[0], while MaskSrcTran[7:1] remains unchanged. Writing hex 00xx leaves MaskSrcTran[7:0] unchanged.</csr:p>
         <csr:p>Writing a 1 to any bit in this register unmasks the corresponding interrupt, thus allowing the DW_ahb_dmac to set the appropriate bit in the Status registers and int_* port signals.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INT_MASK</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6259</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mask for IntSrcTran Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask the interrupts</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Unmask the interrupts</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_MaskSrcTran</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6267</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_MASK_WE</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6286</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interrupt Mask Write Enable</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Interrupt mask write disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Interrupt mask write enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_MaskSrcTran</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6294</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.MaskDstTran</csr:referenceName>
       <csr:identifier>MaskDstTran</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6374</csr:linenumber>
       <csr:title>Mask for IntDstTran Interrupt</csr:title>
       <csr:offset>0x68</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_MaskDstTran</csr:typeName>
        <csr:description>
         <csr:p>The contents of the Raw Status register RawDstTran is masked with the contents of the Mask register MaskDstTran. Each bit of register is allocated per channel; for example, MaskDstTran[2] is the mask bit for the Channel 2 destination transaction complete interrupt.</csr:p>
         <csr:p>When the destination peripheral of DMA channel i is memory, then the destination transaction complete interrupt, MaskDstTran[i], must be masked to prevent an erroneous triggering of an interrupt on the int_combined(_n) signal.</csr:p>
         <csr:p>A channel INT_MASK bit will be written only if the corresponding mask write enable bit in the INT_MASK_WE field is asserted on the same AHB write transfer. This allows software to set a mask bit without performing a read-modified write operation. For example, writing hex 01x1 to the MaskDstTran register writes a 1 into MaskDstTran[0], while MaskDstTran[7:1] remains unchanged. Writing hex 00xx leaves MaskDstTran[7:0] unchanged.</csr:p>
         <csr:p>Writing a 1 to any bit in this register unmasks the corresponding interrupt, thus allowing the DW_ahb_dmac to set the appropriate bit in the Status registers and int_* port signals.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INT_MASK</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6338</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mask for IntDstTran Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask the interrupts</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Unmask the interrupts</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_MaskDstTran</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6346</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_MASK_WE</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6365</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interrupt Mask Write Enable</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Interrupt mask write disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Interrupt mask write enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_MaskDstTran</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6373</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.MaskErr</csr:referenceName>
       <csr:identifier>MaskErr</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6448</csr:linenumber>
       <csr:title>Mask for IntErr Interrupt</csr:title>
       <csr:offset>0x70</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_MaskErr</csr:typeName>
        <csr:description>
         <csr:p>The contents of the Raw Status register RawErr is masked with the contents of the Mask register MaskErr. Each bit of register is allocated per channel; for example, MaskErr[2] is the mask bit for the Channel 2 error interrupt.</csr:p>
         <csr:p>A channel INT_MASK bit will be written only if the corresponding mask write enable bit in the INT_MASK_WE field is asserted on the same AHB write transfer. This allows software to set a mask bit without performing a read-modified write operation. For example, writing hex 01x1 to the MaskErr register writes a 1 into MaskErr[0], while MaskErr[7:1] remains unchanged. Writing hex 00xx leaves MaskErr[7:0] unchanged.</csr:p>
         <csr:p>Writing a 1 to any bit in this register unmasks the corresponding interrupt, thus allowing the DW_ahb_dmac to set the appropriate bit in the Status registers and int_* port signals.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INT_MASK</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6412</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mask for IntErr Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask the interrupts</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Unmask the interrupts</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_MaskErr</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6420</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_MASK_WE</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6439</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interrupt Mask Write Enable</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Interrupt mask write disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Interrupt mask write enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_MaskErr</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6447</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.ClearTfr</csr:referenceName>
       <csr:identifier>ClearTfr</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6485</csr:linenumber>
       <csr:title>Clear for IntTfr Interrupt</csr:title>
       <csr:offset>0x78</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_ClearTfr</csr:typeName>
        <csr:description>
         <csr:p>Each bit in the RawTfr and StatusTfr is cleared on the same cycle by writing a 1 to the corresponding location in the this registers. Each bit is allocated per channel; for example, ClearTfr[2] is the clear bit for the Channel 2 transfer done interrupt. Writing a 0 has no effect. This registers are not readable.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CLEAR</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6477</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clear for IntTfr Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CLEAR</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clears interrupts</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOT_CLEAR</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No effect</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_ClearTfr</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6484</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.ClearBlock</csr:referenceName>
       <csr:identifier>ClearBlock</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6511</csr:linenumber>
       <csr:title>Clear for IntBlock Interrupt</csr:title>
       <csr:offset>0x80</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_ClearBlock</csr:typeName>
        <csr:description>
         <csr:p>Each bit in the RawBlock and StatusBlock is cleared on the same cycle by writing a 1 to the corresponding location in the this registers. Each bit is allocated per channel; for example, ClearBlock[2] is the clear bit for the Channel 2 block done interrupt. Writing a 0 has no effect. This registers are not readable.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CLEAR</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6503</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clear for IntBlock Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_ClearBlock</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6510</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.ClearSrcTran</csr:referenceName>
       <csr:identifier>ClearSrcTran</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6548</csr:linenumber>
       <csr:title>Clear for IntSrcTran Interrupt</csr:title>
       <csr:offset>0x88</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_ClearSrcTran</csr:typeName>
        <csr:description>
         <csr:p>Each bit in the RawSrcTran and StatusSrcTran is cleared on the same cycle by writing a 1 to the corresponding location in the this registers. Each bit is allocated per channel; for example, ClearSrcTran[2] is the clear bit for the Channel 2 source transaction done interrupt. Writing a 0 has no effect. This registers are not readable.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CLEAR</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6540</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clear for IntSrcTran Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CLEAR</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clears interrupts</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOT_CLEAR</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No effect</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_ClearSrcTran</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6547</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.ClearDstTran</csr:referenceName>
       <csr:identifier>ClearDstTran</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6585</csr:linenumber>
       <csr:title>Clear for IntDstTran Interrupt</csr:title>
       <csr:offset>0x90</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_ClearDstTran</csr:typeName>
        <csr:description>
         <csr:p>Each bit in the RawDstTran and StatusDstTran is cleared on the same cycle by writing a 1 to the corresponding location in the this registers. Each bit is allocated per channel; for example, ClearDstTran[2] is the clear bit for the Channel 2 destination transaction done interrupt. Writing a 0 has no effect. This registers are not readable.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CLEAR</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6577</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clear for IntDstTran Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CLEAR</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clears interrupts</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOT_CLEAR</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No effect</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_ClearDstTran</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6584</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.ClearErr</csr:referenceName>
       <csr:identifier>ClearErr</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6622</csr:linenumber>
       <csr:title>Clear for IntErr Interrupt</csr:title>
       <csr:offset>0x98</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_ClearErr</csr:typeName>
        <csr:description>
         <csr:p>Each bit in the RawErr and StatusErr is cleared on the same cycle by writing a 1 to the corresponding location in the this registers. Each bit is allocated per channel; for example, ClearErr[2] is the clear bit for the Channel 2 error interrupt. Writing a 0 has no effect. This registers are not readable.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CLEAR</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6614</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clear for IntErr Interrupt</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CLEAR</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clears interrupts</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOT_CLEAR</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No effect</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_ClearErr</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6621</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Interrupt_Registers.StatusInt</csr:referenceName>
       <csr:identifier>StatusInt</csr:identifier>
       <csr:addressMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6730</csr:linenumber>
       <csr:title>Status for each Interrupt type</csr:title>
       <csr:offset>0xA0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Interrupt_Registers_StatusInt</csr:typeName>
        <csr:description>
         <csr:p>The contents of each of the five Status registers  StatusTfr, StatusBlock, StatusSrcTran, StatusDstTran, StatusErr  is ORed to produce a single bit for each interrupt type in the Combined Status register (StatusInt). This register is read-only.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TFR</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6650</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OR of the contents of StatusTfr register</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OR of the contents of StatusTfr register is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OR of the contents of StatusTfr register is 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BLOCK</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6668</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OR of the contents of StatusBlock register</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OR of the contents of StatusBlock register is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OR of the contents of StatusBlock register is 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRCT</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6686</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OR of the contents of StatusSrcTran</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OR of the contents of StatusSrcTran register is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OR of the contents of StatusSrcTran register is 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DSTT</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6704</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OR of the contents of StatusDstTran</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OR of the contents of StatusDstTran register is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OR of the contents of StatusDstTran register is 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ERR</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6722</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OR of the contents of StatusErr</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OR of the contents of StatusErr register is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OR of the contents of StatusErr register is 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_StatusInt</csr:identifier>
         <csr:widthMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_GET</csr:getMacro>
         <csr:setMacro>DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6729</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>dmac.Software_Handshake_Registers</csr:referenceName>
       <csr:identifier>Software_Handshake_Registers</csr:identifier>
       <csr:addressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>7164</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x368</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Dmac_Software_Handshake_Registers</csr:typeName>
        <csr:description>
         <csr:p>Software Handshaking Registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Software_Handshake_Registers.ReqSrcReg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Software_Handshake_Registers.ReqDstReg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Software_Handshake_Registers.SglRqSrcReg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Software_Handshake_Registers.SglRqDstReg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Software_Handshake_Registers.LstSrcReg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Software_Handshake_Registers.LstDstReg</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Software_Handshake_Registers.ReqSrcReg</csr:referenceName>
       <csr:identifier>ReqSrcReg</csr:identifier>
       <csr:addressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6811</csr:linenumber>
       <csr:title>Source Software Transaction Request register</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Software_Handshake_Registers_ReqSrcReg</csr:typeName>
        <csr:description>
         <csr:p>A bit is assigned for each channel in this register. ReqSrcReg[n] is ignored when software handshaking is not enabled for the source of channel n.</csr:p>
         <csr:p>A channel SRC_REQ bit is written only if the corresponding channel write enable bit in the SRC_REQ_WE field is asserted on the same AHB write transfer, and if the channel is enabled in the ChEnReg register. For example, writing hex 0101 writes a 1 into ReqSrcReg[0], while ReqSrcReg[7:1] remains unchanged. Writing hex 00xx leaves ReqSrcReg[7:0] unchanged. This allows software to set a bit in the ReqSrcReg register without performing a read-modified write operation.</csr:p>
         <csr:p>The functionality of this register depends on whether the source is a flow control peripheral or not. For a description of when the source is not a flow controller, refer to "Software Handshaking  Peripheral Is Not Flow Controller". For a description of when the source is a flow controller, refer to "Software Handshaking  Peripheral Is Flow Controller"</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SRC_REQ</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6775</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Software Transaction Request</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source request is active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source request is not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_ReqSrcReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6783</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_REQ_WE</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6802</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Software Transaction Request write enable</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source request write Disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source request write Enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_ReqSrcReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6810</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Software_Handshake_Registers.ReqDstReg</csr:referenceName>
       <csr:identifier>ReqDstReg</csr:identifier>
       <csr:addressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6883</csr:linenumber>
       <csr:title>Destination Software Transaction Request register</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Software_Handshake_Registers_ReqDstReg</csr:typeName>
        <csr:description>
         <csr:p>A bit is assigned for each channel in this register. ReqDstReg[n] is ignored when software handshaking is not enabled for the source of channel n.</csr:p>
         <csr:p>A channel DST_REQ bit is written only if the corresponding channel write enable bit in the DST_REQ_WE field is asserted on the same AHB write transfer, and if the channel is enabled in the ChEnReg register.</csr:p>
         <csr:p>The functionality of this register depends on whether the destination is a flow control peripheral or not. For a description of when the destination is not a flow controller, refer to "Software Handshaking  Peripheral Is Not Flow Controller". For a description of when the destination is a flow controller, refer to "Software Handshaking  Peripheral Is Flow Controller".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DST_REQ</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6847</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Software Transaction Request</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination request is active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination request is not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_ReqDstReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6855</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_REQ_WE</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6874</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Software Transaction Request write enable</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination request write Disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination request write Enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_ReqDstReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6882</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Software_Handshake_Registers.SglRqSrcReg</csr:referenceName>
       <csr:identifier>SglRqSrcReg</csr:identifier>
       <csr:addressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>6955</csr:linenumber>
       <csr:title>Source Single Transaction Request register</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Software_Handshake_Registers_SglRqSrcReg</csr:typeName>
        <csr:description>
         <csr:p>A bit is assigned for each channel in this register. SglReqSrcReg[n] is ignored when software handshaking is not enabled for the source of channel n.</csr:p>
         <csr:p>A channel SRC_SGLREQ bit is written only if the corresponding channel write enable bit in the SRC_SGLREQ_WE field is asserted on the same AHB write transfer, and if the channel is enabled in the ChEnReg register.</csr:p>
         <csr:p>The functionality of this register depends on whether the source is a flow control peripheral or not. For a description of when the source is not a flow controller, refer to "Software Handshaking  Peripheral Is Not Flow Controller". For a description of when the source is a flow controller, refer to "Software Handshaking  Peripheral Is Flow Controller".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SRC_SGLREQ</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6919</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Single Transaction Request</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source request is active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source request is not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SglRqSrcReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6927</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRC_SGLREQ_WE</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6946</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Single Transaction Request write enable</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Single write Disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Single write Enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SglRqSrcReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6954</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Software_Handshake_Registers.SglRqDstReg</csr:referenceName>
       <csr:identifier>SglRqDstReg</csr:identifier>
       <csr:addressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>7027</csr:linenumber>
       <csr:title>Destination Single Transaction Request register</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Software_Handshake_Registers_SglRqDstReg</csr:typeName>
        <csr:description>
         <csr:p>A bit is assigned for each channel in this register. SglReqDstReg[n] is ignored when software handshaking is not enabled for the destination of channel n.</csr:p>
         <csr:p>A channel DST_SGLREQ bit is written only if the corresponding channel write enable bit in the DST_SGLREQ_WE field is asserted on the same AHB write transfer, and if the channel is enabled in the ChEnReg register.</csr:p>
         <csr:p>The functionality of this register depends on whether the destination is a flow control peripheral or not. For a description of when the destination is not a flow controller, refer to "Software Handshaking  Peripheral Is Not Flow Controller". For a description of when the destination is a flow controller, refer to "Software Handshaking  Peripheral Is Flow Controller".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DST_SGLREQ</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6991</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Single Transaction Request</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination Single or burst request is active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination Single or burst request is not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_SglRqDstReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>6999</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DST_SGLREQ_WE</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7018</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Single Transaction Request write enable</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination write Disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination write Enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_SglRqDstReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7026</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Software_Handshake_Registers.LstSrcReg</csr:referenceName>
       <csr:identifier>LstSrcReg</csr:identifier>
       <csr:addressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>7095</csr:linenumber>
       <csr:title>Source Last Transaction Request register</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Software_Handshake_Registers_LstSrcReg</csr:typeName>
        <csr:description>
         <csr:p>A bit is assigned for each channel in this register. LstSrcReg[n] is ignored when software handshaking is not enabled for the source of channel n, or when the source of channel n is not a flow controller.</csr:p>
         <csr:p>A channel LSTSRC bit is written only if the corresponding channel write enable bit in the LSTSRC_WE field is asserted on the same AHB write transfer, and if the channel is enabled in the ChEnReg register.</csr:p>
         <csr:p>For a description of this register, refer to "Software Handshaking  Peripheral Is Flow Controller".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>LSTSRC</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7059</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Last Transaction Request register</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LAST</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Last transaction in current block</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOT_LAST</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not last transaction in current block</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LstSrcReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7067</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LSTSRC_WE</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7086</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Last Transaction Request write enable</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Source last transaction request write disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Source last transaction request write enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_LstSrcReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7094</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Software_Handshake_Registers.LstDstReg</csr:referenceName>
       <csr:identifier>LstDstReg</csr:identifier>
       <csr:addressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>7163</csr:linenumber>
       <csr:title>Destination Last Transaction Request register</csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Software_Handshake_Registers_LstDstReg</csr:typeName>
        <csr:description>
         <csr:p>A bit is assigned for each channel in this register. LstDstReg[n] is ignored when software handshaking is not enabled for the destination of channel n or when the destination of channel n is not a flow controller.</csr:p>
         <csr:p>A channel LSTDST bit is written only if the corresponding channel write enable bit in the LSTDST_WE field is asserted on the same AHB write transfer, and if the channel is enabled in the ChEnReg register.</csr:p>
         <csr:p>For a description of this register, refer to "Software Handshaking  Peripheral Is Flow Controller".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>LSTDST</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7127</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Destination Last Transaction Request</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LAST</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Last transaction in current block</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOT_LAST</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not last transaction in current block</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_LstDstReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7135</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LSTDST_WE</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7154</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Source Last Transaction Request write enable</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Destination last transaction request write disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Destination last transaction request write enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_LstDstReg</csr:identifier>
         <csr:widthMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7162</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers</csr:referenceName>
       <csr:identifier>Miscellaneous_Registers</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>12856</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x398</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Dmac_Miscellaneous_Registers</csr:typeName>
        <csr:description>
         <csr:p>Miscellaneous Registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers.DmaCfgReg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers.ChEnReg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers.DmaIdReg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers.DmaTestReg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>dmac.Miscellaneous_Registers.DmaCompsID</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers.DmaCfgReg</csr:referenceName>
       <csr:identifier>DmaCfgReg</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>7207</csr:linenumber>
       <csr:title>DW_ahb_dmac Configuration Register</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Miscellaneous_Registers_DmaCfgReg</csr:typeName>
        <csr:description>
         <csr:p>This register is used to enable the DW_ahb_dmac, which must be done before any channel activity can begin.</csr:p>
         <csr:p>If the global channel enable bit is cleared while any channel is still active, then DmaCfgReg.DMA_EN still returns 1 to indicate that there are channels still active until hardware has terminated all activity on all channels, at which point the DmaCfgReg.DMA_EN bit returns 0. For more information, refer to "Abnormal Transfer Termination".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMA_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7198</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DW_ahb_dmac Enable bit.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DW_ahb_dmac Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DW_ahb_dmac Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DmaCfgReg</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7206</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers.ChEnReg</csr:referenceName>
       <csr:identifier>ChEnReg</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>7277</csr:linenumber>
       <csr:title>DW_ahb_dmac Channel Enable Register</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Miscellaneous_Registers_ChEnReg</csr:typeName>
        <csr:description>
         <csr:p>This is the DW_ahb_dmac Channel Enable Register. If software needs to set up a new channel, then it can read this register in order to find out which channels are currently inactive; it can then enable an inactive channel with the required priority.</csr:p>
         <csr:p>All bits of this register are cleared to 0 when the global DW_ahb_dmac channel enable bit, DmaCfgReg[0], is 0. When the global channel enable bit is 0, then a write to the ChEnReg register is ignored and a read will always read back 0.</csr:p>
         <csr:p>The channel enable bit, ChEnReg.CH_EN, is written only if the corresponding channel write enable bit, ChEnReg.CH_EN_WE, is asserted on the same AHB write transfer. For example, writing hex 01x1 writes a 1 into ChEnReg[0], while ChEnReg[7:1] remains unchanged. Writing hex 00xx leaves ChEnReg[7:0] unchanged. Note that a read-modified write is not required.</csr:p>
         <csr:p>For information on software disabling a channel by writing 0 to ChEnReg.CH_EN, refer to "Disabling a Channel Prior to Transfer Completion".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CH_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7252</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Enable.  The ChEnReg.CH_EN bit is automatically cleared by hardware to disable the channel after the last AMBA transfer of the DMA transfer to the destination has completed.  Software can therefore poll this bit to determine when this channel is free for a new DMA transfer.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable the channel</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable the channel</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_ChEnReg</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7260</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH_EN_WE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7268</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel enable register</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_ChEnReg</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7276</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers.DmaIdReg</csr:referenceName>
       <csr:identifier>DmaIdReg</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>7300</csr:linenumber>
       <csr:title>DW_ahb_dmac ID register</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Miscellaneous_Registers_DmaIdReg</csr:typeName>
        <csr:description>
         <csr:p>This is the DW_ahb_dmac ID register, which is a read-only register that reads back the coreConsultant-configured hardcoded ID number, DMAH_ID_NUM.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMA_ID</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7292</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Hardcoded DW_ahb_dmac peripheral ID.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DmaIdReg</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7299</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers.DmaTestReg</csr:referenceName>
       <csr:identifier>DmaTestReg</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>7340</csr:linenumber>
       <csr:title>DMA Test registers</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Miscellaneous_Registers_DmaTestReg</csr:typeName>
        <csr:description>
         <csr:p>This register is used to put the AHB slave interface into test mode, during which the readback value of the writable registers match the value written, assuming the DW_ahb_dmac configuration has not optimized the same registers. In normal operation, the readback value of some registers is a function of the DW_ahb_dmac state and does not match the value written.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TEST_SLV_IF</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7331</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DMA Test register</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NORMAL_MODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Puts the AHB slave interface into Normal mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TEST_MODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Puts the AHB slave interface into Test mode.  In this mode, the readback value of the writable registers always matches the values written.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DmaTestReg</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7339</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0000000000000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_6</csr:referenceName>
       <csr:identifier>DMA_COMP_PARAMS_6</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>7858</csr:linenumber>
       <csr:title>DW_ahb_dmac Component Parameters Register 6</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Miscellaneous_Registers_DMA_COMP_PARAMS_6</csr:typeName>
        <csr:description>
         <csr:p>DMA_COMP_PARAMS_6 is a constant read-only register that contains encoded information about the component parameter settings for Channel 7. The reset value depends on coreConsultant parameter(s).</csr:p>
         <csr:p>Note: If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>Rsvd_DMA_COMP_PARAMS_6</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7362</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field - read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_DTW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7411</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_DTW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>34</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DTW_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode the channel 7's destination transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DTW_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the channel 7's destination transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DTW_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode the channel 7's destination transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DTW_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the channel 7's destination transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DTW_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode the channel 7's destination transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DTW_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the channel 7's destination transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NO_HARDCODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>NO Hardcode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_STW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7460</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_STW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>37</csr:msb>
         <csr:lsb>35</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NO_HARDCODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No hardcode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>STW_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode the channel 7's source transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>STW_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the channel 7's source transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>STW_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode the channel 7's source transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>STW_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the channel 7's source transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>STW_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode the channel 7's source transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>STW_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the channel 7's source transfer width to 8 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_STAT_DST</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7485</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_STAT_DST coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>38</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from destination peripheral of channel 7 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from destination peripheral of channel 7 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_STAT_SRC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7508</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_STAT_SRC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>39</csr:msb>
         <csr:lsb>39</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from source  peripheral of channel 7 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from source peripheral of channel 7 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_DST_SCA_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7529</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_DST_SCA_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>40</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the scatter feature on channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the scatter feature on channel 7</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_SRC_GAT_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7550</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_SRC_GAT_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>41</csr:msb>
         <csr:lsb>41</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the gather feature on channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the gather feature on channel 7</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_LOCK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7571</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_LOCK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>42</csr:msb>
         <csr:lsb>42</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel or bus locking on channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel or bus locking on channel 7</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_MULTI_BLK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7592</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_MULTI_BLK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>43</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel multi-block DMA transfers on channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel multi-block DMA transfers on channel 7</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_CTL_WB_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7613</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_CTL_WB_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>44</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable control register writeback after each block transfer on channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable control register writeback after each block transfer on channel 7</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_HC_LLP</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7633</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_HC_LLP coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>45</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDCODED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode Channel 7 LLP register to 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to hardcode Channel 7 LLP register to 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_FC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7660</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_FC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>47</csr:msb>
         <csr:lsb>46</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FC_ANY</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Flow controller is ANY for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DMA</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Flow controller is DMA for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DST</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Flow controller is Destination for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_SRC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Flow controller is Source for channel 7</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_MAX_MULT_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7710</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_MULT_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>50</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 7 is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 7 is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 7 is 256</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 7 is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_4</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 7 is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 7 is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 7 is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_DMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7745</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_DMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>53</csr:msb>
         <csr:lsb>51</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the channel 7 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the channel 7 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the channel 7 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the channel 7 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_LMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7780</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_LMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>56</csr:msb>
         <csr:lsb>54</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the LLP peripherals of channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the LLP peripherals of channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the LLP peripherals of channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the LLP peripherals of channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_SMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7815</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_SMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>59</csr:msb>
         <csr:lsb>57</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the source of channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the source of channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the source of channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the source of channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_FIFO_DEPTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7850</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH7_FIFO_DEPTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>62</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_128</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel 7 FIFO depth is 128 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_16</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel 7 FIFO depth is 16 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_256</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel 7 FIFO depth is 256 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_32</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel 7 FIFO depth is 32 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_64</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel 7 FIFO depth is 64 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_8</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel 7 FIFO depth is 8 bytes</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DMA_COMP_PARAMS_6</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7857</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_5</csr:referenceName>
       <csr:identifier>DMA_COMP_PARAMS_5</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>8864</csr:linenumber>
       <csr:title>DW_ahb_dmac Component Parameters Register 5</csr:title>
       <csr:offset>0x38</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Miscellaneous_Registers_DMA_COMP_PARAMS_5</csr:typeName>
        <csr:description>
         <csr:p>DMA_COMP_PARAMS_5 is a constant read-only register that contains encoded information about the component parameter settings for Channel 5 and Channel 6. The reset value depends on coreConsultant parameter(s).</csr:p>
         <csr:p>Note:If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CH6_DTW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7922</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_DTW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode the channel 6's destination transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the channel 6's destination transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode the channel 6's destination transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the channel 6's destination transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode the channel 6's destination transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the channel 6's destination transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_STW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7971</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_STW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode the channel 6's source transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the channel 6's source transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode the channel 6's source transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the channel 6's source transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode the channel 6's source transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the channel 6's source transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No hardcode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_STAT_DST</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>7996</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_STAT_DST coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from destination peripheral of channel 6 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from destination peripheral of channel 6 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_STAT_SRC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8019</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_STAT_SRC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from source  peripheral of channel 6 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from source peripheral of channel 6 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_DST_SCA_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8040</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_DST_SCA_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the scatter feature on channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the scatter feature on channel 6</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_SRC_GAT_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8061</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the CH6_SRC_GAT_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the gather feature on channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the gather feature on channel 6</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_LOCK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8082</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_LOCK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel or bus locking on channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel or bus locking on channel 6</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_MULTI_BLK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8103</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_MULTI_BLK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel multi-block DMA transfers on channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel multi-block DMA transfers on channel 6</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_CTL_WB_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8124</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_CTL_WB_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable control register writeback after each block transfer on channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable control register writeback after each block transfer on channel 6</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_HC_LLP</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8144</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_HC_LLP coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDCODED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode Channel 6 LLP register to 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to hardcode Channel 6 LLP register to 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_FC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8171</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_FC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FC_ANY</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Flow controller is ANY for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DMA</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Flow controller is DMA for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DST</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Flow controller is Destination for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_SRC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Flow controller is Source for channel 6</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_MAX_MULT_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8221</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_MULT_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 6 is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 6 is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 6 is 256</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 6 is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_4</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 6 is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 6 is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 6 is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_DMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8256</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_DMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the channel 6 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the channel 6 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the channel 6 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the channel 6 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_LMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8291</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_LMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the LLP peripherals of channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the LLP peripherals of channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the LLP peripherals of channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the LLP peripherals of channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_SMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8326</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_SMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the source of channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the source of channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the source of channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the source of channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_FIFO_DEPTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8361</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH6_FIFO_DEPTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_128</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel 6 FIFO depth is 128 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_16</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel 6 FIFO depth is 16 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_256</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel 6 FIFO depth is 256 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_32</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel 6 FIFO depth is 32 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_64</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel 6 FIFO depth is 64 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>IFO_DEPTH_8</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel 6 FIFO depth is 8 bytes</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DMA_COMP_PARAMS_5</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8368</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_DTW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8417</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_DTW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>34</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode the channel 5's destination transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the channel 5's destination transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode the channel 5's destination transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the channel 5's destination transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode the channel 5's destination transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the channel 5's destination transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_STW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8466</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_STW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>37</csr:msb>
         <csr:lsb>35</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode the channel 5's source transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the channel 5's source transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode the channel 5's source transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the channel 5's source transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode the channel 5's source transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the channel 5's source transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_STAT_DST</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8491</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_STAT_DST coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>38</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from destination peripheral of channel 5 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from destination peripheral of channel 5 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_STAT_SRC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8514</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_STAT_SRC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>39</csr:msb>
         <csr:lsb>39</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from source  peripheral of channel 5 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from source peripheral of channel 5 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_DST_SCA_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8535</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_DST_SCA_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>40</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the scatter feature on channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the scatter feature on channel 5</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_SRC_GAT_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8556</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_SRC_GAT_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>41</csr:msb>
         <csr:lsb>41</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the gather feature on channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the gather feature on channel 5</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_LOCK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8577</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_LOCK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>42</csr:msb>
         <csr:lsb>42</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel or bus locking on channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel or bus locking on channel 5</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_MULTI_BLK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8598</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_MULTI_BLK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>43</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel multi-block DMA transfers on channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel multi-block DMA transfers on channel 5</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_CTL_WB_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8619</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_CTL_WB_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>44</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable control register writeback after each block transfer on channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable control register writeback after each block transfer on channel 5</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_HC_LLP</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8639</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_HC_LLP coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>45</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDCODED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode Channel 5 LLP register to 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to hardcode Channel 5 LLP register to 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_FC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8666</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_FC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>47</csr:msb>
         <csr:lsb>46</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FC_ANY</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Flow controller is ANY for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DMA</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Flow controller is DMA for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DST</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Flow controller is Destination for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_SRC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Flow controller is Source for channel 5</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_MAX_MULT_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8716</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_MULT_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>50</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 5 is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 5 is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 5 is 256</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 5 is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_4</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 5 is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 5 is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 5 is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_DMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8751</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_DMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>53</csr:msb>
         <csr:lsb>51</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the channel 5 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the channel 5 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the channel 5 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the channel 5 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_LMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8786</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_LMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>56</csr:msb>
         <csr:lsb>54</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the LLP peripherals of channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the LLP peripherals of channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the LLP peripherals of channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the LLP peripherals of channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_SMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8821</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_SMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>59</csr:msb>
         <csr:lsb>57</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the source of channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the source of channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the source of channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the source of channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_FIFO_DEPTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8856</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH5_FIFO_DEPTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>62</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_128</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel 5 FIFO depth is 128 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_16</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel 5 FIFO depth is 16 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_256</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel 5 FIFO depth is 256 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_32</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel 5 FIFO depth is 32 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_64</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel 5 FIFO depth is 64 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_8</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel 5 FIFO depth is 8 bytes</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DMA_COMP_PARAMS_5</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8863</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_4</csr:referenceName>
       <csr:identifier>DMA_COMP_PARAMS_4</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>9870</csr:linenumber>
       <csr:title>DW_ahb_dmac Component Parameters Register 4</csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x1002dbc000000000</csr:registerResetValue>
       <csr:typeName>Dmac_Miscellaneous_Registers_DMA_COMP_PARAMS_4</csr:typeName>
        <csr:description>
         <csr:p>DMA_COMP_PARAMS_4 is a constant read-only register that contains encoded information about the component parameter settings for Channel 3 and Channel 4. The reset value depends on coreConsultant parameter(s).</csr:p>
         <csr:p>Note:If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CH4_DTW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8928</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_DTW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode the channel 4's destination transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the channel 4's destination transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode the channel 4's destination transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the channel 4's destination transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode the channel 4's destination transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the channel 4's destination transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_STW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>8977</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_STW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode the channel 4's source transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the channel 4's source transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode the channel 4's source transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the channel 4's source transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode the channel 4's source transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the channel 4's source transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_STAT_DST</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9002</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_STAT_DST coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from destination peripheral of channel 4 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from destination peripheral of channel 4 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_STAT_SRC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9025</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_STAT_SRC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from source  peripheral of channel 4 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from source peripheral of channel 4 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_DST_SCA_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9046</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_DST_SCA_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the scatter feature on channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the scatter feature on channel 4</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_SRC_GAT_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9067</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_SRC_GAT_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the gather feature on channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the gather feature on channel 4</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_LOCK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9088</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_LOCK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel or bus locking on channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel or bus locking on channel 4</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_MULTI_BLK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9109</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_MULTI_BLK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel multi-block DMA transfers on channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel multi-block DMA transfers on channel 4</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_CTL_WB_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9130</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_CTL_WB_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable control register writeback after each block transfer on channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable control register writeback after each block transfer on channel 4</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_HC_LLP</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9150</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_HC_LLP coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDCODED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode Channel 4 LLP register to 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to hardcode Channel 4 LLP register to 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_FC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9177</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_FC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FC_ANY</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Flow controller is ANY for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DMA</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Flow controller is DMA for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DST</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Flow controller is Destination for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_SRC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Flow controller is Source for channel 4</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_MAX_MULT_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9227</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_MULT_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 4 is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 4 is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 4 is 256</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 4 is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_4</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 4 is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 4 is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 4 is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_DMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9262</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_DMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the channel 4 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the channel 4 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the channel 4 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the channel 4 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_LMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9297</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_LMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the LLP peripherals of channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the LLP peripherals of channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the LLP peripherals of channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the LLP peripherals of channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_SMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9332</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_SMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the source of channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the source of channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the source of channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the source of channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_FIFO_DEPTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9367</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH4_FIFO_DEPTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_128</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel 4 FIFO depth is 128 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_16</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel 4 FIFO depth is 16 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_256</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel 4 FIFO depth is 256 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_32</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel 4 FIFO depth is 32 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_64</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel 4 FIFO depth is 64 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_8</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel 4 FIFO depth is 8 bytes</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DMA_COMP_PARAMS_4</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9374</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_DTW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9423</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_DTW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>34</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode the channel 3's destination transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the channel 3's destination transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode the channel 3's destination transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the channel 3's destination transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode the channel 3's destination transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the channel 3's destination transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_STW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9472</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_STW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>37</csr:msb>
         <csr:lsb>35</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode the channel 3's source transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the channel 3's source transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode the channel 3's source transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the channel 3's source transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode the channel 3's source transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the channel 3's source transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_STAT_DST</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9497</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_STAT_DST coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>38</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from destination peripheral of channel 3 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from destination peripheral of channel 3 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_STAT_SRC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9520</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_STAT_SRC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>39</csr:msb>
         <csr:lsb>39</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from source  peripheral of channel 3 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from source peripheral of channel 3 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_DST_SCA_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9541</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_DST_SCA_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>40</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the scatter feature on channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the scatter feature on channel 3</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_SRC_GAT_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9562</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_SRC_GAT_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>41</csr:msb>
         <csr:lsb>41</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the gather feature on channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the gather feature on channel 3</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_LOCK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9583</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_LOCK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>42</csr:msb>
         <csr:lsb>42</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel or bus locking on channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel or bus locking on channel 3</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_MULTI_BLK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9604</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_MULTI_BLK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>43</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel multi-block DMA transfers on channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel multi-block DMA transfers on channel 3</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_CTL_WB_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9625</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_CTL_WB_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>44</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable control register writeback after each block transfer on channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable control register writeback after each block transfer on channel 3</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_HC_LLP</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9645</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_HC_LLP coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>45</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDCODED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode Channel 3 LLP register to 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to hardcode Channel 3 LLP register to 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_FC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9672</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_FC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>47</csr:msb>
         <csr:lsb>46</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FC_ANY</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Flow controller is ANY for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DMA</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Flow controller is DMA for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DST</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Flow controller is Destination for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_SRC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Flow controller is Source for channel 3</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_MAX_MULT_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9722</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_MULT_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>50</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 3 is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 3 is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 3 is 256</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 3 is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_4</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 3 is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 3 is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 3 is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_DMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9757</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_DMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>53</csr:msb>
         <csr:lsb>51</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the channel 3 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the channel 3 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the channel 3 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the channel 3 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_LMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9792</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_LMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>56</csr:msb>
         <csr:lsb>54</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the LLP peripherals of channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the LLP peripherals of channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the LLP peripherals of channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the LLP peripherals of channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_SMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9827</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_SMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>59</csr:msb>
         <csr:lsb>57</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the source of channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the source of channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the source of channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the source of channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_FIFO_DEPTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9862</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH3_FIFO_DEPTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>62</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_128</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel 3 FIFO depth is 128 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_16</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel 3 FIFO depth is 16 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_256</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel 3 FIFO depth is 256 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_32</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel 3 FIFO depth is 32 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_64</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel 3 FIFO depth is 64 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_8</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel 3 FIFO depth is 8 bytes</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DMA_COMP_PARAMS_4</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9869</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_3</csr:referenceName>
       <csr:identifier>DMA_COMP_PARAMS_3</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>10874</csr:linenumber>
       <csr:title>DW_ahb_dmac Component Parameters Register 3</csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x1002dbc01002dbc0</csr:registerResetValue>
       <csr:typeName>Dmac_Miscellaneous_Registers_DMA_COMP_PARAMS_3</csr:typeName>
        <csr:description>
         <csr:p>DMA_COMP_PARAMS_3 is a constant read-only register that contains encoded information about the component parameter settings for Channel 1 and Channel 2. The reset value depends on coreConsultant parameter(s).</csr:p>
         <csr:p>Note:If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CH2_DTW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9934</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_DTW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode channel 2's destination transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode channel 2's destination transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode channel 2's destination transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode channel 2's destination transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode channel 2's destination transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode channel 2's destination transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_STW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>9982</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_STW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode channel 2's source transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode channel 2's source transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode channel 2's source transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode channel 2's source transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode channel 2's source transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode channel 2's source transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_STAT_DST</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10007</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_STAT_DST coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from destination peripheral of channel 2 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from destination peripheral of channel 2 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_STAT_SRC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10030</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_STAT_SRC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from source  peripheral of channel 2 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from source peripheral of channel 2 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_DST_SCA_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10051</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_DST_SCA_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the scatter feature on channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the scatter feature on channel 2</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_SRC_GAT_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10072</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_SRC_GAT_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the gather feature on channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the gather feature on channel 2</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_LOCK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10093</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_LOCK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel or bus locking on channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel or bus locking on channel 2</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_MULTI_BLK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10114</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_MULTI_BLK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel multi-block DMA transfers on channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel multi-block DMA transfers on channel 2</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_CTL_WB_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10135</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_CTL_WB_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable control register writeback after each block transfer on channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable control register writeback after each block transfer on channel 2</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_HC_LLP</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10155</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_HC_LLP coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDCODED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode Channel 2 LLP register to 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to hardcode Channel 2 LLP register to 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_FC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10182</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_FC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FC_ANY</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Flow controller is ANY for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DMA</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Flow controller is DMA for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DST</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Flow controller is Destination for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_SRC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Flow controller is Source for channel 2</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_MAX_MULT_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10232</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_MULT_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 2 is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 2 is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 2 is 256</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 2 is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_4</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 2 is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 2 is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 2 is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_DMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10267</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_DMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the channel 2 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the channel 2 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the channel 2 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the channel 2 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_LMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10302</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_LMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the LLP peripherals of channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the LLP peripherals of channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the LLP peripherals of channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the LLP peripherals of channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMALE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_SMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10337</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_SMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the source of channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the source of channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the source of channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the source of channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMALE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_FIFO_DEPTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10372</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH2_FIFO_DEPTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_128</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel 2 FIFO depth is 128 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_16</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel 2 FIFO depth is 16 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_256</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel 2 FIFO depth is 256 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_32</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel 2 FIFO depth is 32 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_64</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel 2 FIFO depth is 64 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_8</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel 2 FIFO depth is 8 bytes</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DMA_COMP_PARAMS_3</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10379</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_DTW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10428</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_DTW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>34</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode channel 1's destination transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode channel 1's destination transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode channel 1's destination transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode channel 1's destination transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode channel 1's destination transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode channel 1's destination transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_STW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10476</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_STW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>37</csr:msb>
         <csr:lsb>35</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode channel 1's source transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode channel 1's source transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode channel 1's source transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode channel 1's source transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode channel 1's source transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode channel 1's source transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_STAT_DST</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10501</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_STAT_DST coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>38</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from destination peripheral of channel 1 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from destination peripheral of channel 1 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_STAT_SRC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10524</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_STAT_SRC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>39</csr:msb>
         <csr:lsb>39</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from source  peripheral of channel 1 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from source peripheral of channel 1 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_DST_SCA_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10545</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_DST_SCA_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>40</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the scatter feature on channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the scatter feature on channel 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_SRC_GAT_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10566</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_SRC_GAT_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>41</csr:msb>
         <csr:lsb>41</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the gather feature on channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the gather feature on channel 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_LOCK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10587</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_LOCK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>42</csr:msb>
         <csr:lsb>42</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel or bus locking on channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel or bus locking on channel 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_MULTI_BLK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10608</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_MULTI_BLK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>43</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel multi-block DMA transfers on channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel multi-block DMA transfers on channel 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_CTL_WB_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10629</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_CTL_WB_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>44</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable control register writeback after each block transfer on channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable control register writeback after each block transfer on channel 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_HC_LLP</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10649</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_HC_LLP coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>45</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDCODED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode Channel 1 LLP register to 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to hardcode Channel 1 LLP register to 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_FC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10676</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_FC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>47</csr:msb>
         <csr:lsb>46</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FC_ANY</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Flow controller is ANY for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DMA</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Flow controller is DMA for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DST</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Flow controller is Destination for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_SRC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Flow controller is Source for channel 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_MAX_MULT_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10726</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_MULT_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>50</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 1 is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 1 is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 1 is 256</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 1 is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_4</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 1 is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 1 is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 1 is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_DMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10761</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_DMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>53</csr:msb>
         <csr:lsb>51</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the channel 1 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the channel 1 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the channel 1 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the channel 1 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_LMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10796</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_LMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>56</csr:msb>
         <csr:lsb>54</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the LLP peripherals of channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the LLP peripherals of channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the LLP peripherals of channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the LLP peripherals of channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_SMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10831</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_SMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>59</csr:msb>
         <csr:lsb>57</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the source of channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the source of channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the source of channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the source of channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_FIFO_DEPTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10866</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH1_FIFO_DEPTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>62</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_128</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel 1 FIFO depth is 128 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_16</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel 1 FIFO depth is 16 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_256</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel 1 FIFO depth is 256 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_32</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel 1 FIFO depth is 32 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_64</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel 1 FIFO depth is 64 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_8</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel 1 FIFO depth is 8 bytes</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DMA_COMP_PARAMS_3</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10873</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_2</csr:referenceName>
       <csr:identifier>DMA_COMP_PARAMS_2</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>11880</csr:linenumber>
       <csr:title>DW_ahb_dmac Component Parameters Register 2</csr:title>
       <csr:offset>0x50</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x000000001002dbc0</csr:registerResetValue>
       <csr:typeName>Dmac_Miscellaneous_Registers_DMA_COMP_PARAMS_2</csr:typeName>
        <csr:description>
         <csr:p>DMA_COMP_PARAMS_2 is a constant read-only register that contains encoded information about the component parameter settings. The reset value depends on coreConsultant parameter(s).</csr:p>
         <csr:p>Note:If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CH0_DTW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10938</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_DTW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode channel 0's destination transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode channel 0's destination transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode channel 0's destination transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode channel 0's destination transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode channel 0's destination transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode channel 0's destination transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_STW</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>10986</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_STW coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Hardcode channel 0's source transfer width to 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode channel 0's source transfer width to 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Hardcode channel 0's source transfer width to 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode channel 0's source transfer width to 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Hardcode channel 0's source transfer width to 64 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode channel 0's source transfer width to 8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANS_WIDTH_PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_STAT_DST</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11011</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_STAT_DST coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from destination peripheral of channel 0 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from destination peripheral of channel 0 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_STAT_SRC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11034</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_STAT_SRC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to fetch a status register from source  peripheral of channel 0 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to fetch a status register from source peripheral of channel 0 and write this status information to memory at end of each block transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_DST_SCA_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11055</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_DST_SCA_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the scatter feature on channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the scatter feature on channel 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_SRC_GAT_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11076</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_SRC_GAT_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable the gather feature on channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable the gather feature on channel 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_LOCK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11097</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_LOCK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel or bus locking on channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel or bus locking on channel 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_MULTI_BLK_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11118</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_MULTI_BLK_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable channel multi-block DMA transfers on channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable channel multi-block DMA transfers on channel 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_CTL_WB_EN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11139</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_CTL_WB_EN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to enable control register writeback after each block transfer on channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Include logic to enable control register writeback after each block transfer on channel 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_HC_LLP</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11159</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_HC_LLP coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HARDCODED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode Channel 0 LLP register to 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Exclude logic to hardcode Channel 0 LLP register to 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_FC</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11186</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_FC coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FC_ANY</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Flow controller is ANY for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DMA</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Flow controller is DMA for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_DST</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Flow controller is Destination for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FC_SRC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Flow controller is Source for channel 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_MAX_MULT_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11236</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_MULT_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_128</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 0 is 128</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 0 is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_256</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 0 is 256</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_32</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 0 is 32</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_4</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 0 is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_64</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 0 is 64</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_MULT_SIZE_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum value of burst transaction size that can be programmed for channel 0 is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_DMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11271</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_DMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the channel 0 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the channel 0 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the channel 0 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the channel 0 destination</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_LMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11306</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_LMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the LLP peripherals of channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the LLP peripherals of channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the LLP peripherals of channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the LLP peripherals of channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_SMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11341</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_SMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASTER_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hardcode the AHB master 1 interface attached to the source of channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hardcode the AHB master 2 interface attached to the source of channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Hardcode the AHB master 3 interface attached to the source of channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MASTER_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Hardcode the AHB master 4 interface attached to the source of channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Programmable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH0_FIFO_DEPTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11376</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_CH0_FIFO_DEPTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_128</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel 0 FIFO depth is 128 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_16</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel 0 FIFO depth is 16 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_256</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel 0 FIFO depth is 256 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_32</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel 0 FIFO depth is 32 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_64</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel 0 FIFO depth is 64 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FIFO_DEPTH_8</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel 0 FIFO depth is 8 bytes</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DMA_COMP_PARAMS_2</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11383</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CHO_MULTI_BLK_TYPE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11445</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH0_MULTI_BLK_TYPE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>35</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CNT_LLP</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Allow only multi-block transfers where SAR0, CTL0, and LLP0 are loaded from the next linked list item; DARx is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_LLP</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Allow only multi-block transfers where SAR0 is contiguous;DAR0, CTL0, and LLP0 are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_RELOAD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Allow only multi-block transfers where SAR0 is contiguous; DAR and CTL are reloaded from their initial values</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_LLP</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Allow only multi-block transfers where SAR0, DAR0, CTL0, and LLP0 are loaded from the next linked list item.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_RELOAD</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Allow only multi-block transfers where SAR0, CTL0, and LLP0,are loaded from the next linked list item; DARx is reloaded from its initial values.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Allow all types of multi-support</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_CONT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Allow only multi-block transfers where SAR0 and CTL0 are reloaded from their initial values; DAR0 is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_LLP</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Allow only multi-block transfers where SAR0 is reloaded from its initial value; DAR0, CTL0, and LLP0,are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_RELOAD</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Allow only multi-block transfers where SAR0, DAR0,and CTL0 are reloaded from their initial values</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_MULTI_BLK_TYPE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11507</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH1_MULTI_BLK_TYPE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>39</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CNT_LLP</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Allow only multi-block transfers where SAR1, CTL1, and LLP1 are loaded from the next linked list item; DARx is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_LLP</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Allow only multi-block transfers where SAR1 is contiguous;DAR1, CTL1, and LLP1 are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_RELOAD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Allow only multi-block transfers where SAR1 is contiguous; DAR and CTL are reloaded from their initial values</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_LLP</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Allow only multi-block transfers where SAR1, DAR1, CTL1, and LLP1 are loaded from the next linked list item.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_RELOAD</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Allow only multi-block transfers where SAR1, CTL1, and LLP1,are loaded from the next linked list item; DARx is reloaded from its initial values.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Allow all types of multi-support</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_CONT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Allow only multi-block transfers where SAR1 and CTL1 are reloaded from their initial values; DAR1 is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_LLP</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Allow only multi-block transfers where SAR1 is reloaded from its initial value; DAR1, CTL1, and LLP1,are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_RELOAD</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Allow only multi-block transfers where SAR1, DAR1,and CTL1 are reloaded from their initial values</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_MULTI_BLK_TYPE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11569</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH2_MULTI_BLK_TYPE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>43</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CNT_LLP</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Allow only multi-block transfers where SAR2, CTL2, and LLP2 are loaded from the next linked list item; DARx is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_LLP</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Allow only multi-block transfers where SAR2 is contiguous;DAR2, CTL2, and LLP2 are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_RELOAD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Allow only multi-block transfers where SAR2 is contiguous; DAR and CTL are reloaded from their initial values</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_LLP</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Allow only multi-block transfers where SAR2, DAR2, CTL2, and LLP2 are loaded from the next linked list item.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_RELOAD</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Allow only multi-block transfers where SAR2, CTL2, and LLP2,are loaded from the next linked list item; DARx is reloaded from its initial values.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Allow all types of multi-support</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_CONT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Allow only multi-block transfers where SAR2 and CTL2 are reloaded from their initial values; DAR2 is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_LLP</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Allow only multi-block transfers where SAR2 is reloaded from its initial value; DAR2, CTL2, and LLP2,are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_RELOAD</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Allow only multi-block transfers where SAR2, DAR2,and CTL2 are reloaded from their initial values</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_MULTI_BLK_TYPE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11631</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH3_MULTI_BLK_TYPE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>47</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CNT_LLP</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Allow only multi-block transfers where SAR3, CTL3, and LLP3 are loaded from the next linked list item; DARx is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_LLP</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Allow only multi-block transfers where SAR3 is contiguous;DAR3, CTL3, and LLP3 are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_RELOAD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Allow only multi-block transfers where SAR3 is contiguous; DAR and CTL are reloaded from their initial values</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_LLP</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Allow only multi-block transfers where SAR3, DAR3, CTL3, and LLP3 are loaded from the next linked list item.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_RELOAD</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Allow only multi-block transfers where SAR3, CTL3, and LLP3,are loaded from the next linked list item; DARx is reloaded from its initial values.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Allow all types of multi-support</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_CONT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Allow only multi-block transfers where SAR3 and CTL3 are reloaded from their initial values; DAR3 is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_LLP</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Allow only multi-block transfers where SAR3 is reloaded from its initial value; DAR3, CTL3, and LLP3,are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_RELOAD</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Allow only multi-block transfers where SAR3, DAR3,and CTL3 are reloaded from their initial values</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_MULTI_BLK_TYPE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11693</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH4_MULTI_BLK_TYPE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>51</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CNT_LLP</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Allow only multi-block transfers where SAR4, CTL4, and LLP4 are loaded from the next linked list item; DARx is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_LLP</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Allow only multi-block transfers where SAR4 is contiguous;DAR4, CTL4, and LLP4 are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_RELOAD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Allow only multi-block transfers where SAR4 is contiguous; DAR and CTL are reloaded from their initial values</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_LLP</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Allow only multi-block transfers where SAR4, DAR4, CTL4, and LLP4 are loaded from the next linked list item.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_RELOAD</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Allow only multi-block transfers where SAR4, CTL4, and LLP4,are loaded from the next linked list item; DARx is reloaded from its initial values.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Allow all types of multi-support</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_CONT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Allow only multi-block transfers where SAR4 and CTL4 are reloaded from their initial values; DAR4 is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_LLP</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Allow only multi-block transfers where SAR4 is reloaded from its initial value; DAR4, CTL4, and LLP4,are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_RELOAD</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Allow only multi-block transfers where SAR4, DAR4,and CTL4 are reloaded from their initial values</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_MULTI_BLK_TYPE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11755</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH5_MULTI_BLK_TYPE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>55</csr:msb>
         <csr:lsb>52</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CNT_LLP</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Allow only multi-block transfers where SAR5, CTL5, and LLP5 are loaded from the next linked list item; DARx is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_LLP</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Allow only multi-block transfers where SAR5 is contiguous;DAR5, CTL5, and LLP5 are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_RELOAD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Allow only multi-block transfers where SAR5 is contiguous; DAR and CTL are reloaded from their initial values</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_LLP</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Allow only multi-block transfers where SAR5, DAR5, CTL5, and LLP5 are loaded from the next linked list item.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_RELOAD</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Allow only multi-block transfers where SAR5, CTL5, and LLP5,are loaded from the next linked list item; DARx is reloaded from its initial values.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Allow all types of multi-support</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_CONT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Allow only multi-block transfers where SAR5 and CTL5 are reloaded from their initial values; DAR5 is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_LLP</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Allow only multi-block transfers where SAR5 is reloaded from its initial value; DAR5, CTL5, and LLP5,are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_RELOAD</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Allow only multi-block transfers where SAR5, DAR5,and CTL5 are reloaded from their initial values</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_MULTI_BLK_TYPE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11817</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH6_MULTI_BLK_TYPE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>59</csr:msb>
         <csr:lsb>56</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CNT_LLP</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Allow only multi-block transfers where SAR6, CTL6, and LLP6 are loaded from the next linked list item; DARx is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_LLP</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Allow only multi-block transfers where SAR6 is contiguous;DAR6, CTL6, and LLP6 are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_RELOAD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Allow only multi-block transfers where SAR6 is contiguous; DAR and CTL are reloaded from their initial values</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_LLP</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Allow only multi-block transfers where SAR6, DAR6, CTL6, and LLP6 are loaded from the next linked list item.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_RELOAD</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Allow only multi-block transfers where SAR6, CTL6, and LLP6,are loaded from the next linked list item; DARx is reloaded from its initial values.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Allow all types of multi-support</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_CONT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Allow only multi-block transfers where SAR6 and CTL6 are reloaded from their initial values; DAR6 is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_LLP</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Allow only multi-block transfers where SAR6 is reloaded from its initial value; DAR6, CTL6, and LLP6,are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_RELOAD</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Allow only multi-block transfers where SAR6, DAR6,and CTL6 are reloaded from their initial values</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_MULTI_BLK_TYPE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11879</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH7_MULTI_BLK_TYPE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CNT_LLP</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Allow only multi-block transfers where SAR7, CTL7, and LLP7 are loaded from the next linked list item; DARx is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_LLP</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Allow only multi-block transfers where SAR7 is contiguous;DAR7, CTL7, and LLP7 are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONT_RELOAD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Allow only multi-block transfers where SAR7 is contiguous; DAR and CTL are reloaded from their initial values</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_LLP</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Allow only multi-block transfers where SAR7, DAR7, CTL7, and LLP7 are loaded from the next linked list item.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LLP_RELOAD</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Allow only multi-block transfers where SAR7, CTL7, and LLP7,are loaded from the next linked list item; DARx is reloaded from its initial values.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROGRAMMABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Allow all types of multi-support</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_CONT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Allow only multi-block transfers where SAR7 and CTL7 are reloaded from their initial values; DAR7 is contiguous</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_LLP</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Allow only multi-block transfers where SAR7 is reloaded from its initial value; DAR7, CTL7, and LLP7,are loaded from the next linked list item</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RELOAD_RELOAD</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Allow only multi-block transfers where SAR7, DAR7,and CTL7 are reloaded from their initial values</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_1</csr:referenceName>
       <csr:identifier>DMA_COMP_PARAMS_1</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>12829</csr:linenumber>
       <csr:title>DW_ahb_dmac Component Parameters Register 1</csr:title>
       <csr:offset>0x58</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x3000030c33336666</csr:registerResetValue>
       <csr:typeName>Dmac_Miscellaneous_Registers_DMA_COMP_PARAMS_1</csr:typeName>
        <csr:description>
         <csr:p>DMA_COMP_PARAMS_1 is a constant read-only register that contains encoded information about the component parameter settings. The reset value depends on coreConsultant parameter(s).</csr:p>
         <csr:p>Note:If DMAH_RETURN_ERR_RESP is set to True, the DW_ahb_dmac returns an ERROR response to an illegal register access, which includes accessing registers that have been removed during DW_ahb_dmac configuration. If DMAH_RETURN_ERR_RESP is set to False, DW_ahb_dmac always returns an OK response. For more information, refer to "Illegal Register Access".</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CHO_MAX_BLK_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>11961</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH0_MAX_BLK_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x6</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_1023</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Maximum block size in source transfer widths is 1023 for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_127</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum block size in source transfer widths is 127 for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_15</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum block size in source transfer widths is 15 for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_2047</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Maximum block size in source transfer widths is 2047 for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_255</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum block size in source transfer widths is 255 for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_3</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum block size in source transfer widths is 3 for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_31</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum block size in source transfer widths is 31 for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_4095</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Maximum block size in source transfer widths is 4095 for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_511</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Maximum block size in source transfer widths is 511 for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_63</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum block size in source transfer widths is 63 for channel 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_7</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum block size in source transfer widths is 7 for channel 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH1_MAX_BLK_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12027</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH1_MAX_BLK_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x6</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_1023</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Maximum block size in source transfer widths is 1023 for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_127</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum block size in source transfer widths is 127 for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_15</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum block size in source transfer widths is 15 for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_2047</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Maximum block size in source transfer widths is 2047 for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_255</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum block size in source transfer widths is 255 for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_3</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum block size in source transfer widths is 3 for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_31</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum block size in source transfer widths is 31 for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_4095</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Maximum block size in source transfer widths is 4095 for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_511</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Maximum block size in source transfer widths is 511 for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_63</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum block size in source transfer widths is 63 for channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_7</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum block size in source transfer widths is 7 for channel 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH2_MAX_BLK_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12093</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH2_MAX_BLK_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x6</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_1023</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Maximum block size in source transfer widths is 1023 for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_127</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum block size in source transfer widths is 127 for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_15</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum block size in source transfer widths is 15 for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_2047</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Maximum block size in source transfer widths is 2047 for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_255</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum block size in source transfer widths is 255 for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_3</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum block size in source transfer widths is 3 for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_31</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum block size in source transfer widths is 31 for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_4095</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Maximum block size in source transfer widths is 4095 for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_511</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Maximum block size in source transfer widths is 511 for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_63</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum block size in source transfer widths is 63 for channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_7</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum block size in source transfer widths is 7 for channel 2</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH3_MAX_BLK_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12159</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH3_MAX_BLK_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x6</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_1023</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Maximum block size in source transfer widths is 1023 for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_127</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum block size in source transfer widths is 127 for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_15</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum block size in source transfer widths is 15 for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_2047</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Maximum block size in source transfer widths is 2047 for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_255</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum block size in source transfer widths is 255 for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_3</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum block size in source transfer widths is 3 for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_31</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum block size in source transfer widths is 31 for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_4095</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Maximum block size in source transfer widths is 4095 for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_511</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Maximum block size in source transfer widths is 511 for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_63</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum block size in source transfer widths is 63 for channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_7</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum block size in source transfer widths is 7 for channel 3</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH4_MAX_BLK_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12225</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH4_MAX_BLK_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_1023</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Maximum block size in source transfer widths is 1023 for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_127</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum block size in source transfer widths is 127 for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_15</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum block size in source transfer widths is 15 for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_2047</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Maximum block size in source transfer widths is 2047 for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_255</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum block size in source transfer widths is 255 for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_3</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum block size in source transfer widths is 3 for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_31</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum block size in source transfer widths is 31 for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_4095</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Maximum block size in source transfer widths is 4095 for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_511</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Maximum block size in source transfer widths is 511 for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_63</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum block size in source transfer widths is 63 for channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_7</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum block size in source transfer widths is 7 for channel 4</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH5_MAX_BLK_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12291</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH5_MAX_BLK_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_1023</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Maximum block size in source transfer widths is 1023 for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_127</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum block size in source transfer widths is 127 for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_15</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum block size in source transfer widths is 15 for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_2047</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Maximum block size in source transfer widths is 2047 for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_255</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum block size in source transfer widths is 255 for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_3</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum block size in source transfer widths is 3 for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_31</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum block size in source transfer widths is 31 for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_4095</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Maximum block size in source transfer widths is 4095 for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_511</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Maximum block size in source transfer widths is 511 for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_63</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum block size in source transfer widths is 63 for channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_7</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum block size in source transfer widths is 7 for channel 5</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH6_MAX_BLK_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12357</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH6_MAX_BLK_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_1023</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Maximum block size in source transfer widths is 1023 for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_127</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum block size in source transfer widths is 127 for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_15</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum block size in source transfer widths is 15 for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_2047</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Maximum block size in source transfer widths is 2047 for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_255</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum block size in source transfer widths is 255 for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_3</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum block size in source transfer widths is 3 for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_31</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum block size in source transfer widths is 31 for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_4095</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Maximum block size in source transfer widths is 4095 for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_511</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Maximum block size in source transfer widths is 511 for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_63</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum block size in source transfer widths is 63 for channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_7</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum block size in source transfer widths is 7 for channel 6</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CH7_MAX_BLK_SIZE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12423</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The values of these bit fields are derived from the DMAH_CH7_MAX_BLK_SIZE coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_1023</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Maximum block size in source transfer widths is 1023 for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_127</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Maximum block size in source transfer widths is 127 for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_15</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Maximum block size in source transfer widths is 15 for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_2047</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Maximum block size in source transfer widths is 2047 for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_255</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Maximum block size in source transfer widths is 255 for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_3</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum block size in source transfer widths is 3 for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_31</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Maximum block size in source transfer widths is 31 for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_4095</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Maximum block size in source transfer widths is 4095 for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_511</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Maximum block size in source transfer widths is 511 for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_63</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Maximum block size in source transfer widths is 63 for channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAX_BLOCK_SIZE_7</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Maximum block size in source transfer widths is 7 for channel 7</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BIG_ENDIAN</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12442</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_BIG_ENDIAN coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Big Endian</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Little Endian</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INTR_IO</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12472</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_INTR_IO coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>34</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ALL_INT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>ALL interrupt-related signals appear as outputs on the design</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>COMBINED_INT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Only COMBINED interrupt-related signals appear as outputs on the design</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPE_INT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Only TYPE interrupt-related signals appear as outputs on the design</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MAX_ABRST</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12494</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_MABRST coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>35</csr:msb>
         <csr:lsb>35</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Maximum AMBA burst length is not under the control of software</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Limit the maximum AMBA burst length to a value under software control by writing to the channel configuration register</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_DMA_COMP_PARAMS_1</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12501</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>39</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NUM_CHANNELS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12544</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_NUM_CHANNELS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>42</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NUM_CHANNEL_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Number of DMA Channels is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NUM_CHANNEL_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Number of DMA Channels is 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NUM_CHANNEL_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Number of DMA Channels is 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NUM_CHANNEL_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Number of DMA Channels is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NUM_CHANNEL_5</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Number of DMA Channels is 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NUM_CHANNEL_6</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Number of DMA Channels is 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NUM_CHANNEL_7</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Number of DMA Channels is 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NUM_CHANNEL_8</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Number of DMA Channels is 8</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NUM_MASTER_INT</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12571</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_NUM_MASTER_INT coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>44</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NUM_MST_INTERFACE_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Number of MASTER interface is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NUM_MST_INTERFACE_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Number of MASTER interface is 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NUM_MST_INTERFACE_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Number of MASTER interface is 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NUM_MST_INTERFACE_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Number of MASTER interface is 4</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>S_HDATA_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12598</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_S_HDATA_WIDTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>46</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_128</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Slave interface data bus width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_256</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Slave interface data bus width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_32</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Slave interface data bus width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_64</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Slave interface data bus width is 64 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>M4_HDATA_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12625</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_M4_HDATA_WIDTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>48</csr:msb>
         <csr:lsb>47</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_128</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Master4 interface data bus width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_256</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Master4 interface data bus width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_32</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Master4 interface data bus width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_64</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Master4 interface data bus width is 64 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>M3_HDATA_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12652</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_M3_HDATA_WIDTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>50</csr:msb>
         <csr:lsb>49</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_128</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Master3 interface data bus width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_256</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Master3 interface data bus width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_32</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Master3 interface data bus width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_64</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Master3 interface data bus width is 64 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>M2_HDATA_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12679</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_M2_HDATA_WIDTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>52</csr:msb>
         <csr:lsb>51</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_128</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Master2 interface data bus width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_256</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Master2 interface data bus width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_32</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Master2 interface data bus width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_64</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Master2 interface data bus width is 64 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>M1_HDATA_WIDTH</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12706</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_M1_HDATA_WIDTH coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>54</csr:msb>
         <csr:lsb>53</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_128</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Master1 interface data bus width is 128 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_256</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Master1 interface data bus width is 256 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_32</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Master1 interface data bus width is 32 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA_BUS_WIDTH_64</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Master1 interface data bus width is 64 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NUM_HS_INT</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12785</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_NUM_HS_INT coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>59</csr:msb>
         <csr:lsb>55</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Number of handshaking interfaces is 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Number of handshaking interfaces is 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_10</csr:identifier>
           <csr:value>0x10</csr:value>
           <csr:title>Number of handshaking interfaces is 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Number of handshaking interfaces is 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Number of handshaking interfaces is 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Number of handshaking interfaces is 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Number of handshaking interfaces is 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Number of handshaking interfaces is 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Number of handshaking interfaces is 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Number of handshaking interfaces is 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Number of handshaking interfaces is 9</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_a</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Number of handshaking interfaces is 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_b</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>Number of handshaking interfaces is 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_c</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>Number of handshaking interfaces is 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_d</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>Number of handshaking interfaces is 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_e</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>Number of handshaking interfaces is 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS_INTERFACE_f</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>Number of handshaking interfaces is 15</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ADD_ENCODED_PARAMS</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12813</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_ADD_ENCODED_PARAMS coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>60</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Add encoded parameter is not enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>STATIC_ENDIAN_FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Endianness is not configured through coreConsultant</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>STATIC_ENDIAN_TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endianness is statically configured through coreConsultant</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Add encoded parameter is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>STATIC_ENDIAN_SELECT</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12821</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is derived from the DMAH_STATIC_ENDIAN_SELECT coreConsultant parameter.</csr:p>
        </csr:description>
         <csr:msb>61</csr:msb>
         <csr:lsb>61</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Rsvd_1_DMA_COMP_PARAMS_1</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12828</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field- read-only</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>62</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>dmac.Miscellaneous_Registers.DmaCompsID</csr:referenceName>
       <csr:identifier>DmaCompsID</csr:identifier>
       <csr:addressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DW_ahb_dmac.csr</csr:filename>
       <csr:linenumber>12855</csr:linenumber>
       <csr:title>DMA Component ID register</csr:title>
       <csr:offset>0x60</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x3232322a44571110</csr:registerResetValue>
       <csr:typeName>Dmac_Miscellaneous_Registers_DmaCompsID</csr:typeName>
        <csr:description>
         <csr:p>This is the DW_ahb_dmac Component Version register, which is a read-only register that specifies the version of the packaged component in the upper 32 bits and the component type in the lower 32 bits.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMA_COMP_TYPE</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12847</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DMA Component Type Number = `h44571110.  This assigned unique hex value is constant and is derived from the two ASCII letters "DW" followed by a 32-bit unsigned number</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x44571110</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DMA_COMP_VERSION</csr:identifier>
         <csr:widthMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_WIDTH</csr:widthMacro>
         <csr:msbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_MSB</csr:msbMacro>
         <csr:lsbMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_LSB</csr:lsbMacro>
         <csr:rangeMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_RANGE</csr:rangeMacro>
         <csr:resetMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_RESET</csr:resetMacro>
         <csr:maskMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_GET</csr:getMacro>
         <csr:setMacro>DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_SET</csr:setMacro>
         <csr:filename>DW_ahb_dmac.csr</csr:filename>
         <csr:linenumber>12854</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DMA Component Version - See release notes.</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x3232322a</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
     </csr:definitions>
    </csr:csrObject>
   </csr:csrData>
  </xml>
  <div id="docheader">
   <h2>Addressmap Information for 'DW_ahb_dmac'</h2>
   <table id="optiontable" border="1" cellpadding="1">
    <tr>
     <td>
      <div id="globalFileInfoCheckBoxDiv">
       <label for="globalFileInfoCheckBox">Input File Information</label>
       <input id="globalFileInfoCheckBox" type="checkbox" onclick="globalFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalHeaderFileInfoCheckBoxDiv">
       <label for="globalHeaderFileInfoCheckBox">Header File Information</label>
       <input id="globalHeaderFileInfoCheckBox" type="checkbox" onclick="globalHeaderFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalEnumInfoCheckBoxDiv">
       <label for="globalEnumInfoCheckBox">Enum Information</label>
       <input id="globalEnumInfoCheckBox" type="checkbox" onclick="globalEnumInfoCheckBox_click();"/>
      </div>
     </td>
    </tr>
   </table>
  </div>
  <div id="docinfo"></div>
  <div id="docroot"></div>
  <div id="docfooter"></div>
 </body>
</html>
