<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'faust_v4/bypass_faust' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="projet_vivado_hls" solutionName="solution1" date="2021-04-07T09:59:55.457+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'faust_v4/bypass_dsp' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="projet_vivado_hls" solutionName="solution1" date="2021-04-07T09:59:55.452+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'faust_v4/in_right_V' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="projet_vivado_hls" solutionName="solution1" date="2021-04-07T09:59:55.448+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'faust_v4/in_left_V' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="projet_vivado_hls" solutionName="solution1" date="2021-04-07T09:59:55.444+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'izone_0' is power-on initialization." projectName="projet_vivado_hls" solutionName="solution1" date="2021-04-07T09:59:55.439+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'initialized' is power-on initialization." projectName="projet_vivado_hls" solutionName="solution1" date="2021-04-07T09:59:55.428+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set out_right_group [add_wave_group out_right(wire) -into $coutputgroup]&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/out_right_V_ap_vld -into $out_right_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/out_right_V -into $out_right_group -radix hex&#xA;## set out_left_group [add_wave_group out_left(wire) -into $coutputgroup]&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/out_left_V_ap_vld -into $out_left_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/out_left_V -into $out_left_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set bypass_faust_group [add_wave_group bypass_faust(wire) -into $cinputgroup]&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/bypass_faust -into $bypass_faust_group -radix hex&#xA;## set bypass_dsp_group [add_wave_group bypass_dsp(wire) -into $cinputgroup]&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/bypass_dsp -into $bypass_dsp_group -radix hex&#xA;## set in_right_group [add_wave_group in_right(wire) -into $cinputgroup]&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/in_right_V -into $in_right_group -radix hex&#xA;## set in_left_group [add_wave_group in_left(wire) -into $cinputgroup]&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/in_left_V -into $in_left_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/ap_start -into $blocksiggroup&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/ap_ready -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/ap_rst -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_faust_v4_top/AESL_inst_faust_v4/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_faust_v4_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_faust_v4_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_faust_v4_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_faust_v4_top/LENGTH_out_left_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_faust_v4_top/LENGTH_out_right_V -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_out_right_group [add_wave_group out_right(wire) -into $tbcoutputgroup]&#xA;## add_wave /apatb_faust_v4_top/out_right_V_ap_vld -into $tb_out_right_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_faust_v4_top/out_right_V -into $tb_out_right_group -radix hex&#xA;## set tb_out_left_group [add_wave_group out_left(wire) -into $tbcoutputgroup]&#xA;## add_wave /apatb_faust_v4_top/out_left_V_ap_vld -into $tb_out_left_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_faust_v4_top/out_left_V -into $tb_out_left_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_bypass_faust_group [add_wave_group bypass_faust(wire) -into $tbcinputgroup]&#xA;## add_wave /apatb_faust_v4_top/bypass_faust -into $tb_bypass_faust_group -radix hex&#xA;## set tb_bypass_dsp_group [add_wave_group bypass_dsp(wire) -into $tbcinputgroup]&#xA;## add_wave /apatb_faust_v4_top/bypass_dsp -into $tb_bypass_dsp_group -radix hex&#xA;## set tb_in_right_group [add_wave_group in_right(wire) -into $tbcinputgroup]&#xA;## add_wave /apatb_faust_v4_top/in_right_V -into $tb_in_right_group -radix hex&#xA;## set tb_in_left_group [add_wave_group in_left(wire) -into $tbcinputgroup]&#xA;## add_wave /apatb_faust_v4_top/in_left_V -into $tb_in_left_group -radix hex&#xA;## save_wave_config faust_v4.wcfg&#xA;## run all&#xA;Note: simulation done!&#xA;Time: 9572 ns  Iteration: 1  Process: /apatb_faust_v4_top/generate_sim_done_proc  File: /home/trisset/technical/syfala/v5.3.2-silent-config/testbenches/testbench_vivado_hls_Faust/projet_vivado_hls/solution1/sim/vhdl/faust_v4.autotb.vhd&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;Time: 9572 ns  Iteration: 1  Process: /apatb_faust_v4_top/generate_sim_done_proc  File: /home/trisset/technical/syfala/v5.3.2-silent-config/testbenches/testbench_vivado_hls_Faust/projet_vivado_hls/solution1/sim/vhdl/faust_v4.autotb.vhd&#xA;$finish called at time : 9572 ns&#xA;## quit" projectName="projet_vivado_hls" solutionName="solution1" date="2021-04-07T10:01:28.257+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/faust_v4_ap_fmul_2_max_dsp_32.vhd:201]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xA;Compiling package unisim.vcomponents&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling module work.glbl&#xA;Compiling architecture rtl of entity xil_defaultlib.faust_v4_fzone_ram [\faust_v4_fzone_ram(1,5)\]&#xA;Compiling architecture arch of entity xil_defaultlib.faust_v4_fzone [faust_v4_fzone_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture faust_v4_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.faust_v4_ap_fmul_2_max_dsp_32 [faust_v4_ap_fmul_2_max_dsp_32_de...]&#xA;Compiling architecture arch of entity xil_defaultlib.faust_v4_fmul_32ns_32ns_32_4_max_dsp_1 [faust_v4_fmul_32ns_32ns_32_4_max...]&#xA;Compiling architecture behav of entity xil_defaultlib.faust_v4 [faust_v4_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_faust_v4_top&#xA;Built simulation snapshot faust_v4&#xA;&#xA;&#xA;****** Webtalk v2019.1 (64-bit)&#xA;  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/trisset/technical/syfala/v5.3.2-silent-config/testbenches/testbench_vivado_hls_Faust/projet_vivado_hls/solution1/sim/vhdl/xsim.dir/faust_v4/webtalk/xsim_webtalk.tcl -notrace" projectName="projet_vivado_hls" solutionName="solution1" date="2021-04-07T10:01:13.974+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="projet_vivado_hls" solutionName="solution1" date="2021-04-07T10:01:01.082+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
