<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMBaseRegisterInfo.cpp source code [llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMBaseRegisterInfo.cpp.html'>ARMBaseRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMBaseRegisterInfo.cpp - ARM Register Information ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the base ARM implementation of TargetRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="ARMBaseRegisterInfo.h.html">"ARMBaseRegisterInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARM.h.html">"ARM.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMFrameLowering.h.html">"ARMFrameLowering.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "arm-register-info"</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="53">53</th><td><u>#include <span class='error' title="&apos;ARMGenRegisterInfo.inc&apos; file not found">"ARMGenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19ARMBaseRegisterInfoC1Ev" title='llvm::ARMBaseRegisterInfo::ARMBaseRegisterInfo' data-ref="_ZN4llvm19ARMBaseRegisterInfoC1Ev">ARMBaseRegisterInfo</dfn>()</td></tr>
<tr><th id="58">58</th><td>    : ARMGenRegisterInfo(ARM::LR, <var>0</var>, <var>0</var>, ARM::PC) {}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL18getFramePointerRegRKN4llvm12ARMSubtargetE" title='getFramePointerReg' data-type='unsigned int getFramePointerReg(const llvm::ARMSubtarget &amp; STI)' data-ref="_ZL18getFramePointerRegRKN4llvm12ARMSubtargetE">getFramePointerReg</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="1STI">STI</dfn>) {</td></tr>
<tr><th id="61">61</th><td>  <b>return</b> STI.useR7AsFramePointer() ? ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span> : ARM::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::ARM&apos;">R11</span>;</td></tr>
<tr><th id="62">62</th><td>}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>*</td></tr>
<tr><th id="65">65</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="2MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="2MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="66">66</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col3 decl" id="3STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="3STI">STI</dfn> = <a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <dfn class="local col4 decl" id="4UseSplitPush" title='UseSplitPush' data-type='bool' data-ref="4UseSplitPush">UseSplitPush</dfn> = <a class="local col3 ref" href="#3STI" title='STI' data-ref="3STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE" title='llvm::ARMSubtarget::splitFramePushPop' data-ref="_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE">splitFramePushPop</a>(*<a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF">MF</a>);</td></tr>
<tr><th id="68">68</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col5 decl" id="5RegList" title='RegList' data-type='const MCPhysReg *' data-ref="5RegList">RegList</dfn> =</td></tr>
<tr><th id="69">69</th><td>      STI.isTargetDarwin()</td></tr>
<tr><th id="70">70</th><td>          ? <span class='error' title="use of undeclared identifier &apos;CSR_iOS_SaveList&apos;">CSR_iOS_SaveList</span></td></tr>
<tr><th id="71">71</th><td>          : (UseSplitPush ? <span class='error' title="use of undeclared identifier &apos;CSR_AAPCS_SplitPush_SaveList&apos;">CSR_AAPCS_SplitPush_SaveList</span> : <span class='error' title="use of undeclared identifier &apos;CSR_AAPCS_SaveList&apos;">CSR_AAPCS_SaveList</span>);</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col6 decl" id="6F" title='F' data-type='const llvm::Function &amp;' data-ref="6F">F</dfn> = <a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="74">74</th><td>  <b>if</b> (<a class="local col6 ref" href="#6F" title='F' data-ref="6F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC">GHC</a>) {</td></tr>
<tr><th id="75">75</th><td>    <i>// GHC set of callee saved regs is empty as all those regs are</i></td></tr>
<tr><th id="76">76</th><td><i>    // used for passing STG regs around</i></td></tr>
<tr><th id="77">77</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_NoRegs_SaveList&apos;">CSR_NoRegs_SaveList</span>;</td></tr>
<tr><th id="78">78</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#6F" title='F' data-ref="6F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"interrupt"</q>)) {</td></tr>
<tr><th id="79">79</th><td>    <b>if</b> (<a class="local col3 ref" href="#3STI" title='STI' data-ref="3STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</a>()) {</td></tr>
<tr><th id="80">80</th><td>      <i>// M-class CPUs have hardware which saves the registers needed to allow a</i></td></tr>
<tr><th id="81">81</th><td><i>      // function conforming to the AAPCS to function as a handler.</i></td></tr>
<tr><th id="82">82</th><td>      <b>return</b> UseSplitPush ? <span class='error' title="use of undeclared identifier &apos;CSR_AAPCS_SplitPush_SaveList&apos;">CSR_AAPCS_SplitPush_SaveList</span> : <span class='error' title="use of undeclared identifier &apos;CSR_AAPCS_SaveList&apos;">CSR_AAPCS_SaveList</span>;</td></tr>
<tr><th id="83">83</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#6F" title='F' data-ref="6F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"interrupt"</q>).<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>() <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"FIQ"</q>) {</td></tr>
<tr><th id="84">84</th><td>      <i>// Fast interrupt mode gives the handler a private copy of R8-R14, so less</i></td></tr>
<tr><th id="85">85</th><td><i>      // need to be saved to restore user-mode state.</i></td></tr>
<tr><th id="86">86</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_FIQ_SaveList&apos;">CSR_FIQ_SaveList</span>;</td></tr>
<tr><th id="87">87</th><td>    } <b>else</b> {</td></tr>
<tr><th id="88">88</th><td>      <i>// Generally only R13-R14 (i.e. SP, LR) are automatically preserved by</i></td></tr>
<tr><th id="89">89</th><td><i>      // exception handling.</i></td></tr>
<tr><th id="90">90</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_GenericInt_SaveList&apos;">CSR_GenericInt_SaveList</span>;</td></tr>
<tr><th id="91">91</th><td>    }</td></tr>
<tr><th id="92">92</th><td>  }</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (STI.getTargetLowering()-&gt;supportSwiftError() &amp;&amp;</td></tr>
<tr><th id="95">95</th><td>      F.getAttributes().hasAttrSomewhere(Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>)) {</td></tr>
<tr><th id="96">96</th><td>    <b>if</b> (STI.isTargetDarwin())</td></tr>
<tr><th id="97">97</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_iOS_SwiftError_SaveList&apos;">CSR_iOS_SwiftError_SaveList</span>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>    <b>return</b> UseSplitPush ? <span class='error' title="use of undeclared identifier &apos;CSR_AAPCS_SplitPush_SwiftError_SaveList&apos;">CSR_AAPCS_SplitPush_SwiftError_SaveList</span> :</td></tr>
<tr><th id="100">100</th><td>      <span class='error' title="use of undeclared identifier &apos;CSR_AAPCS_SwiftError_SaveList&apos;">CSR_AAPCS_SwiftError_SaveList</span>;</td></tr>
<tr><th id="101">101</th><td>  }</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <b>if</b> (STI.isTargetDarwin() &amp;&amp; F.getCallingConv() == CallingConv::CXX_FAST_TLS)</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> MF-&gt;getInfo&lt;ARMFunctionInfo&gt;()-&gt;isSplitCSR()</td></tr>
<tr><th id="105">105</th><td>               ? <span class='error' title="use of undeclared identifier &apos;CSR_iOS_CXX_TLS_PE_SaveList&apos;">CSR_iOS_CXX_TLS_PE_SaveList</span></td></tr>
<tr><th id="106">106</th><td>               : <span class='error' title="use of undeclared identifier &apos;CSR_iOS_CXX_TLS_SaveList&apos;">CSR_iOS_CXX_TLS_SaveList</span>;</td></tr>
<tr><th id="107">107</th><td>  <b>return</b> RegList;</td></tr>
<tr><th id="108">108</th><td>}</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm19ARMBaseRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn>(</td></tr>
<tr><th id="111">111</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="7MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="7MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="112">112</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF &amp;&amp; &quot;Invalid MachineFunction pointer.&quot;) ? void (0) : __assert_fail (&quot;MF &amp;&amp; \&quot;Invalid MachineFunction pointer.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 112, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#7MF" title='MF' data-ref="7MF">MF</a> &amp;&amp; <q>"Invalid MachineFunction pointer."</q>);</td></tr>
<tr><th id="113">113</th><td>  <b>if</b> (MF-&gt;getFunction().getCallingConv() == CallingConv::CXX_FAST_TLS &amp;&amp;</td></tr>
<tr><th id="114">114</th><td>      MF-&gt;getInfo&lt;ARMFunctionInfo&gt;()-&gt;isSplitCSR())</td></tr>
<tr><th id="115">115</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_iOS_CXX_TLS_ViaCopy_SaveList&apos;">CSR_iOS_CXX_TLS_ViaCopy_SaveList</span>;</td></tr>
<tr><th id="116">116</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="120">120</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="8MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="8MF">MF</dfn>,</td></tr>
<tr><th id="121">121</th><td>                                          <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col9 decl" id="9CC" title='CC' data-type='CallingConv::ID' data-ref="9CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="122">122</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col0 decl" id="10STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="10STI">STI</dfn> = <a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="123">123</th><td>  <b>if</b> (CC == CallingConv::GHC)</td></tr>
<tr><th id="124">124</th><td>    <i>// This is academic because all GHC calls are (supposed to be) tail calls</i></td></tr>
<tr><th id="125">125</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_NoRegs_RegMask&apos;">CSR_NoRegs_RegMask</span>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <b>if</b> (STI.getTargetLowering()-&gt;supportSwiftError() &amp;&amp;</td></tr>
<tr><th id="128">128</th><td>      MF.getFunction().getAttributes().hasAttrSomewhere(Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>))</td></tr>
<tr><th id="129">129</th><td>    <b>return</b> STI.isTargetDarwin() ? <span class='error' title="use of undeclared identifier &apos;CSR_iOS_SwiftError_RegMask&apos;">CSR_iOS_SwiftError_RegMask</span></td></tr>
<tr><th id="130">130</th><td>                                : <span class='error' title="use of undeclared identifier &apos;CSR_AAPCS_SwiftError_RegMask&apos;">CSR_AAPCS_SwiftError_RegMask</span>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (STI.isTargetDarwin() &amp;&amp; CC == CallingConv::CXX_FAST_TLS)</td></tr>
<tr><th id="133">133</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_iOS_CXX_TLS_RegMask&apos;">CSR_iOS_CXX_TLS_RegMask</span>;</td></tr>
<tr><th id="134">134</th><td>  <b>return</b> STI.isTargetDarwin() ? <span class='error' title="use of undeclared identifier &apos;CSR_iOS_RegMask&apos;">CSR_iOS_RegMask</span> : <span class='error' title="use of undeclared identifier &apos;CSR_AAPCS_RegMask&apos;">CSR_AAPCS_RegMask</span>;</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>*</td></tr>
<tr><th id="138">138</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo18getNoPreservedMaskEv" title='llvm::ARMBaseRegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="139">139</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_NoRegs_RegMask&apos;">CSR_NoRegs_RegMask</span>;</td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="143">143</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo23getTLSCallPreservedMaskERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getTLSCallPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo23getTLSCallPreservedMaskERKNS_15MachineFunctionE">getTLSCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="11MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="144">144</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF.getSubtarget&lt;ARMSubtarget&gt;().isTargetDarwin() &amp;&amp; &quot;only know about special TLS call on Darwin&quot;) ? void (0) : __assert_fail (&quot;MF.getSubtarget&lt;ARMSubtarget&gt;().isTargetDarwin() &amp;&amp; \&quot;only know about special TLS call on Darwin\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 145, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget14isTargetDarwinEv" title='llvm::ARMSubtarget::isTargetDarwin' data-ref="_ZNK4llvm12ARMSubtarget14isTargetDarwinEv">isTargetDarwin</a>() &amp;&amp;</td></tr>
<tr><th id="145">145</th><td>         <q>"only know about special TLS call on Darwin"</q>);</td></tr>
<tr><th id="146">146</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_iOS_TLSCall_RegMask&apos;">CSR_iOS_TLSCall_RegMask</span>;</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="150">150</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo28getSjLjDispatchPreservedMaskERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getSjLjDispatchPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28getSjLjDispatchPreservedMaskERKNS_15MachineFunctionE">getSjLjDispatchPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="12MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="12MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="151">151</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col3 decl" id="13STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="13STI">STI</dfn> = <a class="local col2 ref" href="#12MF" title='MF' data-ref="12MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="152">152</th><td>  <b>if</b> (!STI.useSoftFloat() &amp;&amp; STI.hasVFP2Base() &amp;&amp; !STI.isThumb1Only())</td></tr>
<tr><th id="153">153</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_NoRegs_RegMask&apos;">CSR_NoRegs_RegMask</span>;</td></tr>
<tr><th id="154">154</th><td>  <b>else</b></td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_FPRegs_RegMask&apos;">CSR_FPRegs_RegMask</span>;</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="159">159</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::getThisReturnPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj">getThisReturnPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="14MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="14MF">MF</dfn>,</td></tr>
<tr><th id="160">160</th><td>                                                <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="15CC" title='CC' data-type='CallingConv::ID' data-ref="15CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="161">161</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col6 decl" id="16STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="16STI">STI</dfn> = <a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="162">162</th><td>  <i>// This should return a register mask that is the same as that returned by</i></td></tr>
<tr><th id="163">163</th><td><i>  // getCallPreservedMask but that additionally preserves the register used for</i></td></tr>
<tr><th id="164">164</th><td><i>  // the first i32 argument (which must also be the register used to return a</i></td></tr>
<tr><th id="165">165</th><td><i>  // single i32 return value)</i></td></tr>
<tr><th id="166">166</th><td><i>  //</i></td></tr>
<tr><th id="167">167</th><td><i>  // In case that the calling convention does not use the same register for</i></td></tr>
<tr><th id="168">168</th><td><i>  // both or otherwise does not want to enable this optimization, the function</i></td></tr>
<tr><th id="169">169</th><td><i>  // should return NULL</i></td></tr>
<tr><th id="170">170</th><td>  <b>if</b> (<a class="local col5 ref" href="#15CC" title='CC' data-ref="15CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC">GHC</a>)</td></tr>
<tr><th id="171">171</th><td>    <i>// This is academic because all GHC calls are (supposed to be) tail calls</i></td></tr>
<tr><th id="172">172</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="173">173</th><td>  <b>return</b> STI.isTargetDarwin() ? <span class='error' title="use of undeclared identifier &apos;CSR_iOS_ThisReturn_RegMask&apos;">CSR_iOS_ThisReturn_RegMask</span></td></tr>
<tr><th id="174">174</th><td>                              : <span class='error' title="use of undeclared identifier &apos;CSR_AAPCS_ThisReturn_RegMask&apos;">CSR_AAPCS_ThisReturn_RegMask</span>;</td></tr>
<tr><th id="175">175</th><td>}</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::</td></tr>
<tr><th id="178">178</th><td><dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="17MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="179">179</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col8 decl" id="18STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="18STI">STI</dfn> = <a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="180">180</th><td>  <em>const</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *<dfn class="local col9 decl" id="19TFI" title='TFI' data-type='const llvm::ARMFrameLowering *' data-ref="19TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i>// FIXME: avoid re-calculating this every time.</i></td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col0 decl" id="20Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="20Reserved">Reserved</dfn>(<span class='error' title="use of undeclared identifier &apos;getNumRegs&apos;">getNumRegs</span>());</td></tr>
<tr><th id="184">184</th><td>  markSuperRegs(Reserved, ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>);</td></tr>
<tr><th id="185">185</th><td>  markSuperRegs(Reserved, ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>);</td></tr>
<tr><th id="186">186</th><td>  markSuperRegs(Reserved, ARM::<span class='error' title="no member named &apos;FPSCR&apos; in namespace &apos;llvm::ARM&apos;">FPSCR</span>);</td></tr>
<tr><th id="187">187</th><td>  markSuperRegs(Reserved, ARM::<span class='error' title="no member named &apos;APSR_NZCV&apos; in namespace &apos;llvm::ARM&apos;">APSR_NZCV</span>);</td></tr>
<tr><th id="188">188</th><td>  <b>if</b> (TFI-&gt;hasFP(MF))</td></tr>
<tr><th id="189">189</th><td>    <span class='error' title="use of undeclared identifier &apos;markSuperRegs&apos;">markSuperRegs</span>(Reserved, getFramePointerReg(STI));</td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (hasBasePointer(MF))</td></tr>
<tr><th id="191">191</th><td>    markSuperRegs(Reserved, BasePtr);</td></tr>
<tr><th id="192">192</th><td>  <i>// Some targets reserve R9.</i></td></tr>
<tr><th id="193">193</th><td>  <b>if</b> (STI.isR9Reserved())</td></tr>
<tr><th id="194">194</th><td>    markSuperRegs(Reserved, ARM::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::ARM&apos;">R9</span>);</td></tr>
<tr><th id="195">195</th><td>  <i>// Reserve D16-D31 if the subtarget doesn't support them.</i></td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (!<a class="local col8 ref" href="#18STI" title='STI' data-ref="18STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6hasD32Ev" title='llvm::ARMSubtarget::hasD32' data-ref="_ZNK4llvm12ARMSubtarget6hasD32Ev">hasD32</a>()) {</td></tr>
<tr><th id="197">197</th><td>    <b>static_assert</b>(ARM::<span class='error' title="no member named &apos;D31&apos; in namespace &apos;llvm::ARM&apos;">D31</span> == ARM::<span class='error' title="no member named &apos;D16&apos; in namespace &apos;llvm::ARM&apos;">D16</span> + <var>15</var>, <q>"Register list not consecutive!"</q>);</td></tr>
<tr><th id="198">198</th><td>    <b>for</b> (<em>unsigned</em> R = <var>0</var>; R &lt; <var>16</var>; ++R)</td></tr>
<tr><th id="199">199</th><td>      markSuperRegs(Reserved, ARM::<span class='error' title="no member named &apos;D16&apos; in namespace &apos;llvm::ARM&apos;">D16</span> + R);</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col1 decl" id="21RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="21RC">RC</dfn> = ARM::<span class='error' title="no member named &apos;GPRPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRPairRegClass</span>;</td></tr>
<tr><th id="202">202</th><td>  <b>for</b> (<em>unsigned</em> Reg : RC)</td></tr>
<tr><th id="203">203</th><td>    <b>for</b> (MCSubRegIterator SI(Reg, <b>this</b>); SI.isValid(); ++SI)</td></tr>
<tr><th id="204">204</th><td>      <b>if</b> (Reserved.test(*SI))</td></tr>
<tr><th id="205">205</th><td>        markSuperRegs(Reserved, Reg);</td></tr>
<tr><th id="206">206</th><td>  <i>// For v8.1m architecture</i></td></tr>
<tr><th id="207">207</th><td>  markSuperRegs(Reserved, ARM::<span class='error' title="no member named &apos;ZR&apos; in namespace &apos;llvm::ARM&apos;">ZR</span>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkAllSuperRegsMarked(Reserved)) ? void (0) : __assert_fail (&quot;checkAllSuperRegsMarked(Reserved)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 209, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<span class='error' title="use of undeclared identifier &apos;checkAllSuperRegsMarked&apos;">checkAllSuperRegsMarked</span>(Reserved));</td></tr>
<tr><th id="210">210</th><td>  <b>return</b> <a class="local col0 ref" href="#20Reserved" title='Reserved' data-ref="20Reserved">Reserved</a>;</td></tr>
<tr><th id="211">211</th><td>}</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><em>bool</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::</td></tr>
<tr><th id="214">214</th><td><dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo16isAsmClobberableERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::isAsmClobberable' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16isAsmClobberableERKNS_15MachineFunctionEj">isAsmClobberable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="22MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="22MF">MF</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23PhysReg" title='PhysReg' data-type='unsigned int' data-ref="23PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="215">215</th><td>  <b>return</b> !<a class="member" href="#_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</a>(<a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>).<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col3 ref" href="#23PhysReg" title='PhysReg' data-ref="23PhysReg">PhysReg</a>);</td></tr>
<tr><th id="216">216</th><td>}</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="219">219</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="24RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="24RC">RC</dfn>,</td></tr>
<tr><th id="220">220</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;) <em>const</em> {</td></tr>
<tr><th id="221">221</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="25Super" title='Super' data-type='const llvm::TargetRegisterClass *' data-ref="25Super">Super</dfn> = <a class="local col4 ref" href="#24RC" title='RC' data-ref="24RC">RC</a>;</td></tr>
<tr><th id="222">222</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>::<a class="typedef" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::sc_iterator" title='llvm::TargetRegisterClass::sc_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterClass::sc_iterator">sc_iterator</a> <dfn class="local col6 decl" id="26I" title='I' data-type='TargetRegisterClass::sc_iterator' data-ref="26I">I</dfn> = <a class="local col4 ref" href="#24RC" title='RC' data-ref="24RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15getSuperClassesEv" title='llvm::TargetRegisterClass::getSuperClasses' data-ref="_ZNK4llvm19TargetRegisterClass15getSuperClassesEv">getSuperClasses</a>();</td></tr>
<tr><th id="223">223</th><td>  <b>do</b> {</td></tr>
<tr><th id="224">224</th><td>    <b>switch</b> (<a class="local col5 ref" href="#25Super" title='Super' data-ref="25Super">Super</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="225">225</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;GPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClassID</span>:</td></tr>
<tr><th id="226">226</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;SPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClassID</span>:</td></tr>
<tr><th id="227">227</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;DPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClassID</span>:</td></tr>
<tr><th id="228">228</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;QPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClassID</span>:</td></tr>
<tr><th id="229">229</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;QQPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">QQPRRegClassID</span>:</td></tr>
<tr><th id="230">230</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;QQQQPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">QQQQPRRegClassID</span>:</td></tr>
<tr><th id="231">231</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;GPRPairRegClassID&apos; in namespace &apos;llvm::ARM&apos;">GPRPairRegClassID</span>:</td></tr>
<tr><th id="232">232</th><td>      <b>return</b> Super;</td></tr>
<tr><th id="233">233</th><td>    }</td></tr>
<tr><th id="234">234</th><td>    <a class="local col5 ref" href="#25Super" title='Super' data-ref="25Super">Super</a> = *<a class="local col6 ref" href="#26I" title='I' data-ref="26I">I</a>++;</td></tr>
<tr><th id="235">235</th><td>  } <b>while</b> (<a class="local col5 ref" href="#25Super" title='Super' data-ref="25Super">Super</a>);</td></tr>
<tr><th id="236">236</th><td>  <b>return</b> <a class="local col4 ref" href="#24RC" title='RC' data-ref="24RC">RC</a>;</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="240">240</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="27MF">MF</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="28Kind" title='Kind' data-type='unsigned int' data-ref="28Kind">Kind</dfn>)</td></tr>
<tr><th id="241">241</th><td>                                                                         <em>const</em> {</td></tr>
<tr><th id="242">242</th><td>  <b>return</b> &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="243">243</th><td>}</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="246">246</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::ARMBaseRegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="29RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="29RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="247">247</th><td>  <b>if</b> (RC == &amp;ARM::<span class='error' title="no member named &apos;CCRRegClass&apos; in namespace &apos;llvm::ARM&apos;">CCRRegClass</span>)</td></tr>
<tr><th id="248">248</th><td>    <b>return</b> &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span>;  <i>// Can't copy CCR registers.</i></td></tr>
<tr><th id="249">249</th><td>  <b>return</b> <a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC">RC</a>;</td></tr>
<tr><th id="250">250</th><td>}</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><em>unsigned</em></td></tr>
<tr><th id="253">253</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm19ARMBaseRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="30RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="30RC">RC</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="31MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="31MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="255">255</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col2 decl" id="32STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="32STI">STI</dfn> = <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="256">256</th><td>  <em>const</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *<dfn class="local col3 decl" id="33TFI" title='TFI' data-type='const llvm::ARMFrameLowering *' data-ref="33TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <b>switch</b> (<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="259">259</th><td>  <b>default</b>:</td></tr>
<tr><th id="260">260</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="261">261</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tGPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClassID</span>: {</td></tr>
<tr><th id="262">262</th><td>    <i>// hasFP ends up calling getMaxCallFrameComputed() which may not be</i></td></tr>
<tr><th id="263">263</th><td><i>    // available when getPressureLimit() is called as part of</i></td></tr>
<tr><th id="264">264</th><td><i>    // ScheduleDAGRRList.</i></td></tr>
<tr><th id="265">265</th><td>    <em>bool</em> HasFP = MF.getFrameInfo().isMaxCallFrameSizeComputed()</td></tr>
<tr><th id="266">266</th><td>                 ? TFI-&gt;hasFP(MF) : <b>true</b>;</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <var>5</var> - HasFP;</td></tr>
<tr><th id="268">268</th><td>  }</td></tr>
<tr><th id="269">269</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;GPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClassID</span>: {</td></tr>
<tr><th id="270">270</th><td>    <em>bool</em> HasFP = MF.getFrameInfo().isMaxCallFrameSizeComputed()</td></tr>
<tr><th id="271">271</th><td>                 ? TFI-&gt;hasFP(MF) : <b>true</b>;</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> <var>10</var> - HasFP - (STI.isR9Reserved() ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;SPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClassID</span>:  <i>// Currently not used as 'rep' register class.</i></td></tr>
<tr><th id="275">275</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;DPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClassID</span>:</td></tr>
<tr><th id="276">276</th><td>    <b>return</b> <var>32</var> - <var>10</var>;</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td>}</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i  data-doc="_ZL12getPairedGPRjbPKN4llvm14MCRegisterInfoE">// Get the other register in a GPRPair.</i></td></tr>
<tr><th id="281">281</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL12getPairedGPRjbPKN4llvm14MCRegisterInfoE" title='getPairedGPR' data-type='unsigned int getPairedGPR(unsigned int Reg, bool Odd, const llvm::MCRegisterInfo * RI)' data-ref="_ZL12getPairedGPRjbPKN4llvm14MCRegisterInfoE">getPairedGPR</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="34Reg" title='Reg' data-type='unsigned int' data-ref="34Reg">Reg</dfn>, <em>bool</em> <dfn class="local col5 decl" id="35Odd" title='Odd' data-type='bool' data-ref="35Odd">Odd</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col6 decl" id="36RI" title='RI' data-type='const llvm::MCRegisterInfo *' data-ref="36RI">RI</dfn>) {</td></tr>
<tr><th id="282">282</th><td>  <b>for</b> (MCSuperRegIterator Supers(Reg, RI); Supers.isValid(); ++Supers)</td></tr>
<tr><th id="283">283</th><td>    <b>if</b> (ARM::<span class='error' title="no member named &apos;GPRPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRPairRegClass</span>.contains(*Supers))</td></tr>
<tr><th id="284">284</th><td>      <b>return</b> RI-&gt;getSubReg(*Supers, Odd ? ARM::<span class='error' title="no member named &apos;gsub_1&apos; in namespace &apos;llvm::ARM&apos;">gsub_1</span> : ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>);</td></tr>
<tr><th id="285">285</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="286">286</th><td>}</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i>// Resolve the RegPairEven / RegPairOdd register allocator hints.</i></td></tr>
<tr><th id="289">289</th><td><em>bool</em></td></tr>
<tr><th id="290">290</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" title='llvm::ARMBaseRegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE">getRegAllocationHints</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="37VirtReg" title='VirtReg' data-type='unsigned int' data-ref="37VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="291">291</th><td>                                           <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col8 decl" id="38Order" title='Order' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="38Order">Order</dfn>,</td></tr>
<tr><th id="292">292</th><td>                                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; &amp;<dfn class="local col9 decl" id="39Hints" title='Hints' data-type='SmallVectorImpl&lt;MCPhysReg&gt; &amp;' data-ref="39Hints">Hints</dfn>,</td></tr>
<tr><th id="293">293</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="40MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="40MF">MF</dfn>,</td></tr>
<tr><th id="294">294</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col1 decl" id="41VRM" title='VRM' data-type='const llvm::VirtRegMap *' data-ref="41VRM">VRM</dfn>,</td></tr>
<tr><th id="295">295</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a> *<dfn class="local col2 decl" id="42Matrix" title='Matrix' data-type='const llvm::LiveRegMatrix *' data-ref="42Matrix">Matrix</dfn>) <em>const</em> {</td></tr>
<tr><th id="296">296</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="43MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="43MRI">MRI</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="297">297</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col4 decl" id="44Hint" title='Hint' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="44Hint">Hint</dfn> = <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj" title='llvm::MachineRegisterInfo::getRegAllocationHint' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj">getRegAllocationHint</a>(<a class="local col7 ref" href="#37VirtReg" title='VirtReg' data-ref="37VirtReg">VirtReg</a>);</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45Odd" title='Odd' data-type='unsigned int' data-ref="45Odd">Odd</dfn>;</td></tr>
<tr><th id="300">300</th><td>  <b>switch</b> (<a class="local col4 ref" href="#44Hint" title='Hint' data-ref="44Hint">Hint</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>) {</td></tr>
<tr><th id="301">301</th><td>  <b>case</b> <span class="namespace">ARMRI::</span><a class="enum" href="ARMBaseRegisterInfo.h.html#llvm::ARMRI::RegPairEven" title='llvm::ARMRI::RegPairEven' data-ref="llvm::ARMRI::RegPairEven">RegPairEven</a>:</td></tr>
<tr><th id="302">302</th><td>    <a class="local col5 ref" href="#45Odd" title='Odd' data-ref="45Odd">Odd</a> = <var>0</var>;</td></tr>
<tr><th id="303">303</th><td>    <b>break</b>;</td></tr>
<tr><th id="304">304</th><td>  <b>case</b> <span class="namespace">ARMRI::</span><a class="enum" href="ARMBaseRegisterInfo.h.html#llvm::ARMRI::RegPairOdd" title='llvm::ARMRI::RegPairOdd' data-ref="llvm::ARMRI::RegPairOdd">RegPairOdd</a>:</td></tr>
<tr><th id="305">305</th><td>    <a class="local col5 ref" href="#45Odd" title='Odd' data-ref="45Odd">Odd</a> = <var>1</var>;</td></tr>
<tr><th id="306">306</th><td>    <b>break</b>;</td></tr>
<tr><th id="307">307</th><td>  <b>default</b>:</td></tr>
<tr><th id="308">308</th><td>    TargetRegisterInfo::<span class='error' title="call to non-static member function without an object argument">getRegAllocationHints</span>(VirtReg, Order, Hints, MF, VRM);</td></tr>
<tr><th id="309">309</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="310">310</th><td>  }</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <i>// This register should preferably be even (Odd == 0) or odd (Odd == 1).</i></td></tr>
<tr><th id="313">313</th><td><i>  // Check if the other part of the pair has already been assigned, and provide</i></td></tr>
<tr><th id="314">314</th><td><i>  // the paired register as the first hint.</i></td></tr>
<tr><th id="315">315</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="46Paired" title='Paired' data-type='unsigned int' data-ref="46Paired">Paired</dfn> = <a class="local col4 ref" href="#44Hint" title='Hint' data-ref="44Hint">Hint</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="316">316</th><td>  <b>if</b> (<a class="local col6 ref" href="#46Paired" title='Paired' data-ref="46Paired">Paired</a> == <var>0</var>)</td></tr>
<tr><th id="317">317</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="47PairedPhys" title='PairedPhys' data-type='unsigned int' data-ref="47PairedPhys">PairedPhys</dfn> = <var>0</var>;</td></tr>
<tr><th id="320">320</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#46Paired" title='Paired' data-ref="46Paired">Paired</a>)) {</td></tr>
<tr><th id="321">321</th><td>    <a class="local col7 ref" href="#47PairedPhys" title='PairedPhys' data-ref="47PairedPhys">PairedPhys</a> = <a class="local col6 ref" href="#46Paired" title='Paired' data-ref="46Paired">Paired</a>;</td></tr>
<tr><th id="322">322</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41VRM" title='VRM' data-ref="41VRM">VRM</a> &amp;&amp; <a class="local col1 ref" href="#41VRM" title='VRM' data-ref="41VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col6 ref" href="#46Paired" title='Paired' data-ref="46Paired">Paired</a>)) {</td></tr>
<tr><th id="323">323</th><td>    PairedPhys = <span class='error' title="no matching function for call to &apos;getPairedGPR&apos;">getPairedGPR</span>(VRM-&gt;getPhys(Paired), Odd, <b>this</b>);</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <i>// First prefer the paired physreg.</i></td></tr>
<tr><th id="327">327</th><td>  <b>if</b> (<a class="local col7 ref" href="#47PairedPhys" title='PairedPhys' data-ref="47PairedPhys">PairedPhys</a> &amp;&amp; <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col8 ref" href="#38Order" title='Order' data-ref="38Order">Order</a></span>, <a class="local col7 ref" href="#47PairedPhys" title='PairedPhys' data-ref="47PairedPhys">PairedPhys</a>))</td></tr>
<tr><th id="328">328</th><td>    <a class="local col9 ref" href="#39Hints" title='Hints' data-ref="39Hints">Hints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#47PairedPhys" title='PairedPhys' data-ref="47PairedPhys">PairedPhys</a>);</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i>// Then prefer even or odd registers.</i></td></tr>
<tr><th id="331">331</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="48Reg" title='Reg' data-type='unsigned int' data-ref="48Reg">Reg</dfn> : <a class="local col8 ref" href="#38Order" title='Order' data-ref="38Order">Order</a>) {</td></tr>
<tr><th id="332">332</th><td>    <b>if</b> (Reg == PairedPhys || (<span class='error' title="use of undeclared identifier &apos;getEncodingValue&apos;">getEncodingValue</span>(Reg) &amp; <var>1</var>) != Odd)</td></tr>
<tr><th id="333">333</th><td>      <b>continue</b>;</td></tr>
<tr><th id="334">334</th><td>    <i>// Don't provide hints that are paired to a reserved register.</i></td></tr>
<tr><th id="335">335</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="49Paired" title='Paired' data-type='unsigned int' data-ref="49Paired">Paired</dfn> = <span class='error' title="no matching function for call to &apos;getPairedGPR&apos;">getPairedGPR</span>(Reg, !Odd, <b>this</b>);</td></tr>
<tr><th id="336">336</th><td>    <b>if</b> (!<a class="local col9 ref" href="#49Paired" title='Paired' data-ref="49Paired">Paired</a> || <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col9 ref" href="#49Paired" title='Paired' data-ref="49Paired">Paired</a>))</td></tr>
<tr><th id="337">337</th><td>      <b>continue</b>;</td></tr>
<tr><th id="338">338</th><td>    <a class="local col9 ref" href="#39Hints" title='Hints' data-ref="39Hints">Hints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>);</td></tr>
<tr><th id="339">339</th><td>  }</td></tr>
<tr><th id="340">340</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="341">341</th><td>}</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><em>void</em></td></tr>
<tr><th id="344">344</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintEjjRNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::updateRegAllocHint' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintEjjRNS_15MachineFunctionE">updateRegAllocHint</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="50Reg" title='Reg' data-type='unsigned int' data-ref="50Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51NewReg" title='NewReg' data-type='unsigned int' data-ref="51NewReg">NewReg</dfn>,</td></tr>
<tr><th id="345">345</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="52MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="52MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="346">346</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="53MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="53MRI">MRI</dfn> = &amp;<a class="local col2 ref" href="#52MF" title='MF' data-ref="52MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="347">347</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col4 decl" id="54Hint" title='Hint' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="54Hint">Hint</dfn> = <a class="local col3 ref" href="#53MRI" title='MRI' data-ref="53MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj" title='llvm::MachineRegisterInfo::getRegAllocationHint' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj">getRegAllocationHint</a>(<a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg">Reg</a>);</td></tr>
<tr><th id="348">348</th><td>  <b>if</b> ((<a class="local col4 ref" href="#54Hint" title='Hint' data-ref="54Hint">Hint</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == (<em>unsigned</em>)<span class="namespace">ARMRI::</span><a class="enum" href="ARMBaseRegisterInfo.h.html#llvm::ARMRI::RegPairOdd" title='llvm::ARMRI::RegPairOdd' data-ref="llvm::ARMRI::RegPairOdd">RegPairOdd</a> ||</td></tr>
<tr><th id="349">349</th><td>       <a class="local col4 ref" href="#54Hint" title='Hint' data-ref="54Hint">Hint</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == (<em>unsigned</em>)<span class="namespace">ARMRI::</span><a class="enum" href="ARMBaseRegisterInfo.h.html#llvm::ARMRI::RegPairEven" title='llvm::ARMRI::RegPairEven' data-ref="llvm::ARMRI::RegPairEven">RegPairEven</a>) &amp;&amp;</td></tr>
<tr><th id="350">350</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#54Hint" title='Hint' data-ref="54Hint">Hint</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>)) {</td></tr>
<tr><th id="351">351</th><td>    <i>// If 'Reg' is one of the even / odd register pair and it's now changed</i></td></tr>
<tr><th id="352">352</th><td><i>    // (e.g. coalesced) into a different register. The other register of the</i></td></tr>
<tr><th id="353">353</th><td><i>    // pair allocation hint must be updated to reflect the relationship</i></td></tr>
<tr><th id="354">354</th><td><i>    // change.</i></td></tr>
<tr><th id="355">355</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="55OtherReg" title='OtherReg' data-type='unsigned int' data-ref="55OtherReg">OtherReg</dfn> = <a class="local col4 ref" href="#54Hint" title='Hint' data-ref="54Hint">Hint</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="356">356</th><td>    <a class="local col4 ref" href="#54Hint" title='Hint' data-ref="54Hint">Hint</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</a> <a class="local col3 ref" href="#53MRI" title='MRI' data-ref="53MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj" title='llvm::MachineRegisterInfo::getRegAllocationHint' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj">getRegAllocationHint</a>(<a class="local col5 ref" href="#55OtherReg" title='OtherReg' data-ref="55OtherReg">OtherReg</a>);</td></tr>
<tr><th id="357">357</th><td>    <i>// Make sure the pair has not already divorced.</i></td></tr>
<tr><th id="358">358</th><td>    <b>if</b> (<a class="local col4 ref" href="#54Hint" title='Hint' data-ref="54Hint">Hint</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> == <a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg">Reg</a>) {</td></tr>
<tr><th id="359">359</th><td>      <a class="local col3 ref" href="#53MRI" title='MRI' data-ref="53MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj" title='llvm::MachineRegisterInfo::setRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj">setRegAllocationHint</a>(<a class="local col5 ref" href="#55OtherReg" title='OtherReg' data-ref="55OtherReg">OtherReg</a>, <a class="local col4 ref" href="#54Hint" title='Hint' data-ref="54Hint">Hint</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col1 ref" href="#51NewReg" title='NewReg' data-ref="51NewReg">NewReg</a>);</td></tr>
<tr><th id="360">360</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#51NewReg" title='NewReg' data-ref="51NewReg">NewReg</a>))</td></tr>
<tr><th id="361">361</th><td>        <a class="local col3 ref" href="#53MRI" title='MRI' data-ref="53MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj" title='llvm::MachineRegisterInfo::setRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj">setRegAllocationHint</a>(<a class="local col1 ref" href="#51NewReg" title='NewReg' data-ref="51NewReg">NewReg</a>,</td></tr>
<tr><th id="362">362</th><td>            <a class="local col4 ref" href="#54Hint" title='Hint' data-ref="54Hint">Hint</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == (<em>unsigned</em>)<span class="namespace">ARMRI::</span><a class="enum" href="ARMBaseRegisterInfo.h.html#llvm::ARMRI::RegPairOdd" title='llvm::ARMRI::RegPairOdd' data-ref="llvm::ARMRI::RegPairOdd">RegPairOdd</a> ? <span class="namespace">ARMRI::</span><a class="enum" href="ARMBaseRegisterInfo.h.html#llvm::ARMRI::RegPairEven" title='llvm::ARMRI::RegPairEven' data-ref="llvm::ARMRI::RegPairEven">RegPairEven</a></td></tr>
<tr><th id="363">363</th><td>            : <span class="namespace">ARMRI::</span><a class="enum" href="ARMBaseRegisterInfo.h.html#llvm::ARMRI::RegPairOdd" title='llvm::ARMRI::RegPairOdd' data-ref="llvm::ARMRI::RegPairOdd">RegPairOdd</a>, <a class="local col5 ref" href="#55OtherReg" title='OtherReg' data-ref="55OtherReg">OtherReg</a>);</td></tr>
<tr><th id="364">364</th><td>    }</td></tr>
<tr><th id="365">365</th><td>  }</td></tr>
<tr><th id="366">366</th><td>}</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><em>bool</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="56MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="56MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="369">369</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="57MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="57MFI">MFI</dfn> = <a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="370">370</th><td>  <em>const</em> <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col8 decl" id="58AFI" title='AFI' data-type='const llvm::ARMFunctionInfo *' data-ref="58AFI">AFI</dfn> = <a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="371">371</th><td>  <em>const</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *<dfn class="local col9 decl" id="59TFI" title='TFI' data-type='const llvm::ARMFrameLowering *' data-ref="59TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <i>// When outgoing call frames are so large that we adjust the stack pointer</i></td></tr>
<tr><th id="374">374</th><td><i>  // around the call, we can no longer use the stack pointer to reach the</i></td></tr>
<tr><th id="375">375</th><td><i>  // emergency spill slot.</i></td></tr>
<tr><th id="376">376</th><td>  <b>if</b> (<span class='error' title="use of undeclared identifier &apos;needsStackRealignment&apos;">needsStackRealignment</span>(MF) &amp;&amp; !TFI-&gt;hasReservedCallFrame(MF))</td></tr>
<tr><th id="377">377</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <i>// Thumb has trouble with negative offsets from the FP. Thumb2 has a limited</i></td></tr>
<tr><th id="380">380</th><td><i>  // negative range for ldr/str (255), and thumb1 is positive offsets only.</i></td></tr>
<tr><th id="381">381</th><td><i>  // It's going to be better to use the SP or Base Pointer instead. When there</i></td></tr>
<tr><th id="382">382</th><td><i>  // are variable sized objects, we can't reference off of the SP, so we</i></td></tr>
<tr><th id="383">383</th><td><i>  // reserve a Base Pointer.</i></td></tr>
<tr><th id="384">384</th><td>  <b>if</b> (<a class="local col8 ref" href="#58AFI" title='AFI' data-ref="58AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>() &amp;&amp; <a class="local col7 ref" href="#57MFI" title='MFI' data-ref="57MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>()) {</td></tr>
<tr><th id="385">385</th><td>    <i>// Conservatively estimate whether the negative offset from the frame</i></td></tr>
<tr><th id="386">386</th><td><i>    // pointer will be sufficient to reach. If a function has a smallish</i></td></tr>
<tr><th id="387">387</th><td><i>    // frame, it's less likely to have lots of spills and callee saved</i></td></tr>
<tr><th id="388">388</th><td><i>    // space, so it's all more likely to be within range of the frame pointer.</i></td></tr>
<tr><th id="389">389</th><td><i>    // If it's wrong, the scavenger will still enable access to work, it just</i></td></tr>
<tr><th id="390">390</th><td><i>    // won't be optimal.</i></td></tr>
<tr><th id="391">391</th><td>    <b>if</b> (<a class="local col8 ref" href="#58AFI" title='AFI' data-ref="58AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>() &amp;&amp; <a class="local col7 ref" href="#57MFI" title='MFI' data-ref="57MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv" title='llvm::MachineFrameInfo::getLocalFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv">getLocalFrameSize</a>() &lt; <var>128</var>)</td></tr>
<tr><th id="392">392</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="393">393</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="394">394</th><td>  }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="397">397</th><td>}</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><em>bool</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="60MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="60MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="400">400</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="61MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="61MRI">MRI</dfn> = &amp;<a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="401">401</th><td>  <em>const</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *<dfn class="local col2 decl" id="62TFI" title='TFI' data-type='const llvm::ARMFrameLowering *' data-ref="62TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="402">402</th><td>  <i>// We can't realign the stack if:</i></td></tr>
<tr><th id="403">403</th><td><i>  // 1. Dynamic stack realignment is explicitly disabled,</i></td></tr>
<tr><th id="404">404</th><td><i>  // 2. There are VLAs in the function and the base pointer is disabled.</i></td></tr>
<tr><th id="405">405</th><td>  <b>if</b> (!TargetRegisterInfo::<span class='error' title="call to non-static member function without an object argument">canRealignStack</span>(MF))</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="407">407</th><td>  <i>// Stack realignment requires a frame pointer.  If we already started</i></td></tr>
<tr><th id="408">408</th><td><i>  // register allocation with frame pointer elimination, it is too late now.</i></td></tr>
<tr><th id="409">409</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61MRI" title='MRI' data-ref="61MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13canReserveRegEj" title='llvm::MachineRegisterInfo::canReserveReg' data-ref="_ZNK4llvm19MachineRegisterInfo13canReserveRegEj">canReserveReg</a>(<a class="tu ref" href="#_ZL18getFramePointerRegRKN4llvm12ARMSubtargetE" title='getFramePointerReg' data-use='c' data-ref="_ZL18getFramePointerRegRKN4llvm12ARMSubtargetE">getFramePointerReg</a>(<a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;())))</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="411">411</th><td>  <i>// We may also need a base pointer if there are dynamic allocas or stack</i></td></tr>
<tr><th id="412">412</th><td><i>  // pointer adjustments around calls.</i></td></tr>
<tr><th id="413">413</th><td>  <b>if</b> (<a class="local col2 ref" href="#62TFI" title='TFI' data-ref="62TFI">TFI</a>-&gt;<a class="virtual ref" href="ARMFrameLowering.h.html#_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</a>(<a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>))</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="415">415</th><td>  <i>// A base pointer is required and allowed.  Check that it isn't too late to</i></td></tr>
<tr><th id="416">416</th><td><i>  // reserve it.</i></td></tr>
<tr><th id="417">417</th><td>  <b>return</b> MRI-&gt;canReserveReg(BasePtr);</td></tr>
<tr><th id="418">418</th><td>}</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><em>bool</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::</td></tr>
<tr><th id="421">421</th><td><dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::cannotEliminateFrame' data-ref="_ZNK4llvm19ARMBaseRegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE">cannotEliminateFrame</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="63MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="63MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="422">422</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="64MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="64MFI">MFI</dfn> = <a class="local col3 ref" href="#63MF" title='MF' data-ref="63MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="423">423</th><td>  <b>if</b> (<a class="local col3 ref" href="#63MF" title='MF' data-ref="63MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE" title='llvm::TargetOptions::DisableFramePointerElim' data-ref="_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE">DisableFramePointerElim</a>(<a class="local col3 ref" href="#63MF" title='MF' data-ref="63MF">MF</a>) &amp;&amp; <a class="local col4 ref" href="#64MFI" title='MFI' data-ref="64MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12adjustsStackEv" title='llvm::MachineFrameInfo::adjustsStack' data-ref="_ZNK4llvm16MachineFrameInfo12adjustsStackEv">adjustsStack</a>())</td></tr>
<tr><th id="424">424</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="425">425</th><td>  <b>return</b> MFI.hasVarSizedObjects() || MFI.isFrameAddressTaken()</td></tr>
<tr><th id="426">426</th><td>    || <span class='error' title="use of undeclared identifier &apos;needsStackRealignment&apos;">needsStackRealignment</span>(MF);</td></tr>
<tr><th id="427">427</th><td>}</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><em>unsigned</em></td></tr>
<tr><th id="430">430</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="65MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="65MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="431">431</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col6 decl" id="66STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="66STI">STI</dfn> = <a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="432">432</th><td>  <em>const</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *<dfn class="local col7 decl" id="67TFI" title='TFI' data-type='const llvm::ARMFrameLowering *' data-ref="67TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <b>if</b> (<a class="local col7 ref" href="#67TFI" title='TFI' data-ref="67TFI">TFI</a>-&gt;<a class="virtual ref" href="ARMFrameLowering.h.html#_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasFP' data-ref="_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>))</td></tr>
<tr><th id="435">435</th><td>    <b>return</b> <a class="tu ref" href="#_ZL18getFramePointerRegRKN4llvm12ARMSubtargetE" title='getFramePointerReg' data-use='c' data-ref="_ZL18getFramePointerRegRKN4llvm12ARMSubtargetE">getFramePointerReg</a>(<a class="local col6 ref" href="#66STI" title='STI' data-ref="66STI">STI</a>);</td></tr>
<tr><th id="436">436</th><td>  <b>return</b> ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>;</td></tr>
<tr><th id="437">437</th><td>}</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><i class="doc">/// emitLoadConstPool - Emits a load from constpool to materialize the</i></td></tr>
<tr><th id="440">440</th><td><i class="doc">/// specified immediate.</i></td></tr>
<tr><th id="441">441</th><td><em>void</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm19ARMBaseRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiN6661209" title='llvm::ARMBaseRegisterInfo::emitLoadConstPool' data-ref="_ZNK4llvm19ARMBaseRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiN6661209">emitLoadConstPool</dfn>(</td></tr>
<tr><th id="442">442</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="68MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="68MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="69MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="69MBBI">MBBI</dfn>,</td></tr>
<tr><th id="443">443</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="70dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="70dl">dl</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="71DestReg" title='DestReg' data-type='unsigned int' data-ref="71DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="72SubIdx" title='SubIdx' data-type='unsigned int' data-ref="72SubIdx">SubIdx</dfn>, <em>int</em> <dfn class="local col3 decl" id="73Val" title='Val' data-type='int' data-ref="73Val">Val</dfn>,</td></tr>
<tr><th id="444">444</th><td>    <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col4 decl" id="74Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="74Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="75PredReg" title='PredReg' data-type='unsigned int' data-ref="75PredReg">PredReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="76MIFlags" title='MIFlags' data-type='unsigned int' data-ref="76MIFlags">MIFlags</dfn>) <em>const</em> {</td></tr>
<tr><th id="445">445</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="77MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="77MF">MF</dfn> = *<a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="446">446</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col8 decl" id="78TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="78TII">TII</dfn> = *<a class="local col7 ref" href="#77MF" title='MF' data-ref="77MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="447">447</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool">MachineConstantPool</a> *<dfn class="local col9 decl" id="79ConstantPool" title='ConstantPool' data-type='llvm::MachineConstantPool *' data-ref="79ConstantPool">ConstantPool</dfn> = <a class="local col7 ref" href="#77MF" title='MF' data-ref="77MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="448">448</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col0 decl" id="80C" title='C' data-type='const llvm::Constant *' data-ref="80C">C</dfn> =</td></tr>
<tr><th id="449">449</th><td>        <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'><a class="local col7 ref" href="#77MF" title='MF' data-ref="77MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>), <a class="local col3 ref" href="#73Val" title='Val' data-ref="73Val">Val</a>);</td></tr>
<tr><th id="450">450</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="81Idx" title='Idx' data-type='unsigned int' data-ref="81Idx">Idx</dfn> = <a class="local col9 ref" href="#79ConstantPool" title='ConstantPool' data-ref="79ConstantPool">ConstantPool</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="local col0 ref" href="#80C" title='C' data-ref="80C">C</a>, <var>4</var>);</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;LDRcp&apos; in namespace &apos;llvm::ARM&apos;">LDRcp</span>))</td></tr>
<tr><th id="453">453</th><td>      .addReg(DestReg, getDefRegState(<b>true</b>), SubIdx)</td></tr>
<tr><th id="454">454</th><td>      .addConstantPoolIndex(Idx)</td></tr>
<tr><th id="455">455</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="456">456</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg))</td></tr>
<tr><th id="457">457</th><td>      .setMIFlags(MIFlags);</td></tr>
<tr><th id="458">458</th><td>}</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><em>bool</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::</td></tr>
<tr><th id="461">461</th><td><dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm19ARMBaseRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="82MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="82MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="462">462</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="463">463</th><td>}</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td><em>bool</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::</td></tr>
<tr><th id="466">466</th><td><dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::trackLivenessAfterRegAlloc' data-ref="_ZNK4llvm19ARMBaseRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE">trackLivenessAfterRegAlloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="83MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="83MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="467">467</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><em>bool</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::</td></tr>
<tr><th id="471">471</th><td><dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="84MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="84MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="472">472</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="473">473</th><td>}</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><em>bool</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::</td></tr>
<tr><th id="476">476</th><td><dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="85MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="85MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="477">477</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="478">478</th><td>}</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::</td></tr>
<tr><th id="481">481</th><td><dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" title='llvm::ARMBaseRegisterInfo::getFrameIndexInstrOffset' data-ref="_ZNK4llvm19ARMBaseRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi">getFrameIndexInstrOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="86MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="86MI">MI</dfn>, <em>int</em> <dfn class="local col7 decl" id="87Idx" title='Idx' data-type='int' data-ref="87Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="482">482</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="88Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="88Desc">Desc</dfn> = <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="483">483</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="89AddrMode" title='AddrMode' data-type='unsigned int' data-ref="89AddrMode">AddrMode</dfn> = (<a class="local col8 ref" href="#88Desc" title='Desc' data-ref="88Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="484">484</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="90InstrOffs" title='InstrOffs' data-type='int64_t' data-ref="90InstrOffs">InstrOffs</dfn> = <var>0</var>;</td></tr>
<tr><th id="485">485</th><td>  <em>int</em> <dfn class="local col1 decl" id="91Scale" title='Scale' data-type='int' data-ref="91Scale">Scale</dfn> = <var>1</var>;</td></tr>
<tr><th id="486">486</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="92ImmIdx" title='ImmIdx' data-type='unsigned int' data-ref="92ImmIdx">ImmIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="487">487</th><td>  <b>switch</b> (<a class="local col9 ref" href="#89AddrMode" title='AddrMode' data-ref="89AddrMode">AddrMode</a>) {</td></tr>
<tr><th id="488">488</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i8" title='llvm::ARMII::AddrMode::AddrModeT2_i8' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i8">AddrModeT2_i8</a>:</td></tr>
<tr><th id="489">489</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i12" title='llvm::ARMII::AddrMode::AddrModeT2_i12' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i12">AddrModeT2_i12</a>:</td></tr>
<tr><th id="490">490</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode_i12" title='llvm::ARMII::AddrMode::AddrMode_i12' data-ref="llvm::ARMII::AddrMode::AddrMode_i12">AddrMode_i12</a>:</td></tr>
<tr><th id="491">491</th><td>    <a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a> = <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#87Idx" title='Idx' data-ref="87Idx">Idx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="492">492</th><td>    <a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a> = <var>1</var>;</td></tr>
<tr><th id="493">493</th><td>    <b>break</b>;</td></tr>
<tr><th id="494">494</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode5" title='llvm::ARMII::AddrMode::AddrMode5' data-ref="llvm::ARMII::AddrMode::AddrMode5">AddrMode5</a>: {</td></tr>
<tr><th id="495">495</th><td>    <i>// VFP address mode.</i></td></tr>
<tr><th id="496">496</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="93OffOp" title='OffOp' data-type='const llvm::MachineOperand &amp;' data-ref="93OffOp">OffOp</dfn> = <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#87Idx" title='Idx' data-ref="87Idx">Idx</a>+<var>1</var>);</td></tr>
<tr><th id="497">497</th><td>    <a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</a>(<a class="local col3 ref" href="#93OffOp" title='OffOp' data-ref="93OffOp">OffOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="498">498</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM5OpEj" title='llvm::ARM_AM::getAM5Op' data-ref="_ZN4llvm6ARM_AM8getAM5OpEj">getAM5Op</a>(<a class="local col3 ref" href="#93OffOp" title='OffOp' data-ref="93OffOp">OffOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>)</td></tr>
<tr><th id="499">499</th><td>      <a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a> = -<a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a>;</td></tr>
<tr><th id="500">500</th><td>    <a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="501">501</th><td>    <b>break</b>;</td></tr>
<tr><th id="502">502</th><td>  }</td></tr>
<tr><th id="503">503</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode2" title='llvm::ARMII::AddrMode::AddrMode2' data-ref="llvm::ARMII::AddrMode::AddrMode2">AddrMode2</a>:</td></tr>
<tr><th id="504">504</th><td>    <a class="local col2 ref" href="#92ImmIdx" title='ImmIdx' data-ref="92ImmIdx">ImmIdx</a> = <a class="local col7 ref" href="#87Idx" title='Idx' data-ref="87Idx">Idx</a>+<var>2</var>;</td></tr>
<tr><th id="505">505</th><td>    <a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92ImmIdx" title='ImmIdx' data-ref="92ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="506">506</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92ImmIdx" title='ImmIdx' data-ref="92ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>)</td></tr>
<tr><th id="507">507</th><td>      <a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a> = -<a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a>;</td></tr>
<tr><th id="508">508</th><td>    <b>break</b>;</td></tr>
<tr><th id="509">509</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode3" title='llvm::ARMII::AddrMode::AddrMode3' data-ref="llvm::ARMII::AddrMode::AddrMode3">AddrMode3</a>:</td></tr>
<tr><th id="510">510</th><td>    <a class="local col2 ref" href="#92ImmIdx" title='ImmIdx' data-ref="92ImmIdx">ImmIdx</a> = <a class="local col7 ref" href="#87Idx" title='Idx' data-ref="87Idx">Idx</a>+<var>2</var>;</td></tr>
<tr><th id="511">511</th><td>    <a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM3OffsetEj" title='llvm::ARM_AM::getAM3Offset' data-ref="_ZN4llvm6ARM_AM12getAM3OffsetEj">getAM3Offset</a>(<a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92ImmIdx" title='ImmIdx' data-ref="92ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="512">512</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92ImmIdx" title='ImmIdx' data-ref="92ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>)</td></tr>
<tr><th id="513">513</th><td>      <a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a> = -<a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a>;</td></tr>
<tr><th id="514">514</th><td>    <b>break</b>;</td></tr>
<tr><th id="515">515</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT1_s" title='llvm::ARMII::AddrMode::AddrModeT1_s' data-ref="llvm::ARMII::AddrMode::AddrModeT1_s">AddrModeT1_s</a>:</td></tr>
<tr><th id="516">516</th><td>    <a class="local col2 ref" href="#92ImmIdx" title='ImmIdx' data-ref="92ImmIdx">ImmIdx</a> = <a class="local col7 ref" href="#87Idx" title='Idx' data-ref="87Idx">Idx</a>+<var>1</var>;</td></tr>
<tr><th id="517">517</th><td>    <a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a> = <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92ImmIdx" title='ImmIdx' data-ref="92ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="518">518</th><td>    <a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="519">519</th><td>    <b>break</b>;</td></tr>
<tr><th id="520">520</th><td>  <b>default</b>:</td></tr>
<tr><th id="521">521</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported addressing mode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 521)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported addressing mode!"</q>);</td></tr>
<tr><th id="522">522</th><td>  }</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <b>return</b> <a class="local col0 ref" href="#90InstrOffs" title='InstrOffs' data-ref="90InstrOffs">InstrOffs</a> * <a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a>;</td></tr>
<tr><th id="525">525</th><td>}</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><i class="doc">/// needsFrameBaseReg - Returns true if the instruction's frame index</i></td></tr>
<tr><th id="528">528</th><td><i class="doc">/// reference would be better served by a base register other than FP</i></td></tr>
<tr><th id="529">529</th><td><i class="doc">/// or SP. Used by LocalStackFrameAllocation to determine which frame index</i></td></tr>
<tr><th id="530">530</th><td><i class="doc">/// references it should create new base registers for.</i></td></tr>
<tr><th id="531">531</th><td><em>bool</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::</td></tr>
<tr><th id="532">532</th><td><dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::ARMBaseRegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm19ARMBaseRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="94MI" title='MI' data-type='llvm::MachineInstr *' data-ref="94MI">MI</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="95Offset" title='Offset' data-type='int64_t' data-ref="95Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="533">533</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="96i" title='i' data-type='unsigned int' data-ref="96i">i</dfn> = <var>0</var>; !<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>(); ++<a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a>) {</td></tr>
<tr><th id="534">534</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; MI-&gt;getNumOperands() &amp;&amp;&quot;Instr doesn&apos;t have FrameIndex operand!&quot;) ? void (0) : __assert_fail (&quot;i &lt; MI-&gt;getNumOperands() &amp;&amp;\&quot;Instr doesn&apos;t have FrameIndex operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 534, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a> &lt; <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp;<q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <i>// It's the load/store FI references that cause issues, as it can be difficult</i></td></tr>
<tr><th id="538">538</th><td><i>  // to materialize the offset if it won't fit in the literal field. Estimate</i></td></tr>
<tr><th id="539">539</th><td><i>  // based on the size of the local frame and some conservative assumptions</i></td></tr>
<tr><th id="540">540</th><td><i>  // about the rest of the stack frame (note, this is pre-regalloc, so</i></td></tr>
<tr><th id="541">541</th><td><i>  // we don't know everything for certain yet) whether this offset is likely</i></td></tr>
<tr><th id="542">542</th><td><i>  // to be out of range of the immediate. Return true if so.</i></td></tr>
<tr><th id="543">543</th><td><i></i></td></tr>
<tr><th id="544">544</th><td><i>  // We only generate virtual base registers for loads and stores, so</i></td></tr>
<tr><th id="545">545</th><td><i>  // return false for everything else.</i></td></tr>
<tr><th id="546">546</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="97Opc" title='Opc' data-type='unsigned int' data-ref="97Opc">Opc</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="547">547</th><td>  <b>switch</b> (<a class="local col7 ref" href="#97Opc" title='Opc' data-ref="97Opc">Opc</a>) {</td></tr>
<tr><th id="548">548</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;LDRH&apos; in namespace &apos;llvm::ARM&apos;">LDRH</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">LDRBi12</span>:</td></tr>
<tr><th id="549">549</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;STRH&apos; in namespace &apos;llvm::ARM&apos;">STRH</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;STRBi12&apos; in namespace &apos;llvm::ARM&apos;">STRBi12</span>:</td></tr>
<tr><th id="550">550</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span>:</td></tr>
<tr><th id="551">551</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span>:</td></tr>
<tr><th id="552">552</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>:</td></tr>
<tr><th id="553">553</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>:</td></tr>
<tr><th id="554">554</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>:</td></tr>
<tr><th id="555">555</th><td>    <b>break</b>;</td></tr>
<tr><th id="556">556</th><td>  <b>default</b>:</td></tr>
<tr><th id="557">557</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="558">558</th><td>  }</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <i>// Without a virtual base register, if the function has variable sized</i></td></tr>
<tr><th id="561">561</th><td><i>  // objects, all fixed-size local references will be via the frame pointer,</i></td></tr>
<tr><th id="562">562</th><td><i>  // Approximate the offset and see if it's legal for the instruction.</i></td></tr>
<tr><th id="563">563</th><td><i>  // Note that the incoming offset is based on the SP value at function entry,</i></td></tr>
<tr><th id="564">564</th><td><i>  // so it'll be negative.</i></td></tr>
<tr><th id="565">565</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="98MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="98MF">MF</dfn> = *<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="566">566</th><td>  <em>const</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *<dfn class="local col9 decl" id="99TFI" title='TFI' data-type='const llvm::ARMFrameLowering *' data-ref="99TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="567">567</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="100MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="100MFI">MFI</dfn> = <a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="568">568</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col1 decl" id="101AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="101AFI">AFI</dfn> = <a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <i>// Estimate an offset from the frame pointer.</i></td></tr>
<tr><th id="571">571</th><td><i>  // Conservatively assume all callee-saved registers get pushed. R4-R6</i></td></tr>
<tr><th id="572">572</th><td><i>  // will be earlier than the FP, so we ignore those.</i></td></tr>
<tr><th id="573">573</th><td><i>  // R7, LR</i></td></tr>
<tr><th id="574">574</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="102FPOffset" title='FPOffset' data-type='int64_t' data-ref="102FPOffset">FPOffset</dfn> = <a class="local col5 ref" href="#95Offset" title='Offset' data-ref="95Offset">Offset</a> - <var>8</var>;</td></tr>
<tr><th id="575">575</th><td>  <i>// ARM and Thumb2 functions also need to consider R8-R11 and D8-D15</i></td></tr>
<tr><th id="576">576</th><td>  <b>if</b> (!<a class="local col1 ref" href="#101AFI" title='AFI' data-ref="101AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>() || !<a class="local col1 ref" href="#101AFI" title='AFI' data-ref="101AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>())</td></tr>
<tr><th id="577">577</th><td>    <a class="local col2 ref" href="#102FPOffset" title='FPOffset' data-ref="102FPOffset">FPOffset</a> -= <var>80</var>;</td></tr>
<tr><th id="578">578</th><td>  <i>// Estimate an offset from the stack pointer.</i></td></tr>
<tr><th id="579">579</th><td><i>  // The incoming offset is relating to the SP at the start of the function,</i></td></tr>
<tr><th id="580">580</th><td><i>  // but when we access the local it'll be relative to the SP after local</i></td></tr>
<tr><th id="581">581</th><td><i>  // allocation, so adjust our SP-relative offset by that allocation size.</i></td></tr>
<tr><th id="582">582</th><td>  <a class="local col5 ref" href="#95Offset" title='Offset' data-ref="95Offset">Offset</a> += <a class="local col0 ref" href="#100MFI" title='MFI' data-ref="100MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv" title='llvm::MachineFrameInfo::getLocalFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv">getLocalFrameSize</a>();</td></tr>
<tr><th id="583">583</th><td>  <i>// Assume that we'll have at least some spill slots allocated.</i></td></tr>
<tr><th id="584">584</th><td><i>  // FIXME: This is a total SWAG number. We should run some statistics</i></td></tr>
<tr><th id="585">585</th><td><i>  //        and pick a real one.</i></td></tr>
<tr><th id="586">586</th><td>  <a class="local col5 ref" href="#95Offset" title='Offset' data-ref="95Offset">Offset</a> += <var>128</var>; <i>// 128 bytes of spill slots</i></td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <i>// If there's a frame pointer and the addressing mode allows it, try using it.</i></td></tr>
<tr><th id="589">589</th><td><i>  // The FP is only available if there is no dynamic realignment. We</i></td></tr>
<tr><th id="590">590</th><td><i>  // don't know for sure yet whether we'll need that, so we guess based</i></td></tr>
<tr><th id="591">591</th><td><i>  // on whether there are any local variables that would trigger it.</i></td></tr>
<tr><th id="592">592</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="103StackAlign" title='StackAlign' data-type='unsigned int' data-ref="103StackAlign">StackAlign</dfn> = <a class="local col9 ref" href="#99TFI" title='TFI' data-ref="99TFI">TFI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="593">593</th><td>  <b>if</b> (<a class="local col9 ref" href="#99TFI" title='TFI' data-ref="99TFI">TFI</a>-&gt;<a class="virtual ref" href="ARMFrameLowering.h.html#_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasFP' data-ref="_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF">MF</a>) &amp;&amp;</td></tr>
<tr><th id="594">594</th><td>      !((<a class="local col0 ref" href="#100MFI" title='MFI' data-ref="100MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo21getLocalFrameMaxAlignEv" title='llvm::MachineFrameInfo::getLocalFrameMaxAlign' data-ref="_ZNK4llvm16MachineFrameInfo21getLocalFrameMaxAlignEv">getLocalFrameMaxAlign</a>() &gt; <a class="local col3 ref" href="#103StackAlign" title='StackAlign' data-ref="103StackAlign">StackAlign</a>) &amp;&amp; <a class="member" href="#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF">MF</a>))) {</td></tr>
<tr><th id="595">595</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm19ARMBaseRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl" title='llvm::ARMBaseRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl">isFrameOffsetLegal</a>(<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>, <a class="member" href="#_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF">MF</a>), <a class="local col2 ref" href="#102FPOffset" title='FPOffset' data-ref="102FPOffset">FPOffset</a>))</td></tr>
<tr><th id="596">596</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="597">597</th><td>  }</td></tr>
<tr><th id="598">598</th><td>  <i>// If we can reference via the stack pointer, try that.</i></td></tr>
<tr><th id="599">599</th><td><i>  // FIXME: This (and the code that resolves the references) can be improved</i></td></tr>
<tr><th id="600">600</th><td><i>  //        to only disallow SP relative references in the live range of</i></td></tr>
<tr><th id="601">601</th><td><i>  //        the VLA(s). In practice, it's unclear how much difference that</i></td></tr>
<tr><th id="602">602</th><td><i>  //        would make, but it may be worth doing.</i></td></tr>
<tr><th id="603">603</th><td>  <b>if</b> (!MFI.hasVarSizedObjects() &amp;&amp; isFrameOffsetLegal(MI, ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, Offset))</td></tr>
<tr><th id="604">604</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <i>// The offset likely isn't legal, we want to allocate a virtual base register.</i></td></tr>
<tr><th id="607">607</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="608">608</th><td>}</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><i class="doc">/// materializeFrameBaseRegister - Insert defining instruction(s) for BaseReg to</i></td></tr>
<tr><th id="611">611</th><td><i class="doc">/// be a pointer to FrameIdx at the beginning of the basic block.</i></td></tr>
<tr><th id="612">612</th><td><em>void</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::</td></tr>
<tr><th id="613">613</th><td><dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil" title='llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil">materializeFrameBaseRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="104MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="104MBB">MBB</dfn>,</td></tr>
<tr><th id="614">614</th><td>                             <em>unsigned</em> <dfn class="local col5 decl" id="105BaseReg" title='BaseReg' data-type='unsigned int' data-ref="105BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col6 decl" id="106FrameIdx" title='FrameIdx' data-type='int' data-ref="106FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="615">615</th><td>                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="107Offset" title='Offset' data-type='int64_t' data-ref="107Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="616">616</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col8 decl" id="108AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="108AFI">AFI</dfn> = <a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="617">617</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109ADDriOpc" title='ADDriOpc' data-type='unsigned int' data-ref="109ADDriOpc">ADDriOpc</dfn> = !AFI-&gt;isThumbFunction() ? ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span> :</td></tr>
<tr><th id="618">618</th><td>    (AFI-&gt;isThumb1OnlyFunction() ? ARM::<span class='error' title="no member named &apos;tADDframe&apos; in namespace &apos;llvm::ARM&apos;">tADDframe</span> : ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span>);</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="110Ins" title='Ins' data-type='MachineBasicBlock::iterator' data-ref="110Ins">Ins</dfn> = <a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="621">621</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col1 decl" id="111DL" title='DL' data-type='llvm::DebugLoc' data-ref="111DL">DL</dfn>;                  <i>// Defaults to "unknown"</i></td></tr>
<tr><th id="622">622</th><td>  <b>if</b> (<a class="local col0 ref" href="#110Ins" title='Ins' data-ref="110Ins">Ins</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="623">623</th><td>    <a class="local col1 ref" href="#111DL" title='DL' data-ref="111DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col0 ref" href="#110Ins" title='Ins' data-ref="110Ins">Ins</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="112MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="112MF">MF</dfn> = *<a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="626">626</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="113MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="113MRI">MRI</dfn> = <a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="627">627</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col4 decl" id="114TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="114TII">TII</dfn> = *<a class="local col2 ref" href="#112MF" title='MF' data-ref="112MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="628">628</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="115MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="115MCID">MCID</dfn> = <a class="local col4 ref" href="#114TII" title='TII' data-ref="114TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#109ADDriOpc" title='ADDriOpc' data-ref="109ADDriOpc">ADDriOpc</a>);</td></tr>
<tr><th id="629">629</th><td>  MRI.constrainRegClass(BaseReg, TII.getRegClass(MCID, <var>0</var>, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::ARMBaseRegisterInfo *&apos;"><b>this</b></span>, MF));</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="116MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="116MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#110Ins" title='Ins' data-ref="110Ins">Ins</a>, <a class="local col1 ref" href="#111DL" title='DL' data-ref="111DL">DL</a>, <a class="local col5 ref" href="#115MCID" title='MCID' data-ref="115MCID">MCID</a>, <a class="local col5 ref" href="#105BaseReg" title='BaseReg' data-ref="105BaseReg">BaseReg</a>)</td></tr>
<tr><th id="632">632</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col6 ref" href="#106FrameIdx" title='FrameIdx' data-ref="106FrameIdx">FrameIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#107Offset" title='Offset' data-ref="107Offset">Offset</a>);</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <b>if</b> (!AFI-&gt;isThumb1OnlyFunction())</td></tr>
<tr><th id="635">635</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL)).add(condCodeOp());</td></tr>
<tr><th id="636">636</th><td>}</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><em>void</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl" title='llvm::ARMBaseRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm19ARMBaseRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl">resolveFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="117MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="117MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="118BaseReg" title='BaseReg' data-type='unsigned int' data-ref="118BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="639">639</th><td>                                            <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="119Offset" title='Offset' data-type='int64_t' data-ref="119Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="640">640</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="120MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="120MBB">MBB</dfn> = *<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="641">641</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="121MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="121MF">MF</dfn> = *<a class="local col0 ref" href="#120MBB" title='MBB' data-ref="120MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="642">642</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col2 decl" id="122TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="122TII">TII</dfn> =</td></tr>
<tr><th id="643">643</th><td>      *<span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::ARMBaseInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseInstrInfo *&gt;(MF.getSubtarget().getInstrInfo());</td></tr>
<tr><th id="644">644</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col3 decl" id="123AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="123AFI">AFI</dfn> = <a class="local col1 ref" href="#121MF" title='MF' data-ref="121MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="645">645</th><td>  <em>int</em> <dfn class="local col4 decl" id="124Off" title='Off' data-type='int' data-ref="124Off">Off</dfn> = <a class="local col9 ref" href="#119Offset" title='Offset' data-ref="119Offset">Offset</a>; <i>// ARM doesn't need the general 64-bit offsets</i></td></tr>
<tr><th id="646">646</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="125i" title='i' data-type='unsigned int' data-ref="125i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; &quot;This resolveFrameIndex does not support Thumb1!&quot;) ? void (0) : __assert_fail (&quot;!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; \&quot;This resolveFrameIndex does not support Thumb1!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 649, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#123AFI" title='AFI' data-ref="123AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>() &amp;&amp;</td></tr>
<tr><th id="649">649</th><td>         <q>"This resolveFrameIndex does not support Thumb1!"</q>);</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <b>while</b> (!<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="652">652</th><td>    ++<a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>;</td></tr>
<tr><th id="653">653</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; MI.getNumOperands() &amp;&amp; &quot;Instr doesn&apos;t have FrameIndex operand!&quot;) ? void (0) : __assert_fail (&quot;i &lt; MI.getNumOperands() &amp;&amp; \&quot;Instr doesn&apos;t have FrameIndex operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 653, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a> &lt; <a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="654">654</th><td>  }</td></tr>
<tr><th id="655">655</th><td>  <em>bool</em> <dfn class="local col6 decl" id="126Done" title='Done' data-type='bool' data-ref="126Done">Done</dfn> = <b>false</b>;</td></tr>
<tr><th id="656">656</th><td>  <b>if</b> (!<a class="local col3 ref" href="#123AFI" title='AFI' data-ref="123AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>())</td></tr>
<tr><th id="657">657</th><td>    <a class="local col6 ref" href="#126Done" title='Done' data-ref="126Done">Done</a> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE" title='llvm::rewriteARMFrameIndex' data-ref="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE">rewriteARMFrameIndex</a>(<span class='refarg'><a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a></span>, <a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>, <a class="local col8 ref" href="#118BaseReg" title='BaseReg' data-ref="118BaseReg">BaseReg</a>, <span class='refarg'><a class="local col4 ref" href="#124Off" title='Off' data-ref="124Off">Off</a></span>, <a class="local col2 ref" href="#122TII" title='TII' data-ref="122TII">TII</a>);</td></tr>
<tr><th id="658">658</th><td>  <b>else</b> {</td></tr>
<tr><th id="659">659</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AFI-&gt;isThumb2Function()) ? void (0) : __assert_fail (&quot;AFI-&gt;isThumb2Function()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 659, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#123AFI" title='AFI' data-ref="123AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>());</td></tr>
<tr><th id="660">660</th><td>    <a class="local col6 ref" href="#126Done" title='Done' data-ref="126Done">Done</a> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE" title='llvm::rewriteT2FrameIndex' data-ref="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE">rewriteT2FrameIndex</a>(<span class='refarg'><a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a></span>, <a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>, <a class="local col8 ref" href="#118BaseReg" title='BaseReg' data-ref="118BaseReg">BaseReg</a>, <span class='refarg'><a class="local col4 ref" href="#124Off" title='Off' data-ref="124Off">Off</a></span>, <a class="local col2 ref" href="#122TII" title='TII' data-ref="122TII">TII</a>);</td></tr>
<tr><th id="661">661</th><td>  }</td></tr>
<tr><th id="662">662</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Done &amp;&amp; &quot;Unable to resolve frame index!&quot;) ? void (0) : __assert_fail (&quot;Done &amp;&amp; \&quot;Unable to resolve frame index!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 662, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#126Done" title='Done' data-ref="126Done">Done</a> &amp;&amp; <q>"Unable to resolve frame index!"</q>);</td></tr>
<tr><th id="663">663</th><td>  (<em>void</em>)<a class="local col6 ref" href="#126Done" title='Done' data-ref="126Done">Done</a>;</td></tr>
<tr><th id="664">664</th><td>}</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td><em>bool</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl" title='llvm::ARMBaseRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl">isFrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="127MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="127MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="128BaseReg" title='BaseReg' data-type='unsigned int' data-ref="128BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="667">667</th><td>                                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="129Offset" title='Offset' data-type='int64_t' data-ref="129Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="668">668</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="130Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="130Desc">Desc</dfn> = <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="669">669</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131AddrMode" title='AddrMode' data-type='unsigned int' data-ref="131AddrMode">AddrMode</dfn> = (<a class="local col0 ref" href="#130Desc" title='Desc' data-ref="130Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="670">670</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132i" title='i' data-type='unsigned int' data-ref="132i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="671">671</th><td>  <b>for</b> (; !<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#132i" title='i' data-ref="132i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>(); ++<a class="local col2 ref" href="#132i" title='i' data-ref="132i">i</a>)</td></tr>
<tr><th id="672">672</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i+1 &lt; MI-&gt;getNumOperands() &amp;&amp; &quot;Instr doesn&apos;t have FrameIndex operand!&quot;) ? void (0) : __assert_fail (&quot;i+1 &lt; MI-&gt;getNumOperands() &amp;&amp; \&quot;Instr doesn&apos;t have FrameIndex operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 672, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#132i" title='i' data-ref="132i">i</a>+<var>1</var> &lt; <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <i>// AddrMode4 and AddrMode6 cannot handle any offset.</i></td></tr>
<tr><th id="675">675</th><td>  <b>if</b> (<a class="local col1 ref" href="#131AddrMode" title='AddrMode' data-ref="131AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode4" title='llvm::ARMII::AddrMode::AddrMode4' data-ref="llvm::ARMII::AddrMode::AddrMode4">AddrMode4</a> || <a class="local col1 ref" href="#131AddrMode" title='AddrMode' data-ref="131AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode6" title='llvm::ARMII::AddrMode::AddrMode6' data-ref="llvm::ARMII::AddrMode::AddrMode6">AddrMode6</a>)</td></tr>
<tr><th id="676">676</th><td>    <b>return</b> <a class="local col9 ref" href="#129Offset" title='Offset' data-ref="129Offset">Offset</a> == <var>0</var>;</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133NumBits" title='NumBits' data-type='unsigned int' data-ref="133NumBits">NumBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="679">679</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="134Scale" title='Scale' data-type='unsigned int' data-ref="134Scale">Scale</dfn> = <var>1</var>;</td></tr>
<tr><th id="680">680</th><td>  <em>bool</em> <dfn class="local col5 decl" id="135isSigned" title='isSigned' data-type='bool' data-ref="135isSigned">isSigned</dfn> = <b>true</b>;</td></tr>
<tr><th id="681">681</th><td>  <b>switch</b> (<a class="local col1 ref" href="#131AddrMode" title='AddrMode' data-ref="131AddrMode">AddrMode</a>) {</td></tr>
<tr><th id="682">682</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i8" title='llvm::ARMII::AddrMode::AddrModeT2_i8' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i8">AddrModeT2_i8</a>:</td></tr>
<tr><th id="683">683</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i12" title='llvm::ARMII::AddrMode::AddrModeT2_i12' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i12">AddrModeT2_i12</a>:</td></tr>
<tr><th id="684">684</th><td>    <i>// i8 supports only negative, and i12 supports only positive, so</i></td></tr>
<tr><th id="685">685</th><td><i>    // based on Offset sign, consider the appropriate instruction</i></td></tr>
<tr><th id="686">686</th><td>    <a class="local col4 ref" href="#134Scale" title='Scale' data-ref="134Scale">Scale</a> = <var>1</var>;</td></tr>
<tr><th id="687">687</th><td>    <b>if</b> (<a class="local col9 ref" href="#129Offset" title='Offset' data-ref="129Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="688">688</th><td>      <a class="local col3 ref" href="#133NumBits" title='NumBits' data-ref="133NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="689">689</th><td>      <a class="local col9 ref" href="#129Offset" title='Offset' data-ref="129Offset">Offset</a> = -<a class="local col9 ref" href="#129Offset" title='Offset' data-ref="129Offset">Offset</a>;</td></tr>
<tr><th id="690">690</th><td>    } <b>else</b> {</td></tr>
<tr><th id="691">691</th><td>      <a class="local col3 ref" href="#133NumBits" title='NumBits' data-ref="133NumBits">NumBits</a> = <var>12</var>;</td></tr>
<tr><th id="692">692</th><td>    }</td></tr>
<tr><th id="693">693</th><td>    <b>break</b>;</td></tr>
<tr><th id="694">694</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode5" title='llvm::ARMII::AddrMode::AddrMode5' data-ref="llvm::ARMII::AddrMode::AddrMode5">AddrMode5</a>:</td></tr>
<tr><th id="695">695</th><td>    <i>// VFP address mode.</i></td></tr>
<tr><th id="696">696</th><td>    <a class="local col3 ref" href="#133NumBits" title='NumBits' data-ref="133NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="697">697</th><td>    <a class="local col4 ref" href="#134Scale" title='Scale' data-ref="134Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="698">698</th><td>    <b>break</b>;</td></tr>
<tr><th id="699">699</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode_i12" title='llvm::ARMII::AddrMode::AddrMode_i12' data-ref="llvm::ARMII::AddrMode::AddrMode_i12">AddrMode_i12</a>:</td></tr>
<tr><th id="700">700</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode2" title='llvm::ARMII::AddrMode::AddrMode2' data-ref="llvm::ARMII::AddrMode::AddrMode2">AddrMode2</a>:</td></tr>
<tr><th id="701">701</th><td>    <a class="local col3 ref" href="#133NumBits" title='NumBits' data-ref="133NumBits">NumBits</a> = <var>12</var>;</td></tr>
<tr><th id="702">702</th><td>    <b>break</b>;</td></tr>
<tr><th id="703">703</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode3" title='llvm::ARMII::AddrMode::AddrMode3' data-ref="llvm::ARMII::AddrMode::AddrMode3">AddrMode3</a>:</td></tr>
<tr><th id="704">704</th><td>    <a class="local col3 ref" href="#133NumBits" title='NumBits' data-ref="133NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="705">705</th><td>    <b>break</b>;</td></tr>
<tr><th id="706">706</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT1_s" title='llvm::ARMII::AddrMode::AddrModeT1_s' data-ref="llvm::ARMII::AddrMode::AddrModeT1_s">AddrModeT1_s</a>:</td></tr>
<tr><th id="707">707</th><td>    NumBits = (BaseReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> ? <var>8</var> : <var>5</var>);</td></tr>
<tr><th id="708">708</th><td>    <a class="local col4 ref" href="#134Scale" title='Scale' data-ref="134Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="709">709</th><td>    <a class="local col5 ref" href="#135isSigned" title='isSigned' data-ref="135isSigned">isSigned</a> = <b>false</b>;</td></tr>
<tr><th id="710">710</th><td>    <b>break</b>;</td></tr>
<tr><th id="711">711</th><td>  <b>default</b>:</td></tr>
<tr><th id="712">712</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported addressing mode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 712)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported addressing mode!"</q>);</td></tr>
<tr><th id="713">713</th><td>  }</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <a class="local col9 ref" href="#129Offset" title='Offset' data-ref="129Offset">Offset</a> += <a class="member" href="#_ZNK4llvm19ARMBaseRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" title='llvm::ARMBaseRegisterInfo::getFrameIndexInstrOffset' data-ref="_ZNK4llvm19ARMBaseRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi">getFrameIndexInstrOffset</a>(<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>, <a class="local col2 ref" href="#132i" title='i' data-ref="132i">i</a>);</td></tr>
<tr><th id="716">716</th><td>  <i>// Make sure the offset is encodable for instructions that scale the</i></td></tr>
<tr><th id="717">717</th><td><i>  // immediate.</i></td></tr>
<tr><th id="718">718</th><td>  <b>if</b> ((<a class="local col9 ref" href="#129Offset" title='Offset' data-ref="129Offset">Offset</a> &amp; (<a class="local col4 ref" href="#134Scale" title='Scale' data-ref="134Scale">Scale</a>-<var>1</var>)) != <var>0</var>)</td></tr>
<tr><th id="719">719</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>  <b>if</b> (<a class="local col5 ref" href="#135isSigned" title='isSigned' data-ref="135isSigned">isSigned</a> &amp;&amp; <a class="local col9 ref" href="#129Offset" title='Offset' data-ref="129Offset">Offset</a> &lt; <var>0</var>)</td></tr>
<tr><th id="722">722</th><td>    <a class="local col9 ref" href="#129Offset" title='Offset' data-ref="129Offset">Offset</a> = -<a class="local col9 ref" href="#129Offset" title='Offset' data-ref="129Offset">Offset</a>;</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="136Mask" title='Mask' data-type='unsigned int' data-ref="136Mask">Mask</dfn> = (<var>1</var> &lt;&lt; <a class="local col3 ref" href="#133NumBits" title='NumBits' data-ref="133NumBits">NumBits</a>) - <var>1</var>;</td></tr>
<tr><th id="725">725</th><td>  <b>if</b> ((<em>unsigned</em>)<a class="local col9 ref" href="#129Offset" title='Offset' data-ref="129Offset">Offset</a> &lt;= <a class="local col6 ref" href="#136Mask" title='Mask' data-ref="136Mask">Mask</a> * <a class="local col4 ref" href="#134Scale" title='Scale' data-ref="134Scale">Scale</a>)</td></tr>
<tr><th id="726">726</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="729">729</th><td>}</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td><em>void</em></td></tr>
<tr><th id="732">732</th><td><a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::ARMBaseRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19ARMBaseRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="137II" title='II' data-type='MachineBasicBlock::iterator' data-ref="137II">II</dfn>,</td></tr>
<tr><th id="733">733</th><td>                                         <em>int</em> <dfn class="local col8 decl" id="138SPAdj" title='SPAdj' data-type='int' data-ref="138SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="139FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="139FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="734">734</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col0 decl" id="140RS" title='RS' data-type='llvm::RegScavenger *' data-ref="140RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="735">735</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="141MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="141MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#137II" title='II' data-ref="137II">II</a>;</td></tr>
<tr><th id="736">736</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="142MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="142MBB">MBB</dfn> = *<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="737">737</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="143MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="143MF">MF</dfn> = *<a class="local col2 ref" href="#142MBB" title='MBB' data-ref="142MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="738">738</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col4 decl" id="144TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="144TII">TII</dfn> =</td></tr>
<tr><th id="739">739</th><td>      *<span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::ARMBaseInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseInstrInfo *&gt;(MF.getSubtarget().getInstrInfo());</td></tr>
<tr><th id="740">740</th><td>  <em>const</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *<dfn class="local col5 decl" id="145TFI" title='TFI' data-type='const llvm::ARMFrameLowering *' data-ref="145TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="741">741</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col6 decl" id="146AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="146AFI">AFI</dfn> = <a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="742">742</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; &quot;This eliminateFrameIndex does not support Thumb1!&quot;) ? void (0) : __assert_fail (&quot;!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; \&quot;This eliminateFrameIndex does not support Thumb1!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 743, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#146AFI" title='AFI' data-ref="146AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>() &amp;&amp;</td></tr>
<tr><th id="743">743</th><td>         <q>"This eliminateFrameIndex does not support Thumb1!"</q>);</td></tr>
<tr><th id="744">744</th><td>  <em>int</em> <dfn class="local col7 decl" id="147FrameIndex" title='FrameIndex' data-type='int' data-ref="147FrameIndex">FrameIndex</dfn> = <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#139FIOperandNum" title='FIOperandNum' data-ref="139FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="745">745</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148FrameReg" title='FrameReg' data-type='unsigned int' data-ref="148FrameReg">FrameReg</dfn>;</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <em>int</em> <dfn class="local col9 decl" id="149Offset" title='Offset' data-type='int' data-ref="149Offset">Offset</dfn> = <a class="local col5 ref" href="#145TFI" title='TFI' data-ref="145TFI">TFI</a>-&gt;<a class="ref" href="ARMFrameLowering.h.html#_ZNK4llvm16ARMFrameLowering26ResolveFrameIndexReferenceERKNS_15MachineFunctionEiRji" title='llvm::ARMFrameLowering::ResolveFrameIndexReference' data-ref="_ZNK4llvm16ARMFrameLowering26ResolveFrameIndexReferenceERKNS_15MachineFunctionEiRji">ResolveFrameIndexReference</a>(<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a>, <a class="local col7 ref" href="#147FrameIndex" title='FrameIndex' data-ref="147FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col8 ref" href="#148FrameReg" title='FrameReg' data-ref="148FrameReg">FrameReg</a></span>, <a class="local col8 ref" href="#138SPAdj" title='SPAdj' data-ref="138SPAdj">SPAdj</a>);</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <i>// PEI::scavengeFrameVirtualRegs() cannot accurately track SPAdj because the</i></td></tr>
<tr><th id="750">750</th><td><i>  // call frame setup/destroy instructions have already been eliminated.  That</i></td></tr>
<tr><th id="751">751</th><td><i>  // means the stack pointer cannot be used to access the emergency spill slot</i></td></tr>
<tr><th id="752">752</th><td><i>  // when !hasReservedCallFrame().</i></td></tr>
<tr><th id="753">753</th><td><u>#<span data-ppcond="753">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="754">754</th><td>  <b>if</b> (RS &amp;&amp; FrameReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> &amp;&amp; RS-&gt;isScavengingFrameIndex(FrameIndex)){</td></tr>
<tr><th id="755">755</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TFI-&gt;hasReservedCallFrame(MF) &amp;&amp; &quot;Cannot use SP to access the emergency spill slot in &quot; &quot;functions without a reserved call frame&quot;) ? void (0) : __assert_fail (&quot;TFI-&gt;hasReservedCallFrame(MF) &amp;&amp; \&quot;Cannot use SP to access the emergency spill slot in \&quot; \&quot;functions without a reserved call frame\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 757, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#145TFI" title='TFI' data-ref="145TFI">TFI</a>-&gt;<a class="virtual ref" href="ARMFrameLowering.h.html#_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</a>(<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a>) &amp;&amp;</td></tr>
<tr><th id="756">756</th><td>           <q>"Cannot use SP to access the emergency spill slot in "</q></td></tr>
<tr><th id="757">757</th><td>           <q>"functions without a reserved call frame"</q>);</td></tr>
<tr><th id="758">758</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MF.getFrameInfo().hasVarSizedObjects() &amp;&amp; &quot;Cannot use SP to access the emergency spill slot in &quot; &quot;functions with variable sized frame objects&quot;) ? void (0) : __assert_fail (&quot;!MF.getFrameInfo().hasVarSizedObjects() &amp;&amp; \&quot;Cannot use SP to access the emergency spill slot in \&quot; \&quot;functions with variable sized frame objects\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 760, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() &amp;&amp;</td></tr>
<tr><th id="759">759</th><td>           <q>"Cannot use SP to access the emergency spill slot in "</q></td></tr>
<tr><th id="760">760</th><td>           <q>"functions with variable sized frame objects"</q>);</td></tr>
<tr><th id="761">761</th><td>  }</td></tr>
<tr><th id="762">762</th><td><u>#<span data-ppcond="753">endif</span> // NDEBUG</u></td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.isDebugValue() &amp;&amp; &quot;DBG_VALUEs should be handled in target-independent code&quot;) ? void (0) : __assert_fail (&quot;!MI.isDebugValue() &amp;&amp; \&quot;DBG_VALUEs should be handled in target-independent code\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 764, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>() &amp;&amp; <q>"DBG_VALUEs should be handled in target-independent code"</q>);</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <i>// Modify MI as necessary to handle as much of 'Offset' as possible</i></td></tr>
<tr><th id="767">767</th><td>  <em>bool</em> <dfn class="local col0 decl" id="150Done" title='Done' data-type='bool' data-ref="150Done">Done</dfn> = <b>false</b>;</td></tr>
<tr><th id="768">768</th><td>  <b>if</b> (!<a class="local col6 ref" href="#146AFI" title='AFI' data-ref="146AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>())</td></tr>
<tr><th id="769">769</th><td>    <a class="local col0 ref" href="#150Done" title='Done' data-ref="150Done">Done</a> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE" title='llvm::rewriteARMFrameIndex' data-ref="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE">rewriteARMFrameIndex</a>(<span class='refarg'><a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a></span>, <a class="local col9 ref" href="#139FIOperandNum" title='FIOperandNum' data-ref="139FIOperandNum">FIOperandNum</a>, <a class="local col8 ref" href="#148FrameReg" title='FrameReg' data-ref="148FrameReg">FrameReg</a>, <span class='refarg'><a class="local col9 ref" href="#149Offset" title='Offset' data-ref="149Offset">Offset</a></span>, <a class="local col4 ref" href="#144TII" title='TII' data-ref="144TII">TII</a>);</td></tr>
<tr><th id="770">770</th><td>  <b>else</b> {</td></tr>
<tr><th id="771">771</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AFI-&gt;isThumb2Function()) ? void (0) : __assert_fail (&quot;AFI-&gt;isThumb2Function()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 771, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#146AFI" title='AFI' data-ref="146AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>());</td></tr>
<tr><th id="772">772</th><td>    <a class="local col0 ref" href="#150Done" title='Done' data-ref="150Done">Done</a> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE" title='llvm::rewriteT2FrameIndex' data-ref="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE">rewriteT2FrameIndex</a>(<span class='refarg'><a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a></span>, <a class="local col9 ref" href="#139FIOperandNum" title='FIOperandNum' data-ref="139FIOperandNum">FIOperandNum</a>, <a class="local col8 ref" href="#148FrameReg" title='FrameReg' data-ref="148FrameReg">FrameReg</a>, <span class='refarg'><a class="local col9 ref" href="#149Offset" title='Offset' data-ref="149Offset">Offset</a></span>, <a class="local col4 ref" href="#144TII" title='TII' data-ref="144TII">TII</a>);</td></tr>
<tr><th id="773">773</th><td>  }</td></tr>
<tr><th id="774">774</th><td>  <b>if</b> (<a class="local col0 ref" href="#150Done" title='Done' data-ref="150Done">Done</a>)</td></tr>
<tr><th id="775">775</th><td>    <b>return</b>;</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <i>// If we get here, the immediate doesn't fit into the instruction.  We folded</i></td></tr>
<tr><th id="778">778</th><td><i>  // as much as possible above, handle the rest, providing a register that is</i></td></tr>
<tr><th id="779">779</th><td><i>  // SP+LargeImm.</i></td></tr>
<tr><th id="780">780</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Offset || (MI.getDesc().TSFlags &amp; ARMII::AddrModeMask) == ARMII::AddrMode4 || (MI.getDesc().TSFlags &amp; ARMII::AddrModeMask) == ARMII::AddrMode6) &amp;&amp; &quot;This code isn&apos;t needed if offset already handled!&quot;) ? void (0) : __assert_fail (&quot;(Offset || (MI.getDesc().TSFlags &amp; ARMII::AddrModeMask) == ARMII::AddrMode4 || (MI.getDesc().TSFlags &amp; ARMII::AddrModeMask) == ARMII::AddrMode6) &amp;&amp; \&quot;This code isn&apos;t needed if offset already handled!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 783, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#149Offset" title='Offset' data-ref="149Offset">Offset</a> ||</td></tr>
<tr><th id="781">781</th><td>          (<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; ARMII::<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask">AddrModeMask</a>) == ARMII::<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode4" title='llvm::ARMII::AddrMode::AddrMode4' data-ref="llvm::ARMII::AddrMode::AddrMode4">AddrMode4</a> ||</td></tr>
<tr><th id="782">782</th><td>          (<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; ARMII::<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask">AddrModeMask</a>) == ARMII::<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode6" title='llvm::ARMII::AddrMode::AddrMode6' data-ref="llvm::ARMII::AddrMode::AddrMode6">AddrMode6</a>) &amp;&amp;</td></tr>
<tr><th id="783">783</th><td>         <q>"This code isn't needed if offset already handled!"</q>);</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151ScratchReg" title='ScratchReg' data-type='unsigned int' data-ref="151ScratchReg">ScratchReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="786">786</th><td>  <em>int</em> <dfn class="local col2 decl" id="152PIdx" title='PIdx' data-type='int' data-ref="152PIdx">PIdx</dfn> = <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="787">787</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col3 decl" id="153Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="153Pred">Pred</dfn> = (<a class="local col2 ref" href="#152PIdx" title='PIdx' data-ref="152PIdx">PIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="788">788</th><td>    ? <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a> : (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>)<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152PIdx" title='PIdx' data-ref="152PIdx">PIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="789">789</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="154PredReg" title='PredReg' data-type='unsigned int' data-ref="154PredReg">PredReg</dfn> = (<a class="local col2 ref" href="#152PIdx" title='PIdx' data-ref="152PIdx">PIdx</a> == -<var>1</var>) ? <var>0</var> : <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152PIdx" title='PIdx' data-ref="152PIdx">PIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="790">790</th><td>  <b>if</b> (<a class="local col9 ref" href="#149Offset" title='Offset' data-ref="149Offset">Offset</a> == <var>0</var>)</td></tr>
<tr><th id="791">791</th><td>    <i>// Must be addrmode4/6.</i></td></tr>
<tr><th id="792">792</th><td>    <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#139FIOperandNum" title='FIOperandNum' data-ref="139FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col8 ref" href="#148FrameReg" title='FrameReg' data-ref="148FrameReg">FrameReg</a>, <b>false</b>, <b>false</b>, <b>false</b>);</td></tr>
<tr><th id="793">793</th><td>  <b>else</b> {</td></tr>
<tr><th id="794">794</th><td>    ScratchReg = MF.getRegInfo().createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>);</td></tr>
<tr><th id="795">795</th><td>    <b>if</b> (!<a class="local col6 ref" href="#146AFI" title='AFI' data-ref="146AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>())</td></tr>
<tr><th id="796">796</th><td>      <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCod13379587" title='llvm::emitARMRegPlusImmediate' data-ref="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCod13379587">emitARMRegPlusImmediate</a>(<span class='refarg'><a class="local col2 ref" href="#142MBB" title='MBB' data-ref="142MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#137II" title='II' data-ref="137II">II</a></span>, <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col1 ref" href="#151ScratchReg" title='ScratchReg' data-ref="151ScratchReg">ScratchReg</a>, <a class="local col8 ref" href="#148FrameReg" title='FrameReg' data-ref="148FrameReg">FrameReg</a>,</td></tr>
<tr><th id="797">797</th><td>                              <a class="local col9 ref" href="#149Offset" title='Offset' data-ref="149Offset">Offset</a>, <a class="local col3 ref" href="#153Pred" title='Pred' data-ref="153Pred">Pred</a>, <a class="local col4 ref" href="#154PredReg" title='PredReg' data-ref="154PredReg">PredReg</a>, <a class="local col4 ref" href="#144TII" title='TII' data-ref="144TII">TII</a>);</td></tr>
<tr><th id="798">798</th><td>    <b>else</b> {</td></tr>
<tr><th id="799">799</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AFI-&gt;isThumb2Function()) ? void (0) : __assert_fail (&quot;AFI-&gt;isThumb2Function()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp&quot;, 799, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#146AFI" title='AFI' data-ref="146AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>());</td></tr>
<tr><th id="800">800</th><td>      <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364" title='llvm::emitT2RegPlusImmediate' data-ref="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364">emitT2RegPlusImmediate</a>(<span class='refarg'><a class="local col2 ref" href="#142MBB" title='MBB' data-ref="142MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#137II" title='II' data-ref="137II">II</a></span>, <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col1 ref" href="#151ScratchReg" title='ScratchReg' data-ref="151ScratchReg">ScratchReg</a>, <a class="local col8 ref" href="#148FrameReg" title='FrameReg' data-ref="148FrameReg">FrameReg</a>,</td></tr>
<tr><th id="801">801</th><td>                             <a class="local col9 ref" href="#149Offset" title='Offset' data-ref="149Offset">Offset</a>, <a class="local col3 ref" href="#153Pred" title='Pred' data-ref="153Pred">Pred</a>, <a class="local col4 ref" href="#154PredReg" title='PredReg' data-ref="154PredReg">PredReg</a>, <a class="local col4 ref" href="#144TII" title='TII' data-ref="144TII">TII</a>);</td></tr>
<tr><th id="802">802</th><td>    }</td></tr>
<tr><th id="803">803</th><td>    <i>// Update the original instruction to use the scratch register.</i></td></tr>
<tr><th id="804">804</th><td>    <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#139FIOperandNum" title='FIOperandNum' data-ref="139FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col1 ref" href="#151ScratchReg" title='ScratchReg' data-ref="151ScratchReg">ScratchReg</a>, <b>false</b>, <b>false</b>,<b>true</b>);</td></tr>
<tr><th id="805">805</th><td>  }</td></tr>
<tr><th id="806">806</th><td>}</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td><em>bool</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::ARMBaseRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="155MI" title='MI' data-type='llvm::MachineInstr *' data-ref="155MI">MI</dfn>,</td></tr>
<tr><th id="809">809</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="156SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="156SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="810">810</th><td>                                  <em>unsigned</em> <dfn class="local col7 decl" id="157SubReg" title='SubReg' data-type='unsigned int' data-ref="157SubReg">SubReg</dfn>,</td></tr>
<tr><th id="811">811</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="158DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="158DstRC">DstRC</dfn>,</td></tr>
<tr><th id="812">812</th><td>                                  <em>unsigned</em> <dfn class="local col9 decl" id="159DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="159DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="813">813</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="160NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="160NewRC">NewRC</dfn>,</td></tr>
<tr><th id="814">814</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col1 decl" id="161LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="161LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="815">815</th><td>  <em>auto</em> <dfn class="local col2 decl" id="162MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="162MBB">MBB</dfn> = <a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="816">816</th><td>  <em>auto</em> <dfn class="local col3 decl" id="163MF" title='MF' data-type='llvm::MachineFunction *' data-ref="163MF">MF</dfn> = <a class="local col2 ref" href="#162MBB" title='MBB' data-ref="162MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="817">817</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="164MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="164MRI">MRI</dfn> = <a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="818">818</th><td>  <i>// If not copying into a sub-register this should be ok because we shouldn't</i></td></tr>
<tr><th id="819">819</th><td><i>  // need to split the reg.</i></td></tr>
<tr><th id="820">820</th><td>  <b>if</b> (!<a class="local col9 ref" href="#159DstSubReg" title='DstSubReg' data-ref="159DstSubReg">DstSubReg</a>)</td></tr>
<tr><th id="821">821</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="822">822</th><td>  <i>// Small registers don't frequently cause a problem, so we can coalesce them.</i></td></tr>
<tr><th id="823">823</th><td>  <b>if</b> (<span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*NewRC) &lt; <var>256</var> &amp;&amp; <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*DstRC) &lt; <var>256</var> &amp;&amp;</td></tr>
<tr><th id="824">824</th><td>      <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*SrcRC) &lt; <var>256</var>)</td></tr>
<tr><th id="825">825</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>  <em>auto</em> <dfn class="local col5 decl" id="165NewRCWeight" title='NewRCWeight' data-type='llvm::RegClassWeight' data-ref="165NewRCWeight">NewRCWeight</dfn> =</td></tr>
<tr><th id="828">828</th><td>              <a class="ref fake" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#208" title='llvm::RegClassWeight::RegClassWeight' data-ref="_ZN4llvm14RegClassWeightC1ERKS0_"></a><a class="local col4 ref" href="#164MRI" title='MRI' data-ref="164MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassWeight' data-ref="_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE">getRegClassWeight</a>(<a class="local col0 ref" href="#160NewRC" title='NewRC' data-ref="160NewRC">NewRC</a>);</td></tr>
<tr><th id="829">829</th><td>  <em>auto</em> <dfn class="local col6 decl" id="166SrcRCWeight" title='SrcRCWeight' data-type='llvm::RegClassWeight' data-ref="166SrcRCWeight">SrcRCWeight</dfn> =</td></tr>
<tr><th id="830">830</th><td>              <a class="ref fake" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#208" title='llvm::RegClassWeight::RegClassWeight' data-ref="_ZN4llvm14RegClassWeightC1ERKS0_"></a><a class="local col4 ref" href="#164MRI" title='MRI' data-ref="164MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassWeight' data-ref="_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE">getRegClassWeight</a>(<a class="local col6 ref" href="#156SrcRC" title='SrcRC' data-ref="156SrcRC">SrcRC</a>);</td></tr>
<tr><th id="831">831</th><td>  <em>auto</em> <dfn class="local col7 decl" id="167DstRCWeight" title='DstRCWeight' data-type='llvm::RegClassWeight' data-ref="167DstRCWeight">DstRCWeight</dfn> =</td></tr>
<tr><th id="832">832</th><td>              <a class="ref fake" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#208" title='llvm::RegClassWeight::RegClassWeight' data-ref="_ZN4llvm14RegClassWeightC1ERKS0_"></a><a class="local col4 ref" href="#164MRI" title='MRI' data-ref="164MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassWeight' data-ref="_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE">getRegClassWeight</a>(<a class="local col8 ref" href="#158DstRC" title='DstRC' data-ref="158DstRC">DstRC</a>);</td></tr>
<tr><th id="833">833</th><td>  <i>// If the source register class is more expensive than the destination, the</i></td></tr>
<tr><th id="834">834</th><td><i>  // coalescing is probably profitable.</i></td></tr>
<tr><th id="835">835</th><td>  <b>if</b> (<a class="local col6 ref" href="#166SrcRCWeight" title='SrcRCWeight' data-ref="166SrcRCWeight">SrcRCWeight</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</a> &gt; <a class="local col5 ref" href="#165NewRCWeight" title='NewRCWeight' data-ref="165NewRCWeight">NewRCWeight</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</a>)</td></tr>
<tr><th id="836">836</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="837">837</th><td>  <b>if</b> (<a class="local col7 ref" href="#167DstRCWeight" title='DstRCWeight' data-ref="167DstRCWeight">DstRCWeight</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</a> &gt; <a class="local col5 ref" href="#165NewRCWeight" title='NewRCWeight' data-ref="165NewRCWeight">NewRCWeight</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</a>)</td></tr>
<tr><th id="838">838</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>  <i>// If the register allocator isn't constrained, we can always allow coalescing</i></td></tr>
<tr><th id="841">841</th><td><i>  // unfortunately we don't know yet if we will be constrained.</i></td></tr>
<tr><th id="842">842</th><td><i>  // The goal of this heuristic is to restrict how many expensive registers</i></td></tr>
<tr><th id="843">843</th><td><i>  // we allow to coalesce in a given basic block.</i></td></tr>
<tr><th id="844">844</th><td>  <em>auto</em> <dfn class="local col8 decl" id="168AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="168AFI">AFI</dfn> = <a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="845">845</th><td>  <em>auto</em> <dfn class="local col9 decl" id="169It" title='It' data-type='llvm::DenseMapIterator&lt;const llvm::MachineBasicBlock *, unsigned int, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;const llvm::MachineBasicBlock *, unsigned int&gt;, false&gt;' data-ref="169It">It</dfn> = <a class="local col8 ref" href="#168AFI" title='AFI' data-ref="168AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo18getCoalescedWeightEPNS_17MachineBasicBlockE" title='llvm::ARMFunctionInfo::getCoalescedWeight' data-ref="_ZN4llvm15ARMFunctionInfo18getCoalescedWeightEPNS_17MachineBasicBlockE">getCoalescedWeight</a>(<a class="local col2 ref" href="#162MBB" title='MBB' data-ref="162MBB">MBB</a>);</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-register-info&quot;)) { dbgs() &lt;&lt; &quot;\tARM::shouldCoalesce - Coalesced Weight: &quot; &lt;&lt; It-&gt;second &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tARM::shouldCoalesce - Coalesced Weight: "</q></td></tr>
<tr><th id="848">848</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#169It" title='It' data-ref="169It">It</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineBasicBlock *, unsigned int&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="849">849</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-register-info&quot;)) { dbgs() &lt;&lt; &quot;\tARM::shouldCoalesce - Reg Weight: &quot; &lt;&lt; NewRCWeight.RegWeight &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tARM::shouldCoalesce - Reg Weight: "</q></td></tr>
<tr><th id="850">850</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#165NewRCWeight" title='NewRCWeight' data-ref="165NewRCWeight">NewRCWeight</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <i>// This number is the largest round number that which meets the criteria:</i></td></tr>
<tr><th id="853">853</th><td><i>  //  (1) addresses PR18825</i></td></tr>
<tr><th id="854">854</th><td><i>  //  (2) generates better code in some test cases (like vldm-shed-a9.ll)</i></td></tr>
<tr><th id="855">855</th><td><i>  //  (3) Doesn't regress any test cases (in-tree, test-suite, and SPEC)</i></td></tr>
<tr><th id="856">856</th><td><i>  // In practice the SizeMultiplier will only factor in for straight line code</i></td></tr>
<tr><th id="857">857</th><td><i>  // that uses a lot of NEON vectors, which isn't terribly common.</i></td></tr>
<tr><th id="858">858</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="170SizeMultiplier" title='SizeMultiplier' data-type='unsigned int' data-ref="170SizeMultiplier">SizeMultiplier</dfn> = <a class="local col2 ref" href="#162MBB" title='MBB' data-ref="162MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4sizeEv" title='llvm::MachineBasicBlock::size' data-ref="_ZNK4llvm17MachineBasicBlock4sizeEv">size</a>()/<var>100</var>;</td></tr>
<tr><th id="859">859</th><td>  <a class="local col0 ref" href="#170SizeMultiplier" title='SizeMultiplier' data-ref="170SizeMultiplier">SizeMultiplier</a> = <a class="local col0 ref" href="#170SizeMultiplier" title='SizeMultiplier' data-ref="170SizeMultiplier">SizeMultiplier</a> ? <a class="local col0 ref" href="#170SizeMultiplier" title='SizeMultiplier' data-ref="170SizeMultiplier">SizeMultiplier</a> : <var>1</var>;</td></tr>
<tr><th id="860">860</th><td>  <b>if</b> (<a class="local col9 ref" href="#169It" title='It' data-ref="169It">It</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineBasicBlock *, unsigned int&gt;::second' data-ref="std::pair::second">second</a> &lt; <a class="local col5 ref" href="#165NewRCWeight" title='NewRCWeight' data-ref="165NewRCWeight">NewRCWeight</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::WeightLimit" title='llvm::RegClassWeight::WeightLimit' data-ref="llvm::RegClassWeight::WeightLimit">WeightLimit</a> * <a class="local col0 ref" href="#170SizeMultiplier" title='SizeMultiplier' data-ref="170SizeMultiplier">SizeMultiplier</a>) {</td></tr>
<tr><th id="861">861</th><td>    <a class="local col9 ref" href="#169It" title='It' data-ref="169It">It</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineBasicBlock *, unsigned int&gt;::second' data-ref="std::pair::second">second</a> += <a class="local col5 ref" href="#165NewRCWeight" title='NewRCWeight' data-ref="165NewRCWeight">NewRCWeight</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</a>;</td></tr>
<tr><th id="862">862</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="863">863</th><td>  }</td></tr>
<tr><th id="864">864</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="865">865</th><td>}</td></tr>
<tr><th id="866">866</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
