17:07:58 INFO  : Registering command handlers for SDK TCF services
17:08:00 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/temp_xsdb_launch_script.tcl
17:08:03 INFO  : XSCT server has started successfully.
17:08:03 INFO  : Successfully done setting XSCT server connection channel  
17:08:04 INFO  : Successfully done setting SDK workspace  
17:08:04 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf.
17:22:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:22:11 INFO  : 'fpga -state' command is executed.
17:22:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:11 INFO  : 'jtag frequency' command is executed.
17:22:11 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:11 INFO  : Context for 'APU' is selected.
17:22:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:22:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:11 INFO  : Context for 'APU' is selected.
17:22:11 INFO  : 'stop' command is executed.
17:22:11 INFO  : 'ps7_init' command is executed.
17:22:11 INFO  : 'ps7_post_config' command is executed.
17:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control/Debug/lidar_arm_control.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control/Debug/lidar_arm_control.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:12 INFO  : Memory regions updated for context APU
17:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:12 INFO  : 'con' command is executed.
17:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:22:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control.elf_on_local.tcl'
17:22:32 INFO  : Disconnected from the channel tcfchan#1.
17:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:33 INFO  : 'jtag frequency' command is executed.
17:22:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:33 INFO  : Context for 'APU' is selected.
17:22:34 INFO  : System reset is completed.
17:22:37 INFO  : 'after 3000' command is executed.
17:22:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:22:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:22:39 INFO  : Context for 'APU' is selected.
17:22:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:22:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:40 INFO  : Context for 'APU' is selected.
17:22:41 INFO  : 'ps7_init' command is executed.
17:22:41 INFO  : 'ps7_post_config' command is executed.
17:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control/Debug/lidar_arm_control.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control/Debug/lidar_arm_control.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:41 INFO  : Memory regions updated for context APU
17:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:41 INFO  : 'con' command is executed.
17:22:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:22:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control.elf_on_local.tcl'
17:22:58 INFO  : Example project lidar_arm_control_bsp_xuartlite_polled_example_1 has been created successfully.
17:24:21 INFO  : Disconnected from the channel tcfchan#2.
17:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:22 INFO  : 'fpga -state' command is executed.
17:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:22 INFO  : 'jtag frequency' command is executed.
17:24:22 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:22 INFO  : Context for 'APU' is selected.
17:24:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:24:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:24 INFO  : Context for 'APU' is selected.
17:24:24 INFO  : 'stop' command is executed.
17:24:24 INFO  : 'ps7_init' command is executed.
17:24:24 INFO  : 'ps7_post_config' command is executed.
17:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:24 INFO  : Memory regions updated for context APU
17:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:24 INFO  : 'con' command is executed.
17:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:24:36 INFO  : Disconnected from the channel tcfchan#3.
17:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:37 INFO  : 'jtag frequency' command is executed.
17:24:37 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:37 INFO  : Context for 'APU' is selected.
17:24:37 INFO  : System reset is completed.
17:24:40 INFO  : 'after 3000' command is executed.
17:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:42 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:24:42 INFO  : Context for 'APU' is selected.
17:24:44 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:44 INFO  : Context for 'APU' is selected.
17:24:44 INFO  : 'ps7_init' command is executed.
17:24:44 INFO  : 'ps7_post_config' command is executed.
17:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:44 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:44 INFO  : Memory regions updated for context APU
17:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:44 INFO  : 'con' command is executed.
17:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:44 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:25:15 INFO  : Disconnected from the channel tcfchan#4.
17:25:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:25:16 INFO  : 'jtag frequency' command is executed.
17:25:16 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:17 INFO  : Context for 'APU' is selected.
17:25:17 INFO  : System reset is completed.
17:25:20 INFO  : 'after 3000' command is executed.
17:25:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:25:22 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:25:22 INFO  : Context for 'APU' is selected.
17:25:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:25:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:24 INFO  : Context for 'APU' is selected.
17:25:24 INFO  : 'ps7_init' command is executed.
17:25:24 INFO  : 'ps7_post_config' command is executed.
17:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:24 INFO  : Memory regions updated for context APU
17:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:24 INFO  : 'con' command is executed.
17:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:25:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:26:46 INFO  : Disconnected from the channel tcfchan#5.
17:26:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:26:48 INFO  : 'jtag frequency' command is executed.
17:26:48 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:48 INFO  : Context for 'APU' is selected.
17:26:48 INFO  : System reset is completed.
17:26:51 INFO  : 'after 3000' command is executed.
17:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:26:53 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:26:53 INFO  : Context for 'APU' is selected.
17:26:55 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:55 INFO  : Context for 'APU' is selected.
17:26:55 INFO  : 'ps7_init' command is executed.
17:26:55 INFO  : 'ps7_post_config' command is executed.
17:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:56 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:56 INFO  : Memory regions updated for context APU
17:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:56 INFO  : 'con' command is executed.
17:26:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:26:56 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:28:11 INFO  : Disconnected from the channel tcfchan#6.
17:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:12 INFO  : 'jtag frequency' command is executed.
17:28:12 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:12 INFO  : Context for 'APU' is selected.
17:28:12 INFO  : System reset is completed.
17:28:15 INFO  : 'after 3000' command is executed.
17:28:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:17 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:28:17 INFO  : Context for 'APU' is selected.
17:28:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:28:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:19 INFO  : Context for 'APU' is selected.
17:28:20 INFO  : 'ps7_init' command is executed.
17:28:20 INFO  : 'ps7_post_config' command is executed.
17:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:20 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:20 INFO  : Memory regions updated for context APU
17:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:20 INFO  : 'con' command is executed.
17:28:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:28:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:28:32 INFO  : Disconnected from the channel tcfchan#7.
17:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:33 INFO  : 'jtag frequency' command is executed.
17:28:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:33 INFO  : Context for 'APU' is selected.
17:28:33 INFO  : System reset is completed.
17:28:36 INFO  : 'after 3000' command is executed.
17:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:28:39 INFO  : Context for 'APU' is selected.
17:28:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:28:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:41 INFO  : Context for 'APU' is selected.
17:28:41 INFO  : 'ps7_init' command is executed.
17:28:41 INFO  : 'ps7_post_config' command is executed.
17:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:41 INFO  : Memory regions updated for context APU
17:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:41 INFO  : 'con' command is executed.
17:28:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:28:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:28:58 INFO  : Disconnected from the channel tcfchan#8.
17:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:59 INFO  : 'jtag frequency' command is executed.
17:28:59 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:59 INFO  : Context for 'APU' is selected.
17:28:59 INFO  : System reset is completed.
17:29:02 INFO  : 'after 3000' command is executed.
17:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:29:05 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:29:05 INFO  : Context for 'APU' is selected.
17:29:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:29:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:07 INFO  : Context for 'APU' is selected.
17:29:07 INFO  : 'ps7_init' command is executed.
17:29:07 INFO  : 'ps7_post_config' command is executed.
17:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:07 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:07 INFO  : Memory regions updated for context APU
17:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:07 INFO  : 'con' command is executed.
17:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:29:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:29:30 INFO  : Disconnected from the channel tcfchan#9.
17:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:31 INFO  : 'jtag frequency' command is executed.
17:29:31 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:31 INFO  : Context for 'APU' is selected.
17:29:32 INFO  : System reset is completed.
17:29:35 INFO  : 'after 3000' command is executed.
17:29:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:29:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:29:37 INFO  : Context for 'APU' is selected.
17:29:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:29:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:39 INFO  : Context for 'APU' is selected.
17:29:39 INFO  : 'ps7_init' command is executed.
17:29:39 INFO  : 'ps7_post_config' command is executed.
17:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:39 INFO  : Memory regions updated for context APU
17:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:39 INFO  : 'con' command is executed.
17:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:29:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:29:54 INFO  : Disconnected from the channel tcfchan#10.
17:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:55 INFO  : 'jtag frequency' command is executed.
17:29:55 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:55 INFO  : Context for 'APU' is selected.
17:29:55 INFO  : System reset is completed.
17:29:58 INFO  : 'after 3000' command is executed.
17:29:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:30:01 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:30:01 INFO  : Context for 'APU' is selected.
17:30:03 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:30:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:03 INFO  : Context for 'APU' is selected.
17:30:03 INFO  : 'ps7_init' command is executed.
17:30:03 INFO  : 'ps7_post_config' command is executed.
17:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:03 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:03 INFO  : Memory regions updated for context APU
17:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:03 INFO  : 'con' command is executed.
17:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:30:03 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:30:14 INFO  : Disconnected from the channel tcfchan#11.
17:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:16 INFO  : 'jtag frequency' command is executed.
17:30:16 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:16 INFO  : Context for 'APU' is selected.
17:30:16 INFO  : System reset is completed.
17:30:19 INFO  : 'after 3000' command is executed.
17:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:30:21 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:30:21 INFO  : Context for 'APU' is selected.
17:30:23 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:30:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:23 INFO  : Context for 'APU' is selected.
17:30:24 INFO  : 'ps7_init' command is executed.
17:30:24 INFO  : 'ps7_post_config' command is executed.
17:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:24 INFO  : Memory regions updated for context APU
17:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:24 INFO  : 'con' command is executed.
17:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:30:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:31:16 INFO  : Disconnected from the channel tcfchan#12.
17:31:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:31:17 INFO  : 'jtag frequency' command is executed.
17:31:17 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:17 INFO  : Context for 'APU' is selected.
17:31:17 INFO  : System reset is completed.
17:31:20 INFO  : 'after 3000' command is executed.
17:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:31:23 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:31:23 INFO  : Context for 'APU' is selected.
17:31:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:31:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:24 INFO  : Context for 'APU' is selected.
17:31:25 INFO  : 'ps7_init' command is executed.
17:31:25 INFO  : 'ps7_post_config' command is executed.
17:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:25 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:25 INFO  : Memory regions updated for context APU
17:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:25 INFO  : 'con' command is executed.
17:31:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:31:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:33:51 INFO  : Disconnected from the channel tcfchan#13.
17:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:33:52 INFO  : 'jtag frequency' command is executed.
17:33:52 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:52 INFO  : Context for 'APU' is selected.
17:33:52 INFO  : System reset is completed.
17:33:55 INFO  : 'after 3000' command is executed.
17:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:33:58 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:33:58 INFO  : Context for 'APU' is selected.
17:34:00 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:34:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:00 INFO  : Context for 'APU' is selected.
17:34:00 INFO  : 'ps7_init' command is executed.
17:34:00 INFO  : 'ps7_post_config' command is executed.
17:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:00 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:00 INFO  : Memory regions updated for context APU
17:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:00 INFO  : 'con' command is executed.
17:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:34:00 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:34:20 INFO  : Disconnected from the channel tcfchan#14.
17:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:21 INFO  : 'jtag frequency' command is executed.
17:34:21 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:21 INFO  : Context for 'APU' is selected.
17:34:21 INFO  : System reset is completed.
17:34:24 INFO  : 'after 3000' command is executed.
17:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:34:26 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:34:26 INFO  : Context for 'APU' is selected.
17:34:28 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:28 INFO  : Context for 'APU' is selected.
17:34:29 INFO  : 'ps7_init' command is executed.
17:34:29 INFO  : 'ps7_post_config' command is executed.
17:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:29 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:29 INFO  : Memory regions updated for context APU
17:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:29 INFO  : 'con' command is executed.
17:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:34:29 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:34:55 INFO  : Disconnected from the channel tcfchan#15.
17:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:56 INFO  : 'jtag frequency' command is executed.
17:34:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:56 INFO  : Context for 'APU' is selected.
17:34:57 INFO  : System reset is completed.
17:35:00 INFO  : 'after 3000' command is executed.
17:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:35:02 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:35:02 INFO  : Context for 'APU' is selected.
17:35:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:35:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:04 INFO  : Context for 'APU' is selected.
17:35:04 INFO  : 'ps7_init' command is executed.
17:35:04 INFO  : 'ps7_post_config' command is executed.
17:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:04 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:04 INFO  : Memory regions updated for context APU
17:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:04 INFO  : 'con' command is executed.
17:35:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:35:04 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:35:15 INFO  : Disconnected from the channel tcfchan#16.
17:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:35:16 INFO  : 'jtag frequency' command is executed.
17:35:16 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:16 INFO  : Context for 'APU' is selected.
17:35:16 INFO  : System reset is completed.
17:35:19 INFO  : 'after 3000' command is executed.
17:35:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:35:22 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:35:22 INFO  : Context for 'APU' is selected.
17:35:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:35:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:24 INFO  : Context for 'APU' is selected.
17:35:24 INFO  : 'ps7_init' command is executed.
17:35:24 INFO  : 'ps7_post_config' command is executed.
17:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:24 INFO  : Memory regions updated for context APU
17:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:24 INFO  : 'con' command is executed.
17:35:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:35:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:35:35 INFO  : Disconnected from the channel tcfchan#17.
17:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:35:37 INFO  : 'jtag frequency' command is executed.
17:35:37 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:37 INFO  : Context for 'APU' is selected.
17:35:37 INFO  : System reset is completed.
17:35:40 INFO  : 'after 3000' command is executed.
17:35:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:35:42 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:35:42 INFO  : Context for 'APU' is selected.
17:35:44 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:35:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:44 INFO  : Context for 'APU' is selected.
17:35:44 INFO  : 'ps7_init' command is executed.
17:35:44 INFO  : 'ps7_post_config' command is executed.
17:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:44 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:44 INFO  : Memory regions updated for context APU
17:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:45 INFO  : 'con' command is executed.
17:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:35:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:36:06 INFO  : Example project lidar_arm_control_bsp_xuartlite_low_level_example_1 has been created successfully.
17:36:38 INFO  : Disconnected from the channel tcfchan#18.
17:36:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:36:39 INFO  : 'fpga -state' command is executed.
17:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:36:39 INFO  : 'jtag frequency' command is executed.
17:36:39 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:39 INFO  : Context for 'APU' is selected.
17:36:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:36:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:41 INFO  : Context for 'APU' is selected.
17:36:41 INFO  : 'stop' command is executed.
17:36:42 INFO  : 'ps7_init' command is executed.
17:36:42 INFO  : 'ps7_post_config' command is executed.
17:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:42 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:42 INFO  : Memory regions updated for context APU
17:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:42 INFO  : 'con' command is executed.
17:36:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:36:42 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:37:12 INFO  : Disconnected from the channel tcfchan#19.
17:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:37:15 INFO  : 'jtag frequency' command is executed.
17:37:15 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:15 INFO  : Context for 'APU' is selected.
17:37:15 INFO  : System reset is completed.
17:37:18 INFO  : 'after 3000' command is executed.
17:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:37:20 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:37:20 INFO  : Context for 'APU' is selected.
17:37:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:37:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:22 INFO  : Context for 'APU' is selected.
17:37:22 INFO  : 'ps7_init' command is executed.
17:37:22 INFO  : 'ps7_post_config' command is executed.
17:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:23 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:23 INFO  : Memory regions updated for context APU
17:37:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:23 INFO  : 'con' command is executed.
17:37:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:37:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:39:03 INFO  : Disconnected from the channel tcfchan#20.
17:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:04 INFO  : 'jtag frequency' command is executed.
17:39:04 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:04 INFO  : Context for 'APU' is selected.
17:39:04 INFO  : System reset is completed.
17:39:07 INFO  : 'after 3000' command is executed.
17:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:09 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:39:10 INFO  : Context for 'APU' is selected.
17:39:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:39:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:11 INFO  : Context for 'APU' is selected.
17:39:12 INFO  : 'ps7_init' command is executed.
17:39:12 INFO  : 'ps7_post_config' command is executed.
17:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:12 INFO  : Memory regions updated for context APU
17:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:12 INFO  : 'con' command is executed.
17:39:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:39:22 INFO  : Disconnected from the channel tcfchan#21.
17:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:24 INFO  : 'jtag frequency' command is executed.
17:39:24 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:24 INFO  : Context for 'APU' is selected.
17:39:24 INFO  : System reset is completed.
17:39:27 INFO  : 'after 3000' command is executed.
17:39:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:29 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:39:29 INFO  : Context for 'APU' is selected.
17:39:31 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:39:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:31 INFO  : Context for 'APU' is selected.
17:39:32 INFO  : 'ps7_init' command is executed.
17:39:32 INFO  : 'ps7_post_config' command is executed.
17:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:32 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:32 INFO  : Memory regions updated for context APU
17:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:32 INFO  : 'con' command is executed.
17:39:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:39:44 INFO  : Disconnected from the channel tcfchan#22.
17:39:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:46 INFO  : 'jtag frequency' command is executed.
17:39:46 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:46 INFO  : Context for 'APU' is selected.
17:39:46 INFO  : System reset is completed.
17:39:49 INFO  : 'after 3000' command is executed.
17:39:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:51 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:39:51 INFO  : Context for 'APU' is selected.
17:39:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:39:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:53 INFO  : Context for 'APU' is selected.
17:39:53 INFO  : 'ps7_init' command is executed.
17:39:53 INFO  : 'ps7_post_config' command is executed.
17:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:54 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:54 INFO  : Memory regions updated for context APU
17:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:54 INFO  : 'con' command is executed.
17:39:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:54 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:40:06 INFO  : Disconnected from the channel tcfchan#23.
17:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:07 INFO  : 'jtag frequency' command is executed.
17:40:07 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:07 INFO  : Context for 'APU' is selected.
17:40:07 INFO  : System reset is completed.
17:40:10 INFO  : 'after 3000' command is executed.
17:40:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:40:13 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:40:13 INFO  : Context for 'APU' is selected.
17:40:15 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:40:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:15 INFO  : Context for 'APU' is selected.
17:40:15 INFO  : 'ps7_init' command is executed.
17:40:15 INFO  : 'ps7_post_config' command is executed.
17:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:15 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:15 INFO  : Memory regions updated for context APU
17:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:15 INFO  : 'con' command is executed.
17:40:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:40:15 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:40:31 INFO  : Disconnected from the channel tcfchan#24.
17:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:32 INFO  : 'jtag frequency' command is executed.
17:40:32 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:32 INFO  : Context for 'APU' is selected.
17:40:32 INFO  : System reset is completed.
17:40:35 INFO  : 'after 3000' command is executed.
17:40:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:40:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:40:38 INFO  : Context for 'APU' is selected.
17:40:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:40:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:39 INFO  : Context for 'APU' is selected.
17:40:40 INFO  : 'ps7_init' command is executed.
17:40:40 INFO  : 'ps7_post_config' command is executed.
17:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:40 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:40 INFO  : Memory regions updated for context APU
17:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:40 INFO  : 'con' command is executed.
17:40:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:40:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:42:14 INFO  : Disconnected from the channel tcfchan#25.
17:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:15 INFO  : 'jtag frequency' command is executed.
17:42:15 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:15 INFO  : Context for 'APU' is selected.
17:42:15 INFO  : System reset is completed.
17:42:18 INFO  : 'after 3000' command is executed.
17:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:21 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:42:21 INFO  : Context for 'APU' is selected.
17:42:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:22 INFO  : Context for 'APU' is selected.
17:42:23 INFO  : 'ps7_init' command is executed.
17:42:23 INFO  : 'ps7_post_config' command is executed.
17:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:23 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:23 INFO  : Memory regions updated for context APU
17:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:23 INFO  : 'con' command is executed.
17:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:42:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:42:38 INFO  : Disconnected from the channel tcfchan#26.
17:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:39 INFO  : 'jtag frequency' command is executed.
17:42:39 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:39 INFO  : Context for 'APU' is selected.
17:42:39 INFO  : System reset is completed.
17:42:42 INFO  : 'after 3000' command is executed.
17:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:44 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:42:44 INFO  : Context for 'APU' is selected.
17:42:46 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:42:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:46 INFO  : Context for 'APU' is selected.
17:42:46 INFO  : 'ps7_init' command is executed.
17:42:46 INFO  : 'ps7_post_config' command is executed.
17:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:47 INFO  : Memory regions updated for context APU
17:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:47 INFO  : 'con' command is executed.
17:42:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:42:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:43:38 INFO  : Disconnected from the channel tcfchan#27.
17:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:43:39 INFO  : 'jtag frequency' command is executed.
17:43:39 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:39 INFO  : Context for 'APU' is selected.
17:43:39 INFO  : System reset is completed.
17:43:42 INFO  : 'after 3000' command is executed.
17:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:43:45 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:43:45 INFO  : Context for 'APU' is selected.
17:43:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:43:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:47 INFO  : Context for 'APU' is selected.
17:43:47 INFO  : 'ps7_init' command is executed.
17:43:47 INFO  : 'ps7_post_config' command is executed.
17:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:47 INFO  : Memory regions updated for context APU
17:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:47 INFO  : 'con' command is executed.
17:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:43:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:44:07 INFO  : Disconnected from the channel tcfchan#28.
17:44:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:08 INFO  : 'jtag frequency' command is executed.
17:44:08 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:08 INFO  : Context for 'APU' is selected.
17:44:08 INFO  : System reset is completed.
17:44:11 INFO  : 'after 3000' command is executed.
17:44:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:44:13 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:44:13 INFO  : Context for 'APU' is selected.
17:44:15 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:15 INFO  : Context for 'APU' is selected.
17:44:16 INFO  : 'ps7_init' command is executed.
17:44:16 INFO  : 'ps7_post_config' command is executed.
17:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:16 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:16 INFO  : Memory regions updated for context APU
17:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:16 INFO  : 'con' command is executed.
17:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:44:16 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:45:03 INFO  : Disconnected from the channel tcfchan#29.
17:45:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:45:04 INFO  : 'jtag frequency' command is executed.
17:45:04 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:04 INFO  : Context for 'APU' is selected.
17:45:05 INFO  : System reset is completed.
17:45:08 INFO  : 'after 3000' command is executed.
17:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:45:10 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:45:10 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:12 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : 'ps7_init' command is executed.
17:45:12 INFO  : 'ps7_post_config' command is executed.
17:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:12 INFO  : Memory regions updated for context APU
17:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:12 INFO  : 'con' command is executed.
17:45:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:45:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:45:36 INFO  : Disconnected from the channel tcfchan#30.
17:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:45:37 INFO  : 'jtag frequency' command is executed.
17:45:37 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:37 INFO  : Context for 'APU' is selected.
17:45:38 INFO  : System reset is completed.
17:45:41 INFO  : 'after 3000' command is executed.
17:45:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:45:43 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:45:43 INFO  : Context for 'APU' is selected.
17:45:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:45:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:45 INFO  : Context for 'APU' is selected.
17:45:45 INFO  : 'ps7_init' command is executed.
17:45:45 INFO  : 'ps7_post_config' command is executed.
17:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:45 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:45 INFO  : Memory regions updated for context APU
17:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:45 INFO  : 'con' command is executed.
17:45:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:45:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:46:00 INFO  : Disconnected from the channel tcfchan#31.
17:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:01 INFO  : 'fpga -state' command is executed.
17:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:01 INFO  : 'jtag frequency' command is executed.
17:46:01 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:01 INFO  : Context for 'APU' is selected.
17:46:03 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:46:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:03 INFO  : Context for 'APU' is selected.
17:46:03 INFO  : 'stop' command is executed.
17:46:03 INFO  : 'ps7_init' command is executed.
17:46:03 INFO  : 'ps7_post_config' command is executed.
17:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:04 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:04 INFO  : Memory regions updated for context APU
17:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:04 INFO  : 'con' command is executed.
17:46:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:46:04 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:46:49 INFO  : Disconnected from the channel tcfchan#32.
17:46:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:50 INFO  : 'fpga -state' command is executed.
17:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:50 INFO  : 'jtag frequency' command is executed.
17:46:50 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:50 INFO  : Context for 'APU' is selected.
17:46:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:46:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:52 INFO  : Context for 'APU' is selected.
17:46:52 INFO  : 'stop' command is executed.
17:46:52 INFO  : 'ps7_init' command is executed.
17:46:52 INFO  : 'ps7_post_config' command is executed.
17:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:52 INFO  : Memory regions updated for context APU
17:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:52 INFO  : 'con' command is executed.
17:46:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:46:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:48:05 INFO  : Disconnected from the channel tcfchan#33.
17:48:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:06 INFO  : 'fpga -state' command is executed.
17:48:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:07 INFO  : 'jtag frequency' command is executed.
17:48:07 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:07 INFO  : Context for 'APU' is selected.
17:48:08 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:48:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:08 INFO  : Context for 'APU' is selected.
17:48:08 INFO  : 'stop' command is executed.
17:48:09 INFO  : 'ps7_init' command is executed.
17:48:09 INFO  : 'ps7_post_config' command is executed.
17:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:09 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:09 INFO  : Memory regions updated for context APU
17:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:09 INFO  : 'con' command is executed.
17:48:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:09 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:48:21 INFO  : Disconnected from the channel tcfchan#34.
17:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:24 INFO  : 'fpga -state' command is executed.
17:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:24 INFO  : 'jtag frequency' command is executed.
17:48:24 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:24 INFO  : Context for 'APU' is selected.
17:48:26 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:26 INFO  : Context for 'APU' is selected.
17:48:26 INFO  : 'stop' command is executed.
17:48:27 INFO  : 'ps7_init' command is executed.
17:48:27 INFO  : 'ps7_post_config' command is executed.
17:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:27 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:27 INFO  : Memory regions updated for context APU
17:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:27 INFO  : 'con' command is executed.
17:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:48:42 INFO  : Disconnected from the channel tcfchan#35.
17:48:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:43 INFO  : 'fpga -state' command is executed.
17:48:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:43 INFO  : 'jtag frequency' command is executed.
17:48:43 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:43 INFO  : Context for 'APU' is selected.
17:48:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:48:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:45 INFO  : Context for 'APU' is selected.
17:48:45 INFO  : 'stop' command is executed.
17:48:45 INFO  : 'ps7_init' command is executed.
17:48:45 INFO  : 'ps7_post_config' command is executed.
17:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:46 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:46 INFO  : Memory regions updated for context APU
17:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:46 INFO  : 'con' command is executed.
17:48:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:46 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:48:54 INFO  : Disconnected from the channel tcfchan#36.
17:48:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:56 INFO  : 'fpga -state' command is executed.
17:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:56 INFO  : 'jtag frequency' command is executed.
17:48:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:56 INFO  : Context for 'APU' is selected.
17:48:58 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:58 INFO  : Context for 'APU' is selected.
17:48:58 INFO  : 'stop' command is executed.
17:48:58 INFO  : 'ps7_init' command is executed.
17:48:58 INFO  : 'ps7_post_config' command is executed.
17:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:58 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:58 INFO  : Memory regions updated for context APU
17:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:58 INFO  : 'con' command is executed.
17:48:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:49:09 INFO  : Disconnected from the channel tcfchan#37.
17:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:49:10 INFO  : 'fpga -state' command is executed.
17:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:49:10 INFO  : 'jtag frequency' command is executed.
17:49:10 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:10 INFO  : Context for 'APU' is selected.
17:49:12 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:12 INFO  : Context for 'APU' is selected.
17:49:12 INFO  : 'stop' command is executed.
17:49:12 INFO  : 'ps7_init' command is executed.
17:49:12 INFO  : 'ps7_post_config' command is executed.
17:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:12 INFO  : Memory regions updated for context APU
17:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:12 INFO  : 'con' command is executed.
17:49:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:49:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:49:43 INFO  : Disconnected from the channel tcfchan#38.
17:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:49:45 INFO  : 'fpga -state' command is executed.
17:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:49:45 INFO  : 'jtag frequency' command is executed.
17:49:45 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:45 INFO  : Context for 'APU' is selected.
17:49:46 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:49:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:46 INFO  : Context for 'APU' is selected.
17:49:46 INFO  : 'stop' command is executed.
17:49:47 INFO  : 'ps7_init' command is executed.
17:49:47 INFO  : 'ps7_post_config' command is executed.
17:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:47 INFO  : Memory regions updated for context APU
17:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:47 INFO  : 'con' command is executed.
17:49:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:49:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:50:11 INFO  : Disconnected from the channel tcfchan#39.
17:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:50:12 INFO  : 'fpga -state' command is executed.
17:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:50:13 INFO  : 'jtag frequency' command is executed.
17:50:13 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:13 INFO  : Context for 'APU' is selected.
17:50:14 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:50:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:14 INFO  : Context for 'APU' is selected.
17:50:14 INFO  : 'stop' command is executed.
17:50:14 INFO  : 'ps7_init' command is executed.
17:50:14 INFO  : 'ps7_post_config' command is executed.
17:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:15 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:15 INFO  : Memory regions updated for context APU
17:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:15 INFO  : 'con' command is executed.
17:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:50:15 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:50:50 INFO  : Disconnected from the channel tcfchan#40.
17:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:50:51 INFO  : 'fpga -state' command is executed.
17:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:50:51 INFO  : 'jtag frequency' command is executed.
17:50:51 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:51 INFO  : Context for 'APU' is selected.
17:50:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:50:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:53 INFO  : Context for 'APU' is selected.
17:50:53 INFO  : 'stop' command is executed.
17:50:53 INFO  : 'ps7_init' command is executed.
17:50:53 INFO  : 'ps7_post_config' command is executed.
17:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:53 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:53 INFO  : Memory regions updated for context APU
17:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:53 INFO  : 'con' command is executed.
17:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:50:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:51:08 INFO  : Disconnected from the channel tcfchan#41.
17:51:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:51:09 INFO  : 'fpga -state' command is executed.
17:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:51:10 INFO  : 'jtag frequency' command is executed.
17:51:10 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:10 INFO  : Context for 'APU' is selected.
17:51:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:51:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:11 INFO  : Context for 'APU' is selected.
17:51:11 INFO  : 'stop' command is executed.
17:51:12 INFO  : 'ps7_init' command is executed.
17:51:12 INFO  : 'ps7_post_config' command is executed.
17:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:12 INFO  : Memory regions updated for context APU
17:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:12 INFO  : 'con' command is executed.
17:51:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:51:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:52:07 INFO  : Disconnected from the channel tcfchan#42.
17:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:52:08 INFO  : 'fpga -state' command is executed.
17:52:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:52:08 INFO  : 'jtag frequency' command is executed.
17:52:08 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:08 INFO  : Context for 'APU' is selected.
17:52:10 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:52:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:10 INFO  : Context for 'APU' is selected.
17:52:10 INFO  : 'stop' command is executed.
17:52:10 INFO  : 'ps7_init' command is executed.
17:52:10 INFO  : 'ps7_post_config' command is executed.
17:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:10 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:10 INFO  : Memory regions updated for context APU
17:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:10 INFO  : 'con' command is executed.
17:52:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:52:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:56:49 INFO  : Disconnected from the channel tcfchan#43.
17:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:50 INFO  : 'fpga -state' command is executed.
17:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:51 INFO  : 'jtag frequency' command is executed.
17:56:51 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:51 INFO  : Context for 'APU' is selected.
17:56:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:56:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:52 INFO  : Context for 'APU' is selected.
17:56:52 INFO  : 'stop' command is executed.
17:56:53 INFO  : 'ps7_init' command is executed.
17:56:53 INFO  : 'ps7_post_config' command is executed.
17:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:53 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:53 INFO  : Memory regions updated for context APU
17:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:53 INFO  : 'con' command is executed.
17:56:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:57:19 INFO  : Disconnected from the channel tcfchan#44.
17:57:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:20 INFO  : 'fpga -state' command is executed.
17:57:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:20 INFO  : 'jtag frequency' command is executed.
17:57:20 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:20 INFO  : Context for 'APU' is selected.
17:57:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:57:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:22 INFO  : Context for 'APU' is selected.
17:57:22 INFO  : 'stop' command is executed.
17:57:22 INFO  : 'ps7_init' command is executed.
17:57:22 INFO  : 'ps7_post_config' command is executed.
17:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:23 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:23 INFO  : Memory regions updated for context APU
17:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:23 INFO  : 'con' command is executed.
17:57:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:57:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:57:54 INFO  : Disconnected from the channel tcfchan#45.
17:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:56 INFO  : 'fpga -state' command is executed.
17:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:56 INFO  : 'jtag frequency' command is executed.
17:57:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:56 INFO  : Context for 'APU' is selected.
17:57:57 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:57 INFO  : Context for 'APU' is selected.
17:57:57 INFO  : 'stop' command is executed.
17:57:58 INFO  : 'ps7_init' command is executed.
17:57:58 INFO  : 'ps7_post_config' command is executed.
17:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:58 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:58 INFO  : Memory regions updated for context APU
17:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:58 INFO  : 'con' command is executed.
17:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:57:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
21:26:21 INFO  : Disconnected from the channel tcfchan#46.
21:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:22 INFO  : 'fpga -state' command is executed.
21:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:22 INFO  : 'jtag frequency' command is executed.
21:26:22 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:22 INFO  : Context for 'APU' is selected.
21:26:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
21:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:24 INFO  : Context for 'APU' is selected.
21:26:24 INFO  : 'stop' command is executed.
21:26:24 INFO  : 'ps7_init' command is executed.
21:26:24 INFO  : 'ps7_post_config' command is executed.
21:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:24 INFO  : Memory regions updated for context APU
21:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:25 INFO  : 'con' command is executed.
21:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:38:58 INFO  : Example project lidar_arm_control_CPP_bsp_xuartlite_polled_example_1 has been created successfully.
09:38:58 INFO  : Example project lidar_arm_control_CPP_bsp_xuartlite_low_level_example_1 has been created successfully.
09:40:03 INFO  : Disconnected from the channel tcfchan#47.
09:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:43:43 INFO  : 'fpga -state' command is executed.
09:43:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:43:45 INFO  : 'jtag frequency' command is executed.
09:43:45 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:43:45 INFO  : Context for 'APU' is selected.
09:43:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:43:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:47 INFO  : Context for 'APU' is selected.
09:43:47 INFO  : 'stop' command is executed.
09:43:47 INFO  : 'ps7_init' command is executed.
09:43:47 INFO  : 'ps7_post_config' command is executed.
09:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:48 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:48 INFO  : Memory regions updated for context APU
09:43:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:48 INFO  : 'con' command is executed.
09:43:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:43:48 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:44:08 INFO  : Disconnected from the channel tcfchan#48.
09:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:09 INFO  : 'jtag frequency' command is executed.
09:44:09 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:44:09 INFO  : Context for 'APU' is selected.
09:44:09 INFO  : System reset is completed.
09:44:12 INFO  : 'after 3000' command is executed.
09:44:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:44:15 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:44:15 INFO  : Context for 'APU' is selected.
09:44:16 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:16 INFO  : Context for 'APU' is selected.
09:44:17 INFO  : 'ps7_init' command is executed.
09:44:17 INFO  : 'ps7_post_config' command is executed.
09:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:17 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:17 INFO  : Memory regions updated for context APU
09:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:17 INFO  : 'con' command is executed.
09:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:44:17 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:44:43 INFO  : Disconnected from the channel tcfchan#49.
09:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:44 INFO  : 'jtag frequency' command is executed.
09:44:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:44:44 INFO  : Context for 'APU' is selected.
09:44:44 INFO  : System reset is completed.
09:44:47 INFO  : 'after 3000' command is executed.
09:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:44:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:44:50 INFO  : Context for 'APU' is selected.
09:44:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:52 INFO  : Context for 'APU' is selected.
09:44:52 INFO  : 'ps7_init' command is executed.
09:44:52 INFO  : 'ps7_post_config' command is executed.
09:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:52 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:52 INFO  : Memory regions updated for context APU
09:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:53 INFO  : 'con' command is executed.
09:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:44:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:45:30 INFO  : Disconnected from the channel tcfchan#50.
09:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:45:31 INFO  : 'jtag frequency' command is executed.
09:45:31 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:45:31 INFO  : Context for 'APU' is selected.
09:45:31 INFO  : System reset is completed.
09:45:34 INFO  : 'after 3000' command is executed.
09:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:45:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:45:37 INFO  : Context for 'APU' is selected.
09:45:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:45:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:39 INFO  : Context for 'APU' is selected.
09:45:39 INFO  : 'ps7_init' command is executed.
09:45:39 INFO  : 'ps7_post_config' command is executed.
09:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:39 INFO  : Memory regions updated for context APU
09:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:39 INFO  : 'con' command is executed.
09:45:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:45:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:46:05 INFO  : Disconnected from the channel tcfchan#51.
09:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:46:06 INFO  : 'jtag frequency' command is executed.
09:46:06 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:46:06 INFO  : Context for 'APU' is selected.
09:46:07 INFO  : System reset is completed.
09:46:10 INFO  : 'after 3000' command is executed.
09:46:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:46:12 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:46:12 INFO  : Context for 'APU' is selected.
09:46:14 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:14 INFO  : Context for 'APU' is selected.
09:46:14 INFO  : 'ps7_init' command is executed.
09:46:14 INFO  : 'ps7_post_config' command is executed.
09:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:14 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:14 INFO  : Memory regions updated for context APU
09:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:14 INFO  : 'con' command is executed.
09:46:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:46:14 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:46:40 INFO  : Disconnected from the channel tcfchan#52.
09:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:46:41 INFO  : 'jtag frequency' command is executed.
09:46:41 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:46:41 INFO  : Context for 'APU' is selected.
09:46:41 INFO  : System reset is completed.
09:46:44 INFO  : 'after 3000' command is executed.
09:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:46:46 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:46:47 INFO  : Context for 'APU' is selected.
09:46:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:46:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:48 INFO  : Context for 'APU' is selected.
09:46:48 INFO  : 'ps7_init' command is executed.
09:46:49 INFO  : 'ps7_post_config' command is executed.
09:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:49 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:49 INFO  : Memory regions updated for context APU
09:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:49 INFO  : 'con' command is executed.
09:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:46:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:48:11 INFO  : Disconnected from the channel tcfchan#53.
09:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:48:12 INFO  : 'jtag frequency' command is executed.
09:48:12 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:48:12 INFO  : Context for 'APU' is selected.
09:48:12 INFO  : System reset is completed.
09:48:15 INFO  : 'after 3000' command is executed.
09:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:48:18 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:48:18 INFO  : Context for 'APU' is selected.
09:48:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:48:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:19 INFO  : Context for 'APU' is selected.
09:48:20 INFO  : 'ps7_init' command is executed.
09:48:20 INFO  : 'ps7_post_config' command is executed.
09:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:20 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:20 INFO  : Memory regions updated for context APU
09:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:20 INFO  : 'con' command is executed.
09:48:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:48:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:48:43 INFO  : Disconnected from the channel tcfchan#54.
09:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:48:44 INFO  : 'jtag frequency' command is executed.
09:48:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:48:44 INFO  : Context for 'APU' is selected.
09:48:44 INFO  : System reset is completed.
09:48:47 INFO  : 'after 3000' command is executed.
09:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:48:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:48:50 INFO  : Context for 'APU' is selected.
09:48:51 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:48:51 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:51 INFO  : Context for 'APU' is selected.
09:48:52 INFO  : 'ps7_init' command is executed.
09:48:52 INFO  : 'ps7_post_config' command is executed.
09:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:52 INFO  : Memory regions updated for context APU
09:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:52 INFO  : 'con' command is executed.
09:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:48:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:50:55 INFO  : Disconnected from the channel tcfchan#55.
09:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:50:56 INFO  : 'jtag frequency' command is executed.
09:50:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:56 INFO  : Context for 'APU' is selected.
09:50:56 INFO  : System reset is completed.
09:50:59 INFO  : 'after 3000' command is executed.
09:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:51:02 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:51:02 INFO  : Context for 'APU' is selected.
09:51:03 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:03 INFO  : Context for 'APU' is selected.
09:51:04 INFO  : 'ps7_init' command is executed.
09:51:04 INFO  : 'ps7_post_config' command is executed.
09:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:04 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:04 INFO  : Memory regions updated for context APU
09:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:04 INFO  : 'con' command is executed.
09:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:51:04 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:55:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612518931000,  Project:1612457382000
09:55:53 INFO  : Project lidar_arm_control_wrapper_hw_platform_0's source hardware specification located at /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:55:57 INFO  : Copied contents of /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf into /lidar_arm_control_wrapper_hw_platform_0/system.hdf.
09:56:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:56:02 INFO  : 
09:56:03 INFO  : Updating hardware inferred compiler options for lidar_arm_control.
09:56:04 INFO  : Updating hardware inferred compiler options for lidar_arm_control_bsp_xuartlite_low_level_example_1.
09:56:04 INFO  : Clearing existing target manager status.
09:56:04 INFO  : Closing and re-opening the MSS file of ther project lidar_arm_control_bsp
09:56:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:56:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:56:37 INFO  : Disconnected from the channel tcfchan#56.
09:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:56:39 INFO  : 'jtag frequency' command is executed.
09:56:39 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:56:39 INFO  : Context for 'APU' is selected.
09:56:40 INFO  : System reset is completed.
09:56:43 INFO  : 'after 3000' command is executed.
09:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:56:45 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:56:45 INFO  : Context for 'APU' is selected.
09:56:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:45 INFO  : Context for 'APU' is selected.
09:56:45 INFO  : 'ps7_init' command is executed.
09:56:45 INFO  : 'ps7_post_config' command is executed.
09:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:46 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:46 INFO  : Memory regions updated for context APU
09:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:46 INFO  : 'con' command is executed.
09:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:56:46 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:34:07 INFO  : Registering command handlers for SDK TCF services
17:34:09 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/temp_xsdb_launch_script.tcl
17:34:12 INFO  : XSCT server has started successfully.
17:34:12 INFO  : Successfully done setting XSCT server connection channel  
17:34:12 INFO  : Successfully done setting SDK workspace  
17:34:12 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf.
17:34:12 INFO  : Checking for hwspec changes in the project lidar_arm_control_wrapper_hw_platform_0.
17:58:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:58:12 INFO  : 'jtag frequency' command is executed.
17:58:12 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:12 INFO  : Context for 'APU' is selected.
17:58:12 INFO  : System reset is completed.
17:58:15 INFO  : 'after 3000' command is executed.
17:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:58:18 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:58:18 INFO  : Context for 'APU' is selected.
17:58:18 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:58:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:18 INFO  : Context for 'APU' is selected.
17:58:18 INFO  : 'ps7_init' command is executed.
17:58:18 INFO  : 'ps7_post_config' command is executed.
17:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:18 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:18 INFO  : Memory regions updated for context APU
17:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:18 INFO  : 'con' command is executed.
17:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:58:18 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
18:01:39 INFO  : Disconnected from the channel tcfchan#1.
18:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:40 INFO  : 'jtag frequency' command is executed.
18:01:40 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:40 INFO  : Context for 'APU' is selected.
18:01:40 INFO  : System reset is completed.
18:01:43 INFO  : 'after 3000' command is executed.
18:01:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:01:46 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:01:46 INFO  : Context for 'APU' is selected.
18:01:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:01:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:47 INFO  : Context for 'APU' is selected.
18:01:48 INFO  : 'ps7_init' command is executed.
18:01:48 INFO  : 'ps7_post_config' command is executed.
18:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:48 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:48 INFO  : Memory regions updated for context APU
18:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:48 INFO  : 'con' command is executed.
18:01:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:01:48 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
18:03:05 INFO  : Disconnected from the channel tcfchan#2.
18:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:03:06 INFO  : 'jtag frequency' command is executed.
18:03:06 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:06 INFO  : Context for 'APU' is selected.
18:03:07 INFO  : System reset is completed.
18:03:10 INFO  : 'after 3000' command is executed.
18:03:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:03:12 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:03:12 INFO  : Context for 'APU' is selected.
18:03:13 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:03:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:13 INFO  : Context for 'APU' is selected.
18:03:14 INFO  : 'ps7_init' command is executed.
18:03:14 INFO  : 'ps7_post_config' command is executed.
18:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:14 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:14 INFO  : Memory regions updated for context APU
18:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:14 INFO  : 'con' command is executed.
18:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:03:14 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
18:09:43 INFO  : Disconnected from the channel tcfchan#3.
18:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:44 INFO  : 'jtag frequency' command is executed.
18:09:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:44 INFO  : Context for 'APU' is selected.
18:09:44 INFO  : System reset is completed.
18:09:47 INFO  : 'after 3000' command is executed.
18:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:09:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:09:50 INFO  : Context for 'APU' is selected.
18:09:51 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:09:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:51 INFO  : Context for 'APU' is selected.
18:09:51 INFO  : 'ps7_init' command is executed.
18:09:51 INFO  : 'ps7_post_config' command is executed.
18:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:52 INFO  : Memory regions updated for context APU
18:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:52 INFO  : 'con' command is executed.
18:09:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:09:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
18:12:23 INFO  : Disconnected from the channel tcfchan#4.
18:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:38 INFO  : 'jtag frequency' command is executed.
18:12:38 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:38 INFO  : Context for 'APU' is selected.
18:12:38 INFO  : System reset is completed.
18:12:41 INFO  : 'after 3000' command is executed.
18:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:12:43 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:12:43 INFO  : Context for 'APU' is selected.
18:12:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:45 INFO  : Context for 'APU' is selected.
18:12:45 INFO  : 'ps7_init' command is executed.
18:12:45 INFO  : 'ps7_post_config' command is executed.
18:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:45 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:45 INFO  : Memory regions updated for context APU
18:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:45 INFO  : 'con' command is executed.
18:12:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:12:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
