{
    "code": "module TopModule (\n    input  wire [7:0] in,   // 8-bit input vector\n    output wire       parity // 1-bit even parity output\n);\n    assign parity = ^in; // XOR reduction operator for even parity\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}