// Seed: 3019469059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wor id_6;
  inout uwire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wor id_1;
  assign id_4 = id_5, id_1 = id_6, id_6 = -1;
  assign (highz1, supply0) id_5 = 1;
  assign id_1 = 1;
  assign id_6 = id_3 ? -1'd0 : 1;
  logic id_10;
endmodule
module module_1 #(
    parameter id_12 = 32'd68,
    parameter id_3  = 32'd28,
    parameter id_5  = 32'd89
) (
    input wire id_0,
    output wor id_1,
    input wor id_2,
    input supply0 _id_3,
    output logic id_4,
    input tri1 _id_5,
    output tri1 id_6
);
  wire id_8;
  logic [-1 : id_5] id_9;
  assign id_6 = 1;
  wire id_10;
  logic [7:0][-1 'b0 : 1] id_11;
  logic [1 : id_3] _id_12 = -1;
  wire id_13;
  initial id_4 = id_11 == id_0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_10,
      id_10,
      id_10
  );
  assign id_11[id_12] = id_11;
endmodule
