Warning (10268): Verilog HDL information at register_bank.v(22): always construct contains both blocking and non-blocking assignments File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v Line: 22
