\section{Translation from BIP to Sequential Circuit}
\label{sect-translation}



\begin{lstlisting}
decl-list

wiredef-list

do_together {
  init-list
}

while(true) {
  do_together {
    next-list
  }
}
\end{lstlisting}

\begin{lstlisting}
( $\pi\big(\gamma(\{B_i\}_{i \in I})\big)$, K), where \gamma = \{a_j\}_{j \in J}

/***************** declarations ******************/
// interaction wires
decl-list += wire bool ie[|J|]; // interaction enablement 
decl-list += wire bool ip[|J|]; // interaction priority
decl-list += wire bool is[|J|]; // interaction selected

decl-list += wire int selector; // non-deterministic priority selector

foreach $i \in [1..|I|]$

  foreach $j \in [1..|B_i.P|]$ // where $B_i.P = \{p_1, \ldots, p_{|B_i.P|}\}$ 
    decl-list += wire bool $B_i.p_j.e$; // port enablement
    decl-list += wire bool $B_i.p_j.s$; // port selected
  end 
  
  decl-list += int $B_i.\ell$;
  
  foreach $j \in [1..|B_i.X|]$// where $B_i.X = \{x_1, \ldots, p_{|B_i.P|}\}$  
    decl-list += int $B_i.x_j$; // variable registers
  end
   
end
    
   



\end{lstlisting}


\begin{lstlisting}
  BIP2$\this$ ( $\pi\big(\gamma(\{B_1, \ldots, B_n\})\big)$, K)
  Let bW, bR, bPI be the set of Boolean wire, register and primary input variables, respectively.
  Let W, R, PI be the set of integer wire, register and primary input variables, respectively.
  Let wiredef, init, next be empty lists of statements. 

  foreach component $B \in \{B_1, \ldots, B_n\}$
    R += $B_i\_{\ell}$ // location register variable
    foreach variable $x$ in $B_i.X$
      R +=  $B_i$_x
    foreach port $p$ in $B_i.P$ 
      bW += $\{ B_i\_p\_\mathit{enable}, B_i\_p\_\mathit{selected}\}$

  foreach interaction  $a_i \in \gamma$
    $a\_enable[i] = G_{a_i} \wedge \bigwedge_{p\in P_{a_i}\wedge p=B_i.p } B_i.p\_selected  $ 
    $a\_execute[i] = $
    $a\_piority[i] = $

      

\end{lstlisting}
This section presents how we translate a BIP system $(B,\mathit{Init}, v)$ to its corresponding sequential circuit  $\big( (V, E),G, O\big)$. 


