Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 27 12:02:26 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CMP_wrapper_timing_summary_routed.rpt -pb CMP_wrapper_timing_summary_routed.pb -rpx CMP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CMP_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.510        0.000                      0                   16        0.248        0.000                      0                   16        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        15.510        0.000                      0                   16        0.248        0.000                      0                   16        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.510ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 2.867ns (38.320%)  route 4.615ns (61.680%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 27.926 - 23.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.379    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y30         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.326     7.161    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10/O
                         net (fo=2, routed)           0.812     8.097    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.221    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.734 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.734    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.963 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/CO[2]
                         net (fo=2, routed)           0.962     9.925    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_1
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.332    10.257 f  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_12/O
                         net (fo=3, routed)           0.968    11.225    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_12_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I2_O)        0.328    11.553 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.547    12.100    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_4_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.626 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.626    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.861 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0/O[0]
                         net (fo=4, routed)           0.000    12.861    CMP_i/PIPO_2/inst/i_SW[15]
    SLICE_X41Y29         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.568    27.926    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y29         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[15]/C
                         clock pessimism              0.429    28.355    
                         clock uncertainty           -0.035    28.320    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.051    28.371    CMP_i/PIPO_2/inst/o_Out_reg[15]
  -------------------------------------------------------------------
                         required time                         28.371    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                 15.510    

Slack (MET) :             15.637ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 2.739ns (37.247%)  route 4.615ns (62.753%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 27.925 - 23.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.379    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y30         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.326     7.161    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10/O
                         net (fo=2, routed)           0.812     8.097    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.221    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.734 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.734    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.963 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/CO[2]
                         net (fo=2, routed)           0.962     9.925    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_1
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.332    10.257 f  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_12/O
                         net (fo=3, routed)           0.968    11.225    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_12_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I2_O)        0.328    11.553 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.547    12.100    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_4_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.633    12.733 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/O[3]
                         net (fo=4, routed)           0.000    12.733    CMP_i/PIPO_2/inst/i_SW[14]
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.567    27.925    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[14]/C
                         clock pessimism              0.429    28.354    
                         clock uncertainty           -0.035    28.319    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)        0.051    28.370    CMP_i/PIPO_2/inst/o_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         28.370    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                 15.637    

Slack (MET) :             15.697ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 2.679ns (36.731%)  route 4.615ns (63.269%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 27.925 - 23.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.379    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y30         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.326     7.161    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10/O
                         net (fo=2, routed)           0.812     8.097    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.221    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.734 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.734    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.963 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/CO[2]
                         net (fo=2, routed)           0.962     9.925    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_1
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.332    10.257 f  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_12/O
                         net (fo=3, routed)           0.968    11.225    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_12_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I2_O)        0.328    11.553 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.547    12.100    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_4_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.573    12.673 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/O[2]
                         net (fo=4, routed)           0.000    12.673    CMP_i/PIPO_2/inst/i_SW[13]
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.567    27.925    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[13]/C
                         clock pessimism              0.429    28.354    
                         clock uncertainty           -0.035    28.319    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)        0.051    28.370    CMP_i/PIPO_2/inst/o_Out_reg[13]
  -------------------------------------------------------------------
                         required time                         28.370    
                         arrival time                         -12.673    
  -------------------------------------------------------------------
                         slack                                 15.697    

Slack (MET) :             15.850ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.526ns (35.375%)  route 4.615ns (64.625%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 27.925 - 23.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.379    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y30         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.326     7.161    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10/O
                         net (fo=2, routed)           0.812     8.097    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.221    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.734 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.734    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.963 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/CO[2]
                         net (fo=2, routed)           0.962     9.925    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_1
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.332    10.257 f  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_12/O
                         net (fo=3, routed)           0.968    11.225    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_12_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I2_O)        0.328    11.553 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.547    12.100    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_4_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.420    12.520 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/O[1]
                         net (fo=4, routed)           0.000    12.520    CMP_i/PIPO_2/inst/i_SW[12]
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.567    27.925    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[12]/C
                         clock pessimism              0.429    28.354    
                         clock uncertainty           -0.035    28.319    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)        0.051    28.370    CMP_i/PIPO_2/inst/o_Out_reg[12]
  -------------------------------------------------------------------
                         required time                         28.370    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                 15.850    

Slack (MET) :             16.159ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 2.597ns (38.013%)  route 4.235ns (61.987%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 27.925 - 23.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.379    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y30         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.326     7.161    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10/O
                         net (fo=2, routed)           0.812     8.097    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.221    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.734 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.734    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.953 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/O[0]
                         net (fo=2, routed)           0.868     9.821    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_7
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.295    10.116 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_11/O
                         net (fo=4, routed)           0.616    10.732    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_11_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.856 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.613    11.469    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_3_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.976 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.976    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.211 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/O[0]
                         net (fo=4, routed)           0.000    12.211    CMP_i/PIPO_2/inst/i_SW[11]
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.567    27.925    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[11]/C
                         clock pessimism              0.429    28.354    
                         clock uncertainty           -0.035    28.319    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)        0.051    28.370    CMP_i/PIPO_2/inst/o_Out_reg[11]
  -------------------------------------------------------------------
                         required time                         28.370    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                 16.159    

Slack (MET) :             16.285ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 2.469ns (36.829%)  route 4.235ns (63.171%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 27.923 - 23.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.379    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y30         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.326     7.161    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10/O
                         net (fo=2, routed)           0.812     8.097    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.221    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.734 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.734    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.953 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/O[0]
                         net (fo=2, routed)           0.868     9.821    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_7
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.295    10.116 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_11/O
                         net (fo=4, routed)           0.616    10.732    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_11_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.856 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.613    11.469    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_3_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614    12.083 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/O[3]
                         net (fo=4, routed)           0.000    12.083    CMP_i/PIPO_2/inst/i_SW[10]
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.565    27.923    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[10]/C
                         clock pessimism              0.429    28.352    
                         clock uncertainty           -0.035    28.317    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.051    28.368    CMP_i/PIPO_2/inst/o_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         28.368    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                 16.285    

Slack (MET) :             16.345ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 2.409ns (36.259%)  route 4.235ns (63.741%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 27.923 - 23.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.379    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y30         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.326     7.161    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10/O
                         net (fo=2, routed)           0.812     8.097    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.221    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.734 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.734    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.953 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20/O[0]
                         net (fo=2, routed)           0.868     9.821    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_20_n_7
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.295    10.116 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_11/O
                         net (fo=4, routed)           0.616    10.732    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_11_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.856 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.613    11.469    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_3_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    12.023 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/O[2]
                         net (fo=4, routed)           0.000    12.023    CMP_i/PIPO_2/inst/i_SW[9]
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.565    27.923    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[9]/C
                         clock pessimism              0.429    28.352    
                         clock uncertainty           -0.035    28.317    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.051    28.368    CMP_i/PIPO_2/inst/o_Out_reg[9]
  -------------------------------------------------------------------
                         required time                         28.368    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                 16.345    

Slack (MET) :             17.254ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 2.096ns (36.548%)  route 3.639ns (63.452%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 27.923 - 23.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.379    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y30         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.326     7.161    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10/O
                         net (fo=2, routed)           0.812     8.097    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.221    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.765 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/O[2]
                         net (fo=6, routed)           0.799     9.564    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_5
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.295     9.859 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_14/O
                         net (fo=2, routed)           0.702    10.561    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_14_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.326    10.887 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    10.887    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_7_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.114 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/O[1]
                         net (fo=4, routed)           0.000    11.114    CMP_i/PIPO_2/inst/i_SW[8]
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.565    27.923    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[8]/C
                         clock pessimism              0.429    28.352    
                         clock uncertainty           -0.035    28.317    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.051    28.368    CMP_i/PIPO_2/inst/o_Out_reg[8]
  -------------------------------------------------------------------
                         required time                         28.368    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                 17.254    

Slack (MET) :             17.648ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 2.185ns (40.910%)  route 3.156ns (59.090%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 27.923 - 23.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.379    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X40Y30         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  CMP_i/PIPO_1/inst/o_Out_reg[2]/Q
                         net (fo=17, routed)          1.326     7.161    CMP_i/Multiplier_0/inst/i_A[2]
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10/O
                         net (fo=2, routed)           0.812     8.097    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_10_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.221    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.765 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/O[2]
                         net (fo=6, routed)           1.018     9.783    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_5
    SLICE_X41Y26         LUT4 (Prop_lut4_I1_O)        0.301    10.084 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    10.084    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_3_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.485 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.485    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.720 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/O[0]
                         net (fo=4, routed)           0.000    10.720    CMP_i/PIPO_2/inst/i_SW[7]
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.565    27.923    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[7]/C
                         clock pessimism              0.429    28.352    
                         clock uncertainty           -0.035    28.317    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.051    28.368    CMP_i/PIPO_2/inst/o_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         28.368    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                 17.648    

Slack (MET) :             18.016ns  (required time - arrival time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 2.130ns (42.839%)  route 2.842ns (57.161%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.379    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X43Y30         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  CMP_i/PIPO_1/inst/o_Out_reg[3]/Q
                         net (fo=18, routed)          1.624     7.459    CMP_i/Multiplier_0/inst/i_A[3]
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.583 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.472     8.056    CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.452 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.452    CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.671 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.746     9.416    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_2_n_7
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.295     9.711 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.711    CMP_i/Multiplier_0/inst/o_Result[4]_INST_0_i_5_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.351 r  CMP_i/Multiplier_0/inst/o_Result[4]_INST_0/O[3]
                         net (fo=4, routed)           0.000    10.351    CMP_i/PIPO_2/inst/i_SW[6]
    SLICE_X41Y26         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564    27.922    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y26         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[6]/C
                         clock pessimism              0.429    28.351    
                         clock uncertainty           -0.035    28.316    
    SLICE_X41Y26         FDRE (Setup_fdre_C_D)        0.051    28.367    CMP_i/PIPO_2/inst/o_Out_reg[6]
  -------------------------------------------------------------------
                         required time                         28.367    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                 18.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_0/inst/o_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.256ns (65.538%)  route 0.135ns (34.462%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.460    CMP_i/PIPO_0/inst/i_CLK
    SLICE_X39Y28         FDRE                                         r  CMP_i/PIPO_0/inst/o_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  CMP_i/PIPO_0/inst/o_Out_reg[0]/Q
                         net (fo=16, routed)          0.135     1.736    CMP_i/Multiplier_0/inst/i_B[0]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.781 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.781    CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_7_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.851 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0/O[0]
                         net (fo=4, routed)           0.000     1.851    CMP_i/PIPO_2/inst/i_SW[0]
    SLICE_X38Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.849     1.974    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X38Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[0]/C
                         clock pessimism             -0.501     1.473    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.130     1.603    CMP_i/PIPO_2/inst/o_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_0/inst/o_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.252ns (64.514%)  route 0.139ns (35.486%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.460    CMP_i/PIPO_0/inst/i_CLK
    SLICE_X39Y28         FDRE                                         r  CMP_i/PIPO_0/inst/o_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  CMP_i/PIPO_0/inst/o_Out_reg[0]/Q
                         net (fo=16, routed)          0.139     1.740    CMP_i/Multiplier_0/inst/i_B[0]
    SLICE_X38Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.785 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.785    CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_6_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.851 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0/O[1]
                         net (fo=4, routed)           0.000     1.851    CMP_i/PIPO_2/inst/i_SW[1]
    SLICE_X38Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.849     1.974    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X38Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[1]/C
                         clock pessimism             -0.501     1.473    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.130     1.603    CMP_i/PIPO_2/inst/o_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_0/inst/o_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.279ns (68.058%)  route 0.131ns (31.942%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    CMP_i/PIPO_0/inst/i_CLK
    SLICE_X42Y28         FDRE                                         r  CMP_i/PIPO_0/inst/o_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  CMP_i/PIPO_0/inst/o_Out_reg[6]/Q
                         net (fo=17, routed)          0.131     1.757    CMP_i/Multiplier_0/inst/i_B[6]
    SLICE_X41Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.802 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.802    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_8_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.872 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/O[0]
                         net (fo=4, routed)           0.000     1.872    CMP_i/PIPO_2/inst/i_SW[7]
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.975    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[7]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.102     1.577    CMP_i/PIPO_2/inst/o_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_0/inst/o_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.300ns (68.398%)  route 0.139ns (31.602%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.460    CMP_i/PIPO_0/inst/i_CLK
    SLICE_X39Y28         FDRE                                         r  CMP_i/PIPO_0/inst/o_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  CMP_i/PIPO_0/inst/o_Out_reg[0]/Q
                         net (fo=16, routed)          0.139     1.740    CMP_i/Multiplier_0/inst/i_B[0]
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.048     1.788 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.788    CMP_i/Multiplier_0/inst/o_Result[0]_INST_0_i_3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.111     1.899 r  CMP_i/Multiplier_0/inst/o_Result[0]_INST_0/O[2]
                         net (fo=4, routed)           0.000     1.899    CMP_i/PIPO_2/inst/i_SW[2]
    SLICE_X38Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.849     1.974    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X38Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[2]/C
                         clock pessimism             -0.501     1.473    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.130     1.603    CMP_i/PIPO_2/inst/o_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.044%)  route 0.170ns (39.956%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X43Y28         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  CMP_i/PIPO_1/inst/o_Out_reg[6]/Q
                         net (fo=20, routed)          0.170     1.773    CMP_i/Multiplier_0/inst/i_A[6]
    SLICE_X41Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.818 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.818    CMP_i/Multiplier_0/inst/o_Result[15]_INST_0_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.888 r  CMP_i/Multiplier_0/inst/o_Result[15]_INST_0/O[0]
                         net (fo=4, routed)           0.000     1.888    CMP_i/PIPO_2/inst/i_SW[15]
    SLICE_X41Y29         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.852     1.977    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y29         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[15]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.102     1.579    CMP_i/PIPO_2/inst/o_Out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_0/inst/o_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.315ns (70.637%)  route 0.131ns (29.363%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    CMP_i/PIPO_0/inst/i_CLK
    SLICE_X42Y28         FDRE                                         r  CMP_i/PIPO_0/inst/o_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  CMP_i/PIPO_0/inst/o_Out_reg[6]/Q
                         net (fo=17, routed)          0.131     1.757    CMP_i/Multiplier_0/inst/i_B[6]
    SLICE_X41Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.802 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.802    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_8_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.908 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/O[1]
                         net (fo=4, routed)           0.000     1.908    CMP_i/PIPO_2/inst/i_SW[8]
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.975    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[8]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.102     1.577    CMP_i/PIPO_2/inst/o_Out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_0/inst/o_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.355ns (73.054%)  route 0.131ns (26.946%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    CMP_i/PIPO_0/inst/i_CLK
    SLICE_X42Y28         FDRE                                         r  CMP_i/PIPO_0/inst/o_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  CMP_i/PIPO_0/inst/o_Out_reg[6]/Q
                         net (fo=17, routed)          0.131     1.757    CMP_i/Multiplier_0/inst/i_B[6]
    SLICE_X41Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.802 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.802    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_8_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.948 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/O[2]
                         net (fo=4, routed)           0.000     1.948    CMP_i/PIPO_2/inst/i_SW[9]
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.975    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[9]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.102     1.577    CMP_i/PIPO_2/inst/o_Out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.251ns (51.418%)  route 0.237ns (48.582%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X43Y28         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  CMP_i/PIPO_1/inst/o_Out_reg[4]/Q
                         net (fo=18, routed)          0.237     1.840    CMP_i/Multiplier_0/inst/i_A[4]
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.885 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.885    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_7_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.950 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/O[1]
                         net (fo=4, routed)           0.000     1.950    CMP_i/PIPO_2/inst/i_SW[12]
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.976    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[12]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.102     1.578    CMP_i/PIPO_2/inst/o_Out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_1/inst/o_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.249ns (50.267%)  route 0.246ns (49.733%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    CMP_i/PIPO_1/inst/i_CLK
    SLICE_X43Y28         FDRE                                         r  CMP_i/PIPO_1/inst/o_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  CMP_i/PIPO_1/inst/o_Out_reg[6]/Q
                         net (fo=20, routed)          0.246     1.849    CMP_i/Multiplier_0/inst/i_A[6]
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.894 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.894    CMP_i/Multiplier_0/inst/o_Result[11]_INST_0_i_5_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.957 r  CMP_i/Multiplier_0/inst/o_Result[11]_INST_0/O[3]
                         net (fo=4, routed)           0.000     1.957    CMP_i/PIPO_2/inst/i_SW[14]
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.976    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y28         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[14]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.102     1.578    CMP_i/PIPO_2/inst/o_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 CMP_i/PIPO_0/inst/o_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CMP_i/PIPO_2/inst/o_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.375ns (74.119%)  route 0.131ns (25.881%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    CMP_i/PIPO_0/inst/i_CLK
    SLICE_X42Y28         FDRE                                         r  CMP_i/PIPO_0/inst/o_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  CMP_i/PIPO_0/inst/o_Out_reg[6]/Q
                         net (fo=17, routed)          0.131     1.757    CMP_i/Multiplier_0/inst/i_B[6]
    SLICE_X41Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.802 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.802    CMP_i/Multiplier_0/inst/o_Result[7]_INST_0_i_8_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.968 r  CMP_i/Multiplier_0/inst/o_Result[7]_INST_0/O[3]
                         net (fo=4, routed)           0.000     1.968    CMP_i/PIPO_2/inst/i_SW[10]
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.975    CMP_i/PIPO_2/inst/i_CLK
    SLICE_X41Y27         FDRE                                         r  CMP_i/PIPO_2/inst/o_Out_reg[10]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.102     1.577    CMP_i/PIPO_2/inst/o_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.391    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X39Y28    CMP_i/PIPO_0/inst/o_Out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X39Y28    CMP_i/PIPO_0/inst/o_Out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X41Y30    CMP_i/PIPO_0/inst/o_Out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X42Y30    CMP_i/PIPO_0/inst/o_Out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X42Y28    CMP_i/PIPO_0/inst/o_Out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X42Y28    CMP_i/PIPO_0/inst/o_Out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X42Y28    CMP_i/PIPO_0/inst/o_Out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X42Y30    CMP_i/PIPO_0/inst/o_Out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y28    CMP_i/PIPO_1/inst/o_Out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X41Y26    CMP_i/PIPO_2/inst/o_Out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X41Y26    CMP_i/PIPO_2/inst/o_Out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X41Y26    CMP_i/PIPO_2/inst/o_Out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X39Y28    CMP_i/PIPO_0/inst/o_Out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X39Y28    CMP_i/PIPO_0/inst/o_Out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X39Y28    CMP_i/PIPO_0/inst/o_Out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X39Y28    CMP_i/PIPO_0/inst/o_Out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X41Y30    CMP_i/PIPO_0/inst/o_Out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X41Y30    CMP_i/PIPO_0/inst/o_Out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X42Y30    CMP_i/PIPO_0/inst/o_Out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y30    CMP_i/PIPO_0/inst/o_Out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    CMP_i/PIPO_0/inst/o_Out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    CMP_i/PIPO_0/inst/o_Out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y30    CMP_i/PIPO_1/inst/o_Out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    CMP_i/PIPO_1/inst/o_Out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    CMP_i/PIPO_1/inst/o_Out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y29    CMP_i/PIPO_2/inst/o_Out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    CMP_i/PIPO_2/inst/o_Out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    CMP_i/PIPO_2/inst/o_Out_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    CMP_i/PIPO_2/inst/o_Out_reg[6]/C



