Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Aug 13 11:10:10 2025
| Host         : HU-DOPX-PL11 running 64-bit major release  (build 9200)
| Command      : report_methodology -file xillydemo_methodology_drc_routed.rpt -pb xillydemo_methodology_drc_routed.pb -rpx xillydemo_methodology_drc_routed.rpx
| Design       : xillydemo
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 34
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                         | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                    | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                     | 1          |
| TIMING-18 | Warning  | Missing input or output delay                        | 11         |
| TIMING-24 | Warning  | Overridden Max delay datapath only                   | 2          |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint | 4          |
| XDCH-2    | Warning  | Same min and max delay values on IO port             | 14         |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell xillybus_ins/fifo_8_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) adder_inst/sending_reg/CLR, adder_inst/user_read_8_data_reg[0]/CLR,
adder_inst/user_read_8_data_reg[1]/CLR,
adder_inst/user_read_8_data_reg[2]/CLR,
adder_inst/user_read_8_data_reg[3]/CLR,
adder_inst/user_read_8_data_reg[4]/CLR,
adder_inst/user_read_8_data_reg[5]/CLR,
adder_inst/user_read_8_data_reg[6]/CLR,
adder_inst/user_read_8_data_reg[7]/CLR, adder_inst/write_count_reg[0]/CLR,
adder_inst/write_count_reg[1]/CLR, adder_inst/write_count_reg[2]/CLR,
adder_inst/write_count_reg[3]/CLR, adder_inst/write_count_reg[4]/CLR,
adder_inst/write_count_reg[5]/CLR (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on audio_adc relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on audio_bclk relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on audio_lrclk relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on smb_sdata relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on audio_dac relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on audio_mclk relative to clock(s) gclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on smb_sclk relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 5 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and vga_clk_ins/clkout0 overrides a set_max_delay -datapath_only (position 12). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 6 in the Timing Constraints window in Vivado IDE) between clocks vga_clk_ins/clkout0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 10). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clk_fb is referenced by name inside timing constraint (see constraint position 5 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clk_fb is referenced by name inside timing constraint (see constraint position 6 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT]
Related violations: <none>

TIMING-28#3 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clkout0 is referenced by name inside timing constraint (see constraint position 5 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0]
Related violations: <none>

TIMING-28#4 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clkout0 is referenced by name inside timing constraint (see constraint position 6 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0]
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[3]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[3]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[3]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga_hsync' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga_vsync' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
C:/Users/aa08453/Documents/xillinux-eval-zedboard-2.3/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>


