HelpInfo,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:CertificationSystem
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list - assuming completeness||CertificationSystem.srr(70);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/70||sha256_controller.vhd(128);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\hdl\sha256_controller.vhd'/linenumber/128
Implementation;Synthesis|| CG290 ||@W:Referenced variable counter is not in sensitivity list||CertificationSystem.srr(71);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/71||sha256_controller.vhd(193);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\hdl\sha256_controller.vhd'/linenumber/193
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal bytes_sel; possible missing assignment in an if or case statement.||CertificationSystem.srr(73);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/73||sha256_controller.vhd(61);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\hdl\sha256_controller.vhd'/linenumber/61
Implementation;Synthesis|| CD638 ||@W:Signal pad_data is undriven ||CertificationSystem.srr(79);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/79||gv_sha256.vhd(156);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\hdl\gv_sha256.vhd'/linenumber/156
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||CertificationSystem.srr(94);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/94||sha256_control.vhd(551);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\hdl\sha256_control.vhd'/linenumber/551
Implementation;Synthesis|| CD434 ||@W:Signal sha_reset in the sensitivity list is not used in the process||CertificationSystem.srr(95);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/95||sha256_control.vhd(426);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\hdl\sha256_control.vhd'/linenumber/426
Implementation;Synthesis|| CD434 ||@W:Signal padding_next in the sensitivity list is not used in the process||CertificationSystem.srr(96);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/96||sha256_control.vhd(578);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\hdl\sha256_control.vhd'/linenumber/578
Implementation;Synthesis|| CD434 ||@W:Signal one_insert in the sensitivity list is not used in the process||CertificationSystem.srr(97);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/97||sha256_control.vhd(578);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\hdl\sha256_control.vhd'/linenumber/578
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||CertificationSystem.srr(123);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/123||CertificationSystem_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\FABOSC_0\CertificationSystem_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||CertificationSystem.srr(124);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/124||CertificationSystem_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\FABOSC_0\CertificationSystem_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||CertificationSystem.srr(125);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/125||CertificationSystem_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\FABOSC_0\CertificationSystem_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||CertificationSystem.srr(126);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/126||CertificationSystem_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\FABOSC_0\CertificationSystem_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process||CertificationSystem.srr(128);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/128||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process||CertificationSystem.srr(129);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/129||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process||CertificationSystem.srr(130);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/130||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(131);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/131||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(132);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/132||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process||CertificationSystem.srr(133);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/133||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(134);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/134||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process||CertificationSystem.srr(135);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/135||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(136);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/136||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process||CertificationSystem.srr(137);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/137||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(138);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/138||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process||CertificationSystem.srr(139);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/139||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(140);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/140||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(141);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/141||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process||CertificationSystem.srr(142);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/142||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_2(13 downto 0)  ||CertificationSystem.srr(144);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/144||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_2(12 downto 0)  ||CertificationSystem.srr(145);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/145||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_2(12 downto 0)  ||CertificationSystem.srr(146);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/146||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_2(12 downto 0)  ||CertificationSystem.srr(147);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/147||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_2(12 downto 0)  ||CertificationSystem.srr(148);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/148||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_rcosc_2  ||CertificationSystem.srr(149);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/149||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_q1_2  ||CertificationSystem.srr(150);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/150||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc_2  ||CertificationSystem.srr(151);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/151||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_rcosc_2  ||CertificationSystem.srr(152);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/152||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_rcosc_2  ||CertificationSystem.srr(153);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/153||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_rcosc_2  ||CertificationSystem.srr(154);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/154||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_q1_2  ||CertificationSystem.srr(155);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/155||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_q1_2  ||CertificationSystem.srr(156);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/156||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_q1_2  ||CertificationSystem.srr(157);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/157||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_q1_2  ||CertificationSystem.srr(158);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/158||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_3  ||CertificationSystem.srr(159);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/159||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_3  ||CertificationSystem.srr(160);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/160||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_3  ||CertificationSystem.srr(161);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/161||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_3  ||CertificationSystem.srr(162);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/162||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_3  ||CertificationSystem.srr(163);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/163||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0||CertificationSystem.srr(169);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/169||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register release_ext_reset  ||CertificationSystem.srr(170);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/170||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL169 ||@W:Pruning register EXT_RESET_OUT_int  ||CertificationSystem.srr(171);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/171||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_state(2 downto 0)  ||CertificationSystem.srr(172);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/172||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_q1  ||CertificationSystem.srr(173);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/173||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_clk_base  ||CertificationSystem.srr(174);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/174||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CD638 ||@W:Signal ahbsram_wdata_upd_r is undriven ||CertificationSystem.srr(178);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/178||SramCtrlIf.vhd(128);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/128
Implementation;Synthesis|| CD638 ||@W:Signal u_ahbsram_wdata_upd_r is undriven ||CertificationSystem.srr(179);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/179||SramCtrlIf.vhd(129);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal u_busy_all_0 is undriven ||CertificationSystem.srr(180);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/180||SramCtrlIf.vhd(131);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/131
Implementation;Synthesis|| CD638 ||@W:Signal u_busy_all_1 is undriven ||CertificationSystem.srr(181);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/181||SramCtrlIf.vhd(132);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/132
Implementation;Synthesis|| CD638 ||@W:Signal u_busy_all_2 is undriven ||CertificationSystem.srr(182);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/182||SramCtrlIf.vhd(133);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/133
Implementation;Synthesis|| CD638 ||@W:Signal u_busy_all_3 is undriven ||CertificationSystem.srr(183);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/183||SramCtrlIf.vhd(134);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal l_busy_all_1 is undriven ||CertificationSystem.srr(184);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/184||SramCtrlIf.vhd(136);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/136
Implementation;Synthesis|| CD638 ||@W:Signal l_busy_all_2 is undriven ||CertificationSystem.srr(185);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/185||SramCtrlIf.vhd(137);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/137
Implementation;Synthesis|| CD638 ||@W:Signal l_busy_all_3 is undriven ||CertificationSystem.srr(186);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/186||SramCtrlIf.vhd(138);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/138
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_7 is undriven ||CertificationSystem.srr(187);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/187||SramCtrlIf.vhd(143);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/143
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_8 is undriven ||CertificationSystem.srr(188);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/188||SramCtrlIf.vhd(144);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/144
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_10 is undriven ||CertificationSystem.srr(189);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/189||SramCtrlIf.vhd(145);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/145
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_12 is undriven ||CertificationSystem.srr(190);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\synthesis\CertificationSystem.srr'/linenumber/190||SramCtrlIf.vhd(146);liberoaction://cross_probe/hdl/file/'E:\LiberoProjects\CertificationSystem_M2S090TS\component\work\CertificationSystem_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/146
Implementation;Synthesis||(null)||Please refer to the log file for details about 635 Warning(s)||CertificationSystem.srr;liberoaction://open_report/file/CertificationSystem.srr||(null);(null)
Implementation;Place and Route;RootName:CertificationSystem
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||CertificationSystem_layout_log.log;liberoaction://open_report/file/CertificationSystem_layout_log.log||(null);(null)
