[INSTR [add]
    [[ENTRY [reg] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x0] [dst r_m] [src imm]]
    ]
    [[ENTRY [mem] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x0] [dst r_m] [src imm]]
    ]
    [[ENTRY [reg] [reg]]
        [[rex 0x8] [opc 0x01] [dst r_m] [src reg]]
    ]
    [[ENTRY [mem] [reg]]
        [[rex 0x8] [opc 0x01] [dst r_m] [src reg]]
    ]
    [[ENTRY [reg] [mem]]
        [[rex 0x8] [opc 0x03] [dst reg] [src r_m]]
    ]
]
[INSTR [and]
    [[ENTRY [reg] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x4] [dst r_m] [src imm]]
    ]
    [[ENTRY [mem] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x4] [dst r_m] [src imm]]
    ]
    [[ENTRY [reg] [reg]]
        [[rex 0x8] [opc 0x21] [dst r_m] [src reg]]
    ]
    [[ENTRY [mem] [reg]]
        [[rex 0x8] [opc 0x21] [dst r_m] [src reg]]
    ]
    [[ENTRY [reg] [mem]]
        [[rex 0x8] [opc 0x23] [dst reg] [src r_m]]
    ]
]
[INSTR [call]
    [[ENTRY [imm]]
        [[opc 0xE8] [dst dis] [jmp]]
    ]
    [[ENTRY [reg]]
        [[opc 0xFF] [ext 0x2] [dst r_m]]
    ]
    [[ENTRY [mem]]
        [[opc 0xFF] [ext 0x2] [dst r_m]]
    ]
]
[INSTR [cmp]
    [[ENTRY [reg] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x7] [dst r_m] [src imm]]
    ]
    [[ENTRY [mem] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x7] [dst r_m] [src imm]]
    ]
    [[ENTRY [reg] [reg]]
        [[rex 0x8] [opc 0x39] [dst r_m] [src reg]]
    ]
    [[ENTRY [mem] [reg]]
        [[rex 0x8] [opc 0x39] [dst r_m] [src reg]]
    ]
    [[ENTRY [reg] [mem]]
        [[rex 0x8] [opc 0x3B] [dst reg] [src r_m]]
    ]
]
[INSTR [dec]
    [[ENTRY [reg]]
        [[rex 0x8] [opc 0xFF] [ext 0x1] [dst r_m]]
    ]
    [[ENTRY [mem]]
        [[rex 0x8] [opc 0xFF] [ext 0x1] [dst r_m]]
    ]
]
[INSTR [div]
    [[ENTRY [reg]]
        [[rex 0x8] [opc 0xF7] [ext 0x6] [dst r_m]]
    ]
    [[ENTRY [mem]]
        [[rex 0x8] [opc 0xF7] [ext 0x6] [dst r_m]]
    ]
]
[INSTR [inc]
    [[ENTRY [reg]]
        [[rex 0x8] [opc 0xFF] [ext 0x0] [dst r_m]]
    ]
    [[ENTRY [mem]]
        [[rex 0x8] [opc 0xFF] [ext 0x0] [dst r_m]]
    ]
]
[INSTR [jbe]
    [[ENTRY [imm]]
        [[0fh] [opc 0x86] [dst dis] [jmp]]
    ]
]
[INSTR [jb]
    [[ENTRY [imm]]
        [[0fh] [opc 0x82] [dst dis] [jmp]]
    ]
]
[INSTR [jge]
    [[ENTRY [imm]]
        [[0fh] [opc 0x8D] [dst dis] [jmp]]
    ]
]
[INSTR [jg]
    [[ENTRY [imm]]
        [[0fh] [opc 0x8F] [dst dis] [jmp]]
    ]
]
[INSTR [jmp]
    [[ENTRY [imm]]
        [[opc 0xE9] [dst dis] [jmp]]
    ]
    [[ENTRY [reg]]
        [[opc 0xFF] [ext 0x4] [dst r_m]]
    ]
    [[ENTRY [mem]]
        [[opc 0xFF] [ext 0x4] [dst r_m]]
    ]
]
[INSTR [jnz]
    [[ENTRY [imm]]
        [[0fh] [opc 0x85] [dst dis] [jmp]]
    ]
]
[INSTR [jz]
    [[ENTRY [imm]]
        [[0fh] [opc 0x84] [dst dis] [jmp]]
    ]
]
[INSTR [lea]
    [[ENTRY [reg] [mem]]
        [[rex 0x8] [opc 0x8D] [dst reg] [src r_m]]
    ]
]
[INSTR [mov]
    [[ENTRY [reg] [imm]]
        [[rex 0x8] [opc 0xC7] [ext 0x0] [dst r_m] [src imm]]
    ]
    [[ENTRY [mem] [imm]]
        [[rex 0x8] [opc 0xC7] [ext 0x0] [dst r_m] [src imm]]
    ]
    [[ENTRY [reg] [reg]]
        [[rex 0x8] [opc 0x89] [dst r_m] [src reg]]
    ]
    [[ENTRY [mem] [reg]]
        [[rex 0x8] [opc 0x89] [dst r_m] [src reg]]
    ]
    [[ENTRY [reg] [mem]]
        [[rex 0x8] [opc 0x8B] [dst reg] [src r_m]]
    ]
]
[INSTR [mul]
    [[ENTRY [reg]]
        [[rex 0x8] [opc 0xF7] [ext 0x4] [dst r_m]]
    ]
    [[ENTRY [mem]]
        [[rex 0x8] [opc 0xF7] [ext 0x4] [dst r_m]]
    ]
]
[INSTR [neg]
    [[ENTRY [reg]]
        [[rex 0x8] [opc 0xF7] [ext 0x3] [dst r_m]]
    ]
    [[ENTRY [mem]]
        [[rex 0x8] [opc 0xF7] [ext 0x3] [dst r_m]]
    ]
]
[INSTR [not]
    [[ENTRY [reg]]
        [[rex 0x8] [opc 0xF7] [ext 0x2] [dst r_m]]
    ]
    [[ENTRY [mem]]
        [[rex 0x8] [opc 0xF7] [ext 0x2] [dst r_m]]
    ]
]
[INSTR [or]
    [[ENTRY [reg] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x1] [dst r_m] [src imm]]
    ]
    [[ENTRY [mem] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x1] [dst r_m] [src imm]]
    ]
    [[ENTRY [reg] [reg]]
        [[rex 0x8] [opc 0x09] [dst r_m] [src reg]]
    ]
    [[ENTRY [mem] [reg]]
        [[rex 0x8] [opc 0x09] [dst r_m] [src reg]]
    ]
    [[ENTRY [reg] [mem]]
        [[rex 0x8] [opc 0x0B] [dst reg] [src r_m]]
    ]
]
[INSTR [pop]
    [[ENTRY [reg]]
        [[opc 0x8F] [ext 0x0] [dst r_m]]
    ]
    [[ENTRY [mem]]
        [[opc 0x8F] [ext 0x0] [dst r_m]]
    ]
]
[INSTR [push]
    [[ENTRY [imm]]
        [[opc 0x68] [dst imm]]
    ]
    [[ENTRY [reg]]
        [[opc 0xFF] [ext 0x6] [dst r_m]]
    ]
    [[ENTRY [mem]]
        [[opc 0xFF] [ext 0x6] [dst r_m]]
    ]
]
[INSTR [ret]
    [[ENTRY [nul]]
        [[opc 0xC3]]
    ]
]
[INSTR [sub]
    [[ENTRY [reg] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x5] [dst r_m] [src imm]]
    ]
    [[ENTRY [mem] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x5] [dst r_m] [src imm]]
    ]
    [[ENTRY [reg] [reg]]
        [[rex 0x8] [opc 0x29] [dst r_m] [src reg]]
    ]
    [[ENTRY [mem] [reg]]
        [[rex 0x8] [opc 0x29] [dst r_m] [src reg]]
    ]
    [[ENTRY [reg] [mem]]
        [[rex 0x8] [opc 0x2B] [dst reg] [src r_m]]
    ]
]
[INSTR [syscall]
    [[ENTRY [nul]]
        [[0fh] [opc 0x05]]
    ]
]
[INSTR [xor]
    [[ENTRY [reg] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x6] [dst r_m] [src imm]]
    ]
    [[ENTRY [mem] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x6] [dst r_m] [src imm]]
    ]
    [[ENTRY [reg] [reg]]
        [[rex 0x8] [opc 0x31] [dst r_m] [src reg]]
    ]
    [[ENTRY [mem] [reg]]
        [[rex 0x8] [opc 0x31] [dst r_m] [src reg]]
    ]
    [[ENTRY [reg] [mem]]
        [[rex 0x8] [opc 0x33] [dst reg] [src r_m]]
    ]
]
