

================================================================
== Vitis HLS Report for 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7'
================================================================
* Date:           Wed Nov 19 13:55:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        edge_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- thresh_loop_VITIS_LOOP_58_7  |        ?|        ?|         9|          1|          1|     ?|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [edge_detect.cpp:58]   --->   Operation 12 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [edge_detect.cpp:57]   --->   Operation 13 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%low_thresh_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %low_thresh"   --->   Operation 16 'read' 'low_thresh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%high_thresh_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %high_thresh"   --->   Operation 17 'read' 'high_thresh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_img"   --->   Operation 18 'read' 'out_img_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mul_ln27_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln27"   --->   Operation 19 'read' 'mul_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln27"   --->   Operation 20 'read' 'add_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten19"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln57 = store i31 1, i31 %r" [edge_detect.cpp:57]   --->   Operation 22 'store' 'store_ln57' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln58 = store i31 1, i31 %c" [edge_detect.cpp:58]   --->   Operation 23 'store' 'store_ln58' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body109"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_1 = load i31 %c" [edge_detect.cpp:58]   --->   Operation 25 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i63 %indvar_flatten19" [edge_detect.cpp:57]   --->   Operation 26 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i31 %c_1" [edge_detect.cpp:58]   --->   Operation 28 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln58 = icmp_slt  i32 %zext_ln58_1, i32 %add_ln27_read" [edge_detect.cpp:58]   --->   Operation 29 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln57 = icmp_eq  i63 %indvar_flatten19_load, i63 %mul_ln27_read" [edge_detect.cpp:57]   --->   Operation 30 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.13ns)   --->   "%add_ln57_1 = add i63 %indvar_flatten19_load, i63 1" [edge_detect.cpp:57]   --->   Operation 31 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc136.loopexit, void %for.end138.loopexit.exitStub" [edge_detect.cpp:57]   --->   Operation 32 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [edge_detect.cpp:57]   --->   Operation 33 'load' 'r_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.87ns)   --->   "%add_ln57 = add i31 %r_load, i31 1" [edge_detect.cpp:57]   --->   Operation 34 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.25ns)   --->   "%select_ln57 = select i1 %icmp_ln58, i31 %c_1, i31 1" [edge_detect.cpp:57]   --->   Operation 35 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.25ns)   --->   "%select_ln57_1 = select i1 %icmp_ln58, i31 %r_load, i31 %add_ln57" [edge_detect.cpp:57]   --->   Operation 36 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i31 %select_ln57_1" [edge_detect.cpp:59]   --->   Operation 37 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i31.i10, i31 %select_ln57_1, i10 0" [edge_detect.cpp:59]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_43_cast = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln59, i10 0" [edge_detect.cpp:59]   --->   Operation 39 'bitconcatenate' 'tmp_43_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i31 %select_ln57_1" [edge_detect.cpp:59]   --->   Operation 40 'trunc' 'trunc_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i31.i6, i31 %select_ln57_1, i6 0" [edge_detect.cpp:59]   --->   Operation 41 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_44_cast = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 %trunc_ln59_1, i6 0" [edge_detect.cpp:59]   --->   Operation 42 'bitconcatenate' 'tmp_44_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln59_1 = sub i19 %tmp_43_cast, i19 %tmp_44_cast" [edge_detect.cpp:59]   --->   Operation 43 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %select_ln57" [edge_detect.cpp:58]   --->   Operation 44 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln59_2 = trunc i31 %select_ln57" [edge_detect.cpp:59]   --->   Operation 45 'trunc' 'trunc_ln59_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln59_2 = add i19 %sub_ln59_1, i19 %trunc_ln59_2" [edge_detect.cpp:59]   --->   Operation 46 'add' 'add_ln59_2' <Predicate = (!icmp_ln57)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i19 %add_ln59_2" [edge_detect.cpp:59]   --->   Operation 47 'zext' 'zext_ln59_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%grad_mag_addr = getelementptr i32 %grad_mag, i64 0, i64 %zext_ln59_2" [edge_detect.cpp:59]   --->   Operation 48 'getelementptr' 'grad_mag_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i41 %tmp_s" [edge_detect.cpp:59]   --->   Operation 49 'zext' 'zext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i37 %tmp_1" [edge_detect.cpp:59]   --->   Operation 50 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.96ns)   --->   "%sub_ln59 = sub i42 %zext_ln59, i42 %zext_ln59_1" [edge_detect.cpp:59]   --->   Operation 51 'sub' 'sub_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i42 %sub_ln59" [edge_detect.cpp:59]   --->   Operation 52 'sext' 'sext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59 = add i64 %zext_ln58, i64 %out_img_read" [edge_detect.cpp:59]   --->   Operation 53 'add' 'add_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln59_1 = add i64 %add_ln59, i64 %sext_ln59" [edge_detect.cpp:59]   --->   Operation 54 'add' 'add_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [2/2] (1.24ns)   --->   "%m = load i19 %grad_mag_addr" [edge_detect.cpp:59]   --->   Operation 55 'load' 'm' <Predicate = (!icmp_ln57)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 518400> <RAM>
ST_2 : Operation 56 [1/1] (0.87ns)   --->   "%add_ln58 = add i31 %select_ln57, i31 1" [edge_detect.cpp:58]   --->   Operation 56 'add' 'add_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln57 = store i63 %add_ln57_1, i63 %indvar_flatten19" [edge_detect.cpp:57]   --->   Operation 57 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln57 = store i31 %select_ln57_1, i31 %r" [edge_detect.cpp:57]   --->   Operation 58 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln58 = store i31 %add_ln58, i31 %c" [edge_detect.cpp:58]   --->   Operation 59 'store' 'store_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body109" [edge_detect.cpp:58]   --->   Operation 60 'br' 'br_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @thresh_loop_VITIS_LOOP_58_7_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [edge_detect.cpp:58]   --->   Operation 62 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (1.24ns)   --->   "%m = load i19 %grad_mag_addr" [edge_detect.cpp:59]   --->   Operation 63 'load' 'm' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 518400> <RAM>
ST_3 : Operation 64 [1/1] (0.88ns)   --->   "%icmp_ln60 = icmp_slt  i32 %m, i32 %high_thresh_read" [edge_detect.cpp:60]   --->   Operation 64 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %if.then, void %if.else" [edge_detect.cpp:60]   --->   Operation 65 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln59_1" [edge_detect.cpp:61]   --->   Operation 66 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.88ns)   --->   "%icmp_ln62 = icmp_slt  i32 %m, i32 %low_thresh_read" [edge_detect.cpp:62]   --->   Operation 67 'icmp' 'icmp_ln62' <Predicate = (icmp_ln60)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln59_1" [edge_detect.cpp:59]   --->   Operation 68 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 69 [1/1] (3.65ns)   --->   "%gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [edge_detect.cpp:61]   --->   Operation 69 'writereq' 'gmem_addr_4_req' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_cast_cast_cast_cast)   --->   "%xor_ln62 = xor i1 %icmp_ln62, i1 1" [edge_detect.cpp:62]   --->   Operation 70 'xor' 'xor_ln62' <Predicate = (icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln62_cast_cast_cast_cast = select i1 %xor_ln62, i8 100, i8 0" [edge_detect.cpp:62]   --->   Operation 71 'select' 'select_ln62_cast_cast_cast_cast' <Predicate = (icmp_ln60)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (3.65ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [edge_detect.cpp:59]   --->   Operation 72 'writereq' 'gmem_addr_3_req' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 73 [1/1] (3.65ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_1, i8 255, i1 1" [edge_detect.cpp:61]   --->   Operation 73 'write' 'write_ln61' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 74 [1/1] (3.65ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr, i8 %select_ln62_cast_cast_cast_cast, i1 1" [edge_detect.cpp:59]   --->   Operation 74 'write' 'write_ln59' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 75 [5/5] (3.65ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [edge_detect.cpp:61]   --->   Operation 75 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [5/5] (3.65ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [edge_detect.cpp:59]   --->   Operation 76 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 77 [4/5] (3.65ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [edge_detect.cpp:61]   --->   Operation 77 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 78 [4/5] (3.65ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [edge_detect.cpp:59]   --->   Operation 78 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 79 [3/5] (3.65ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [edge_detect.cpp:61]   --->   Operation 79 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 80 [3/5] (3.65ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [edge_detect.cpp:59]   --->   Operation 80 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 81 [2/5] (3.65ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [edge_detect.cpp:61]   --->   Operation 81 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 82 [2/5] (3.65ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [edge_detect.cpp:59]   --->   Operation 82 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 83 [1/5] (3.65ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [edge_detect.cpp:61]   --->   Operation 83 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc133" [edge_detect.cpp:61]   --->   Operation 84 'br' 'br_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 85 [1/5] (3.65ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [edge_detect.cpp:59]   --->   Operation 85 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln60)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc133"   --->   Operation 86 'br' 'br_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 63 bit ('indvar_flatten19') [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten19' [17]  (0.387 ns)

 <State 2>: 3.065ns
The critical path consists of the following:
	'load' operation 31 bit ('c', edge_detect.cpp:58) on local variable 'c', edge_detect.cpp:58 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln58', edge_detect.cpp:58) [26]  (0.880 ns)
	'select' operation 31 bit ('select_ln57', edge_detect.cpp:57) [34]  (0.251 ns)
	'add' operation 19 bit ('add_ln59_2', edge_detect.cpp:59) [45]  (0.685 ns)
	'getelementptr' operation 19 bit ('grad_mag_addr', edge_detect.cpp:59) [47]  (0.000 ns)
	'load' operation 32 bit ('m', edge_detect.cpp:59) on array 'grad_mag' [55]  (1.248 ns)

 <State 3>: 2.128ns
The critical path consists of the following:
	'load' operation 32 bit ('m', edge_detect.cpp:59) on array 'grad_mag' [55]  (1.248 ns)
	'icmp' operation 1 bit ('icmp_ln62', edge_detect.cpp:62) [65]  (0.880 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_addr_4_req', edge_detect.cpp:61) on port 'gmem' (edge_detect.cpp:61) [60]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln61', edge_detect.cpp:61) on port 'gmem' (edge_detect.cpp:61) [61]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp', edge_detect.cpp:61) on port 'gmem' (edge_detect.cpp:61) [62]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp', edge_detect.cpp:61) on port 'gmem' (edge_detect.cpp:61) [62]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp', edge_detect.cpp:61) on port 'gmem' (edge_detect.cpp:61) [62]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp', edge_detect.cpp:61) on port 'gmem' (edge_detect.cpp:61) [62]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp', edge_detect.cpp:61) on port 'gmem' (edge_detect.cpp:61) [62]  (3.650 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
