
*** Running vivado
    with args -log u96v2_sbc_base_lzw_fpga_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96v2_sbc_base_lzw_fpga_1_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source u96v2_sbc_base_lzw_fpga_1_0.tcl -notrace
INFO: Dispatch client connection id - 41141
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
Command: synth_design -top u96v2_sbc_base_lzw_fpga_1_0 -part xczu3eg-sbva484-1-i -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30631
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.770 ; gain = 30.906 ; free physical = 19093 ; free virtual = 25335
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_lzw_fpga_1_0' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_lzw_fpga_1_0/synth/u96v2_sbc_base_lzw_fpga_1_0.vhd:124]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga.vhd:12' bound to instance 'U0' of component 'lzw_fpga' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_lzw_fpga_1_0/synth/u96v2_sbc_base_lzw_fpga_1_0.vhd:303]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga.vhd:104]
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_control_s_axi' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_control_s_axi.vhd:9' bound to instance 'control_s_axi_U' of component 'lzw_fpga_control_s_axi' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga.vhd:669]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_control_s_axi' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_control_s_axi.vhd:90]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_control_s_axi' (1#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_control_s_axi.vhd:90]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:9' bound to instance 'gmem_m_axi_U' of component 'lzw_fpga_gmem_m_axi' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga.vhd:706]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_throttl' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:953' bound to instance 'wreq_throttl' of component 'lzw_fpga_gmem_m_axi_throttl' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_throttl' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:594' bound to instance 'req_fifo' of component 'lzw_fpga_gmem_m_axi_fifo' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1151]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_fifo' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_fifo' (2#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
	Parameter n bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_reg_slice' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:470' bound to instance 'rs_req' of component 'lzw_fpga_gmem_m_axi_reg_slice' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1167]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_reg_slice' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:487]
	Parameter N bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_reg_slice' (3#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:594' bound to instance 'data_fifo' of component 'lzw_fpga_gmem_m_axi_fifo' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1209]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_fifo__parameterized1' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_fifo__parameterized1' (3#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_throttl' (4#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_write' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:2176' bound to instance 'bus_write' of component 'lzw_fpga_gmem_m_axi_write' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_write' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:2264]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_reg_slice' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'lzw_fpga_gmem_m_axi_reg_slice' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:2400]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_reg_slice__parameterized1' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:487]
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_reg_slice__parameterized1' (4#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'lzw_fpga_gmem_m_axi_fifo' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:2413]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_fifo__parameterized3' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_fifo__parameterized3' (4#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_buffer' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'lzw_fpga_gmem_m_axi_buffer' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:2812]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_buffer' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_buffer' (5#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'lzw_fpga_gmem_m_axi_fifo' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:2844]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_fifo__parameterized5' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_fifo__parameterized5' (5#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'lzw_fpga_gmem_m_axi_fifo' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:3276]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_fifo__parameterized7' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_fifo__parameterized7' (5#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'lzw_fpga_gmem_m_axi_fifo' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:3292]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_fifo__parameterized9' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_fifo__parameterized9' (5#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_write' (6#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:2264]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_read' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1233' bound to instance 'bus_read' of component 'lzw_fpga_gmem_m_axi_read' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_read' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1311]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_reg_slice' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'lzw_fpga_gmem_m_axi_reg_slice' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1444]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'lzw_fpga_gmem_m_axi_fifo' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_buffer' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'lzw_fpga_gmem_m_axi_buffer' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1834]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_buffer__parameterized1' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_buffer__parameterized1' (6#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:743]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_reg_slice' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'lzw_fpga_gmem_m_axi_reg_slice' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1852]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_gmem_m_axi_reg_slice__parameterized3' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:487]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_reg_slice__parameterized3' (6#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'lzw_fpga_gmem_m_axi_fifo' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1865]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi_read' (7#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:1311]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_gmem_m_axi' (8#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_gmem_m_axi.vhd:140]
INFO: [Synth 8-3491] module 'lzw_fpga_encoding' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding.vhd:12' bound to instance 'grp_encoding_fu_104' of component 'lzw_fpga_encoding' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga.vhd:822]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_encoding' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding.vhd:74]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_encoding_table_str' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_str.vhd:97' bound to instance 'table_str_U' of component 'lzw_fpga_encoding_table_str' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding.vhd:918]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_encoding_table_str' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_str.vhd:117]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_encoding_table_str_ram' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_str.vhd:10' bound to instance 'lzw_fpga_encoding_table_str_ram_U' of component 'lzw_fpga_encoding_table_str_ram' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_str.vhd:136]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_encoding_table_str_ram' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_str.vhd:32]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_encoding_table_str_ram' (9#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_str.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_encoding_table_str' (10#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_str.vhd:117]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_encoding_table_code' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_code.vhd:67' bound to instance 'table_code_U' of component 'lzw_fpga_encoding_table_code' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding.vhd:937]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_encoding_table_code' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_code.vhd:82]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_encoding_table_code_ram' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_code.vhd:10' bound to instance 'lzw_fpga_encoding_table_code_ram_U' of component 'lzw_fpga_encoding_table_code_ram' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_code.vhd:96]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_encoding_table_code_ram' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_code.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_encoding_table_code_ram' (11#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_code.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_encoding_table_code' (12#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_code.vhd:82]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_encoding_p' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_p.vhd:97' bound to instance 'p_U' of component 'lzw_fpga_encoding_p' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding.vhd:951]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_encoding_p' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_p.vhd:117]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_encoding_p_ram' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_p.vhd:10' bound to instance 'lzw_fpga_encoding_p_ram_U' of component 'lzw_fpga_encoding_p_ram' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_p.vhd:136]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_encoding_p_ram' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_p.vhd:32]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_encoding_p_ram' (13#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_p.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_encoding_p' (14#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_p.vhd:117]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_encoding_p' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_p.vhd:97' bound to instance 'temp_U' of component 'lzw_fpga_encoding_p' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding.vhd:970]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_encoding' (15#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding.vhd:74]
INFO: [Synth 8-3491] module 'lzw_fpga_decoding' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_decoding.vhd:12' bound to instance 'grp_decoding_fu_116' of component 'lzw_fpga_decoding' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga.vhd:882]
INFO: [Synth 8-638] synthesizing module 'lzw_fpga_decoding' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_decoding.vhd:74]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_encoding_table_str' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_table_str.vhd:97' bound to instance 'table_str_U' of component 'lzw_fpga_encoding_table_str' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_decoding.vhd:1123]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lzw_fpga_encoding_p' declared at '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_encoding_p.vhd:97' bound to instance 'entry_U' of component 'lzw_fpga_encoding_p' [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_decoding.vhd:1142]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga_decoding' (16#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga_decoding.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'lzw_fpga' (17#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/797b/hdl/vhdl/lzw_fpga.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_lzw_fpga_1_0' (18#1) [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_lzw_fpga_1_0/synth/u96v2_sbc_base_lzw_fpga_1_0.vhd:124]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2902.676 ; gain = 167.812 ; free physical = 19039 ; free virtual = 25287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2917.520 ; gain = 182.656 ; free physical = 19050 ; free virtual = 25299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2917.520 ; gain = 182.656 ; free physical = 19050 ; free virtual = 25299
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2920.770 ; gain = 2.242 ; free physical = 18980 ; free virtual = 25229
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_lzw_fpga_1_0/constraints/lzw_fpga_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_lzw_fpga_1_0/constraints/lzw_fpga_ooc.xdc] for cell 'U0'
Parsing XDC File [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_lzw_fpga_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_lzw_fpga_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.762 ; gain = 0.000 ; free physical = 18649 ; free virtual = 24906
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3274.730 ; gain = 2.969 ; free physical = 18648 ; free virtual = 24905
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3274.730 ; gain = 539.867 ; free physical = 19086 ; free virtual = 25344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3274.730 ; gain = 539.867 ; free physical = 19086 ; free virtual = 25344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_lzw_fpga_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3274.730 ; gain = 539.867 ; free physical = 19086 ; free virtual = 25344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'lzw_fpga_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'lzw_fpga_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lzw_fpga_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lzw_fpga_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lzw_fpga_gmem_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'lzw_fpga_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'lzw_fpga_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lzw_fpga_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lzw_fpga_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lzw_fpga_gmem_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"lzw_fpga_encoding_table_str_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "lzw_fpga_encoding_table_str_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "lzw_fpga_encoding_table_str_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "lzw_fpga_encoding_table_str_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"lzw_fpga_encoding_table_code_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "lzw_fpga_encoding_table_code_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "lzw_fpga_encoding_table_code_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "lzw_fpga_encoding_table_code_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"lzw_fpga_encoding_p_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "lzw_fpga_encoding_p_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "lzw_fpga_encoding_p_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3274.730 ; gain = 539.867 ; free physical = 19087 ; free virtual = 25348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 16    
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 7     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 14    
	   2 Input    2 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              386 Bit    Registers := 1     
	              308 Bit    Registers := 1     
	               96 Bit    Registers := 6     
	               75 Bit    Registers := 1     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 36    
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 29    
	               31 Bit    Registers := 6     
	               16 Bit    Registers := 11    
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 24    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 265   
+---RAMs : 
	             512K Bit	(65536 X 8 bit)          RAMs := 2     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 3     
+---Muxes : 
	   2 Input  386 Bit        Muxes := 1     
	 387 Input  386 Bit        Muxes := 1     
	   2 Input  319 Bit        Muxes := 1     
	   2 Input  318 Bit        Muxes := 1     
	   3 Input  317 Bit        Muxes := 1     
	   2 Input  317 Bit        Muxes := 1     
	   2 Input  308 Bit        Muxes := 1     
	 309 Input  308 Bit        Muxes := 1     
	   2 Input  250 Bit        Muxes := 1     
	   2 Input  249 Bit        Muxes := 1     
	   2 Input  248 Bit        Muxes := 1     
	   2 Input  247 Bit        Muxes := 1     
	   2 Input  242 Bit        Muxes := 2     
	   2 Input  241 Bit        Muxes := 1     
	   2 Input  240 Bit        Muxes := 1     
	   2 Input  239 Bit        Muxes := 2     
	   2 Input  238 Bit        Muxes := 2     
	   2 Input  237 Bit        Muxes := 2     
	   2 Input  234 Bit        Muxes := 1     
	   3 Input  231 Bit        Muxes := 1     
	   2 Input  230 Bit        Muxes := 1     
	   2 Input  227 Bit        Muxes := 2     
	   2 Input  226 Bit        Muxes := 1     
	   2 Input  223 Bit        Muxes := 1     
	   2 Input  170 Bit        Muxes := 1     
	   2 Input  169 Bit        Muxes := 1     
	   2 Input  168 Bit        Muxes := 1     
	   2 Input  167 Bit        Muxes := 1     
	   2 Input  164 Bit        Muxes := 1     
	   2 Input  163 Bit        Muxes := 1     
	   2 Input  161 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 1     
	   2 Input  155 Bit        Muxes := 1     
	   2 Input  153 Bit        Muxes := 1     
	   2 Input  152 Bit        Muxes := 1     
	   2 Input  149 Bit        Muxes := 2     
	   2 Input  147 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   79 Bit        Muxes := 2     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   3 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 2     
	  76 Input   75 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 3     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 22    
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	  13 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   2 Input   16 Bit        Muxes := 5     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 12    
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 29    
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 31    
	  13 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 65    
	   3 Input    2 Bit        Muxes := 12    
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 134   
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"U0/grp_encoding_fu_104/table_code_U/lzw_fpga_encoding_table_code_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/grp_encoding_fu_104/table_code_U/lzw_fpga_encoding_table_code_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/grp_encoding_fu_104/table_code_U/lzw_fpga_encoding_table_code_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/grp_encoding_fu_104/table_code_U/lzw_fpga_encoding_table_code_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"U0/grp_encoding_fu_104/p_U/lzw_fpga_encoding_p_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "U0/grp_encoding_fu_104/p_U/lzw_fpga_encoding_p_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "U0/grp_encoding_fu_104/p_U/lzw_fpga_encoding_p_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"U0/grp_encoding_fu_104/temp_U/lzw_fpga_encoding_p_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "U0/grp_encoding_fu_104/temp_U/lzw_fpga_encoding_p_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "U0/grp_encoding_fu_104/temp_U/lzw_fpga_encoding_p_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"U0/grp_decoding_fu_116/entry_U/lzw_fpga_encoding_p_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "U0/grp_decoding_fu_116/entry_U/lzw_fpga_encoding_p_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "U0/grp_decoding_fu_116/entry_U/lzw_fpga_encoding_p_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 3274.730 ; gain = 539.867 ; free physical = 19029 ; free virtual = 25305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name            | RTL Object                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|U0/gmem_m_axi_U        | bus_write/buff_wdata/mem_reg                            | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|U0/gmem_m_axi_U        | bus_read/fifo_rdata/mem_reg                             | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|U0/grp_encoding_fu_104 | table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg   | 64 K x 8(READ_FIRST)   | W | R | 64 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 16     | 8,8             | 
|U0/grp_encoding_fu_104 | table_code_U/lzw_fpga_encoding_table_code_ram_U/ram_reg | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0/grp_encoding_fu_104 | p_U/lzw_fpga_encoding_p_ram_U/ram_reg                   | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|U0/grp_encoding_fu_104 | temp_U/lzw_fpga_encoding_p_ram_U/ram_reg                | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|U0/grp_decoding_fu_116 | table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg   | 64 K x 8(READ_FIRST)   | W | R | 64 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 16     | 8,8             | 
|U0/grp_decoding_fu_116 | entry_U/lzw_fpga_encoding_p_ram_U/ram_reg               | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
+-----------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 3393.613 ; gain = 658.750 ; free physical = 18455 ; free virtual = 24748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "U0/grp_encoding_fu_104/table_code_U/lzw_fpga_encoding_table_code_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/grp_encoding_fu_104/table_code_U/lzw_fpga_encoding_table_code_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/grp_encoding_fu_104/table_code_U/lzw_fpga_encoding_table_code_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/grp_encoding_fu_104/table_code_U/lzw_fpga_encoding_table_code_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 3451.426 ; gain = 716.562 ; free physical = 18406 ; free virtual = 24699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name            | RTL Object                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|U0/gmem_m_axi_U        | bus_write/buff_wdata/mem_reg                            | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|U0/gmem_m_axi_U        | bus_read/fifo_rdata/mem_reg                             | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|U0/grp_encoding_fu_104 | table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg   | 64 K x 8(READ_FIRST)   | W | R | 64 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 16     | 8,8             | 
|U0/grp_encoding_fu_104 | table_code_U/lzw_fpga_encoding_table_code_ram_U/ram_reg | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0/grp_encoding_fu_104 | p_U/lzw_fpga_encoding_p_ram_U/ram_reg                   | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|U0/grp_encoding_fu_104 | temp_U/lzw_fpga_encoding_p_ram_U/ram_reg                | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|U0/grp_decoding_fu_116 | table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg   | 64 K x 8(READ_FIRST)   | W | R | 64 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 16     | 8,8             | 
|U0/grp_decoding_fu_116 | entry_U/lzw_fpga_encoding_p_ram_U/ram_reg               | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
+-----------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_encoding_fu_104/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_encoding_fu_104/p_U/lzw_fpga_encoding_p_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_encoding_fu_104/p_U/lzw_fpga_encoding_p_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_encoding_fu_104/temp_U/lzw_fpga_encoding_p_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_encoding_fu_104/temp_U/lzw_fpga_encoding_p_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_decoding_fu_116/table_str_U/lzw_fpga_encoding_table_str_ram_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_decoding_fu_116/entry_U/lzw_fpga_encoding_p_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_decoding_fu_116/entry_U/lzw_fpga_encoding_p_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 3488.902 ; gain = 754.039 ; free physical = 18385 ; free virtual = 24679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 3496.840 ; gain = 761.977 ; free physical = 18383 ; free virtual = 24676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 3496.840 ; gain = 761.977 ; free physical = 18383 ; free virtual = 24676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 3496.840 ; gain = 761.977 ; free physical = 18383 ; free virtual = 24676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 3496.840 ; gain = 761.977 ; free physical = 18383 ; free virtual = 24676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 3496.840 ; gain = 761.977 ; free physical = 18383 ; free virtual = 24676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 3496.840 ; gain = 761.977 ; free physical = 18383 ; free virtual = 24676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lzw_fpga    | grp_decoding_fu_116/icmp_ln368_6_reg_1328_pp1_iter34_reg_reg[0] | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|lzw_fpga    | grp_decoding_fu_116/icmp_ln368_reg_1314_pp1_iter35_reg_reg[0]   | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|lzw_fpga    | grp_decoding_fu_116/icmp_ln505_reg_1509_pp5_iter34_reg_reg[0]   | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[15] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__3     | mem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__4     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[68] | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   251|
|2     |LUT1     |    54|
|3     |LUT2     |   908|
|4     |LUT3     |  1090|
|5     |LUT4     |   900|
|6     |LUT5     |   508|
|7     |LUT6     |   851|
|8     |MUXF7    |   130|
|9     |RAMB18E2 |     5|
|11    |RAMB36E2 |    36|
|17    |SRL16E   |   105|
|18    |SRLC32E  |   396|
|19    |FDRE     |  5111|
|20    |FDSE     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 3496.840 ; gain = 761.977 ; free physical = 18383 ; free virtual = 24676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 3496.840 ; gain = 404.766 ; free physical = 18419 ; free virtual = 24712
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 3496.848 ; gain = 761.977 ; free physical = 18419 ; free virtual = 24712
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3502.777 ; gain = 0.000 ; free physical = 18512 ; free virtual = 24805
INFO: [Netlist 29-17] Analyzing 381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3508.715 ; gain = 0.000 ; free physical = 18455 ; free virtual = 24748
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:31 . Memory (MB): peak = 3508.715 ; gain = 1124.250 ; free physical = 18596 ; free virtual = 24890
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_lzw_fpga_1_0_synth_1/u96v2_sbc_base_lzw_fpga_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP u96v2_sbc_base_lzw_fpga_1_0, cache-ID = fc9bfc77c898c528
INFO: [Coretcl 2-1174] Renamed 34 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_lzw_fpga_1_0_synth_1/u96v2_sbc_base_lzw_fpga_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file u96v2_sbc_base_lzw_fpga_1_0_utilization_synth.rpt -pb u96v2_sbc_base_lzw_fpga_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 14:30:48 2024...
