#pragma once

#include <stm32h7xx.h>

//__PACKED
#define __RAM __attribute__((section(".ramdata"),aligned(4))) 
#define __RAM_ALIGNED(a) __attribute__((section(".ramdata"),aligned(a)))
#define __RAM_FUNC __attribute__((section(".fastcode"),aligned(4))) 
#define __SHARED __attribute__(( section(".shared"),aligned(4) ))
#define __BACKUP __attribute__(( section(".backup"),aligned(4) )) 

#ifdef CORE_CM7
#define __DTCMRAM __attribute__((section(".dtcmram"),aligned(4))) 
#define __ITCMRAM __attribute__((section(".itcmram"),aligned(4))) 
#define __SDRAM   __attribute__((section(".sdram"),aligned(4))) 
#endif

#ifdef CORE_CM4
#endif

#ifdef CORE_CM4
#define FLASH_START		FLASH_BANK2_BASE	//, LENGTH = 1M
#define RAM_D2_START	D2_AXISRAM_BASE		//, LENGTH = 288K
#endif

extern void *_ssdram, *_esdram;

# ifdef CORE_CM7
#define FLASH_START		FLASH_BANK1_BASE	//, LENGTH = 1M
#define DTCMRAM_START	D1_DTCMRAM_BASE		//, LENGTH = 128K
#define DTCMRAM_END		(DTCMRAM_START+0x1FFFFUL)	//, LENGTH = 128K
#define ITCMRAM_START	D1_ITCMRAM_BASE		//, LENGTH = 64K
#define ITCMRAM_END		(ITCMRAM_START+0x0000FFFFUL)	//, LENGTH = 64K
#define QSPI_START		QSPI_BASE			//, LENGTH = 128000K
#define QSPI_END		(QSPI_START+0x07FFFFFF)	//, LENGTH = 128000K
#define RAM_D1_START	D1_AXISRAM_BASE		//, LENGTH = 512K
#define RAM_D1_END		(D1_AXISRAM_BASE+0x0003FFFFUL)	//, LENGTH = 512K
#define SDRAM_START		((uint32_t)&_ssdram)	//, LENGTH = 0x800000U = 8388608
#define SDRAM_END		((uint32_t)&_esdram)
#define SDRAM_SIZE		(SDRAM_END-SDRAM_START)
#endif

#define SHARED_START	D3_SRAM_BASE	//, LENGTH = 64K  /* Shared SRAM4 0x38000000 - 0x3800FFFF */
#define SHARED_END		0x3800FFFF	//, LENGTH = 64K  /* Shared SRAM4 0x38000000 - 0x3800FFFF */
#define BKPSRAM_START	D3_BKPSRAM_BASE	//, LENGTH = 4K   /* Backup SRAM4 0x38800000 - 0x38800FFF */
#define BKPSRAM_END		0x38800FFF	//, LENGTH = 4K   /* Backup SRAM4 0x38800000 - 0x38800FFF */
