<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RCC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rcc__defines.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">RCC Defines<div class="ingroups"><a class="el" href="group__GD32F1x0__defines.html">GD32F1x0xx Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the GD32F1x0 Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC Defines:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines.png" border="0" usemap="#agroup____rcc____defines" alt=""/></div>
<map name="agroup____rcc____defines" id="agroup____rcc____defines">
<area shape="rect" href="group__GD32F1x0__defines.html" title="Defined Constants and Types for the GD32F1x0xx series." alt="" coords="5,425,164,451"/>
<area shape="rect" title="Defined Constants and Types for the GD32F1x0 Reset and Clock Control" alt="" coords="212,425,315,451"/>
<area shape="rect" href="group__rcc__ahbenr__en.html" title=" " alt="" coords="363,5,569,31"/>
<area shape="rect" href="group__rcc__ahbrstr__rst.html" title=" " alt="" coords="365,55,567,95"/>
<area shape="rect" href="group__rcc__apb1enr__en.html" title=" " alt="" coords="383,119,549,159"/>
<area shape="rect" href="group__rcc__apb1rstr__rst.html" title=" " alt="" coords="385,183,547,223"/>
<area shape="rect" href="group__rcc__apb2enr__en.html" title=" " alt="" coords="383,247,549,287"/>
<area shape="rect" href="group__rcc__apb2rstr__rst.html" title=" " alt="" coords="385,311,547,351"/>
<area shape="rect" href="group__rcc__cfgr__adcpre.html" title=" " alt="" coords="379,376,553,401"/>
<area shape="rect" href="group__rcc__cfgr__ahbpre.html" title=" " alt="" coords="387,425,545,451"/>
<area shape="rect" href="group__rcc__cfgr__apbxpre.html" title="These can be used for both APB1 and APB2 prescaling." alt="" coords="371,475,561,515"/>
<area shape="rect" href="group__rcc__cfgr__deprecated.html" title="Older compatible definitions to ease migration." alt="" coords="381,539,551,579"/>
<area shape="rect" href="group__rcc__cfgr__hsepre.html" title=" " alt="" coords="381,603,551,643"/>
<area shape="rect" href="group__rcc__cfgr__pcs.html" title=" " alt="" coords="378,667,554,707"/>
<area shape="rect" href="group__rcc__cfgr__pmf.html" title=" " alt="" coords="367,731,565,771"/>
<area shape="rect" href="group__rcc__cfgr__scs.html" title=" " alt="" coords="375,796,557,821"/>
<area shape="rect" href="group__rcc__cfgr__usbpre.html" title=" " alt="" coords="379,846,553,886"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__rcc__cfgr__usbpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__usbpre.html">USBPRE: USB prescaler (RCC_CFGR[23:22])</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__pmf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html">PLLMUL: PLL multiplication factor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__hsepre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__hsepre.html">PLLXTPRE: HSE divider for PLL entry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__pcs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pcs.html">PLLSRC: PLL entry clock source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__adcpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__adcpre.html">ADCPRE: ADC prescaler</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__apbxpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apbxpre.html">RCC_CFGR APBx prescale factors</a></td></tr>
<tr class="memdesc:group__rcc__cfgr__apbxpre"><td class="mdescLeft">&#160;</td><td class="mdescRight">These can be used for both APB1 and APB2 prescaling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__ahbpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html">HPRE: AHB prescaler</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__scs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__scs.html">SW: System clock switch</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__deprecated"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__deprecated.html">RCC_CFGR Deprecated dividers</a></td></tr>
<tr class="memdesc:group__rcc__cfgr__deprecated"><td class="mdescLeft">&#160;</td><td class="mdescRight">Older compatible definitions to ease migration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbrstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td></tr>
<tr class="separator:ga3465fac46f8d87fc7e243765777af052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td></tr>
<tr class="separator:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td></tr>
<tr class="separator:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698">RCC_APB2RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td></tr>
<tr class="separator:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2">RCC_APB1RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td></tr>
<tr class="separator:ga758db6d69dc2816cd403e5361ab124f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">RCC_AHBENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td></tr>
<tr class="separator:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4">RCC_APB2ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td></tr>
<tr class="separator:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td></tr>
<tr class="separator:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td></tr>
<tr class="separator:gabd13837c4c33c5df3bdff96f8886d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td></tr>
<tr class="separator:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">RCC_AHBRSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28)</td></tr>
<tr class="separator:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c)</td></tr>
<tr class="separator:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6912e879823f06f07b1b81b8889b4670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6912e879823f06f07b1b81b8889b4670">RCC_CFGR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x30)</td></tr>
<tr class="separator:ga6912e879823f06f07b1b81b8889b4670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9add20a98b0c495f01854ac661cbb47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9add20a98b0c495f01854ac661cbb47f">RCC_CR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x34)</td></tr>
<tr class="separator:ga9add20a98b0c495f01854ac661cbb47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaed1755f7701e28fb7a5756b0f80d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacaaed1755f7701e28fb7a5756b0f80d0">RCC_CFGR_PLLNODIV</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:gacaaed1755f7701e28fb7a5756b0f80d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562bc8e3d48d9685f439fb7d150030b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga562bc8e3d48d9685f439fb7d150030b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bd335b38b0a72a0f42661829727fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:gac0bd335b38b0a72a0f42661829727fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41db56060b3511b3091d081c7c1ef659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga41db56060b3511b3091d081c7c1ef659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a>&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a>&#160;&#160;&#160;(4 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4377674783b059ad394bffa7c435d816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4377674783b059ad394bffa7c435d816">RCC_CFGR_MCOPRE_DIV32</a>&#160;&#160;&#160;(5 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga4377674783b059ad394bffa7c435d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733cee28eca0dbfb1003b741d8115a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga733cee28eca0dbfb1003b741d8115a72">RCC_CFGR_MCOPRE_DIV64</a>&#160;&#160;&#160;(6 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga733cee28eca0dbfb1003b741d8115a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d342ce76bcf1263655d2bf6a5fb9b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9d342ce76bcf1263655d2bf6a5fb9b70">RCC_CFGR_MCOPRE_DIV128</a>&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga9d342ce76bcf1263655d2bf6a5fb9b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398076aa39a454723581c8306171bf78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga398076aa39a454723581c8306171bf78">RCC_CFGR_PLLMUL_4_SHIFT</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga398076aa39a454723581c8306171bf78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8b88fab5cb439059da2659fcb1503c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gace8b88fab5cb439059da2659fcb1503c">RCC_CFGR_PLLMUL_4</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga398076aa39a454723581c8306171bf78">RCC_CFGR_PLLMUL_4_SHIFT</a>)</td></tr>
<tr class="separator:gace8b88fab5cb439059da2659fcb1503c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312a8b71910c2651fecef435f8fc8a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga312a8b71910c2651fecef435f8fc8a69">RCC_CFGR_MCO_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga312a8b71910c2651fecef435f8fc8a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9c7eae80be545a3ffdacf0ba163c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaff9c7eae80be545a3ffdacf0ba163c36">RCC_CFGR_MCO_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:gaff9c7eae80be545a3ffdacf0ba163c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cca64c29290cda14213761e3f69830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae5cca64c29290cda14213761e3f69830">RCC_CFGR_MCO_NOCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae5cca64c29290cda14213761e3f69830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a53ff21eba16600568a228a7a9646a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga09a53ff21eba16600568a228a7a9646a">RCC_CFGR_MCO_HSI14</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga09a53ff21eba16600568a228a7a9646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c817553f5f226b1d661b1448ed820a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga96c817553f5f226b1d661b1448ed820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b83ae21df9327e2a705b19ce981da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac1b83ae21df9327e2a705b19ce981da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689c5723139cea7d289de7715a2794a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga689c5723139cea7d289de7715a2794a2">RCC_CFGR_USBPRE_SHIFT</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga689c5723139cea7d289de7715a2794a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6d5077566e1bf81dd47156743dd05e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga689c5723139cea7d289de7715a2794a2">RCC_CFGR_USBPRE_SHIFT</a>)</td></tr>
<tr class="separator:gade6d5077566e1bf81dd47156743dd05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ce077764bca48e9c95d05f921a1dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga52ce077764bca48e9c95d05f921a1dd7">RCC_CFGR_PLLMUL_0_3_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga52ce077764bca48e9c95d05f921a1dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3020285c9fcdba5681a122fd8a1770e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3020285c9fcdba5681a122fd8a1770e9">RCC_CFGR_PLLMUL_0_3</a>&#160;&#160;&#160;(0xF &lt;&lt; <a class="el" href="group__rcc__defines.html#ga52ce077764bca48e9c95d05f921a1dd7">RCC_CFGR_PLLMUL_0_3_SHIFT</a>)</td></tr>
<tr class="separator:ga3020285c9fcdba5681a122fd8a1770e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46d6eb30e0bf1cf914cd49a75352915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae46d6eb30e0bf1cf914cd49a75352915">RCC_CFGR_ADCPRE_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gae46d6eb30e0bf1cf914cd49a75352915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970436533d6ba9f1cb8ac840476093fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gae46d6eb30e0bf1cf914cd49a75352915">RCC_CFGR_ADCPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga970436533d6ba9f1cb8ac840476093fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a0cbdc8e97c9b49262611b4a999f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">RCC_CFGR_PPRE2_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga15a0cbdc8e97c9b49262611b4a999f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a0cbdc8e97c9b49262611b4a999f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">RCC_CFGR_PPRE2_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga15a0cbdc8e97c9b49262611b4a999f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">RCC_CFGR_PPRE2_SHIFT</a>)</td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5d3be2370b0ec48507ffdac9745c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">RCC_CFGR_PPRE1_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafb5d3be2370b0ec48507ffdac9745c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5d3be2370b0ec48507ffdac9745c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">RCC_CFGR_PPRE1_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafb5d3be2370b0ec48507ffdac9745c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">RCC_CFGR_PPRE1_SHIFT</a>)</td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;(0xF &lt;&lt; <a class="el" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a>)</td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41aef118b0611444caa87df8ea302dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga41aef118b0611444caa87df8ea302dc2">RCC_CFGR_PPRE2_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga41aef118b0611444caa87df8ea302dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1220a63e00de9ff4a2a45474ead3662d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1220a63e00de9ff4a2a45474ead3662d">RCC_CFGR_PPRE1_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga1220a63e00de9ff4a2a45474ead3662d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0">RCC_CFGR_SWS_SYSCLKSEL_HSICLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">RCC_CFGR_SWS_SYSCLKSEL_HSECLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc8b3374113007079d1aafaaf896825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825">RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gadcc8b3374113007079d1aafaaf896825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1c15a682f139768c986e281916db12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabc1c15a682f139768c986e281916db12">RCC_CIR_HSI14RDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gabc1c15a682f139768c986e281916db12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1854e5c45c0cb76d0cd468a4546505d4">RCC_CIR_HSI14RDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga50433b2663ccee3a4ad2f219da4b74b6">RCC_CIR_HSI14RDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a587751e0aa065d5cc0597ddafcbe2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8a587751e0aa065d5cc0597ddafcbe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">RCC_CFGR2_PREDIV_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554c3890138f4fabc86af31ec7508f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga554c3890138f4fabc86af31ec7508f26">RCC_CFGR2_PREDIV_DIV3</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga554c3890138f4fabc86af31ec7508f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03989668fed9fe564f60fb13cfcae681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga03989668fed9fe564f60fb13cfcae681">RCC_CFGR2_PREDIV_DIV4</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga03989668fed9fe564f60fb13cfcae681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">RCC_CFGR2_PREDIV_DIV5</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad76c4165380e49e9d9784e7bf5fab1b6">RCC_CFGR2_PREDIV_DIV6</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa63b565a6b48cee1ea49a0be9f2f9185">RCC_CFGR2_PREDIV_DIV7</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25aec8f8ebb84c4716db308dc179339b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga25aec8f8ebb84c4716db308dc179339b">RCC_CFGR2_PREDIV_DIV8</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga25aec8f8ebb84c4716db308dc179339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a9c6bb08a63295636119df733d0f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga97a9c6bb08a63295636119df733d0f9f">RCC_CFGR2_PREDIV_DIV9</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga97a9c6bb08a63295636119df733d0f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b94190a5066c1679c7d82c652536445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2b94190a5066c1679c7d82c652536445">RCC_CFGR2_PREDIV_DIV10</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:ga2b94190a5066c1679c7d82c652536445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9932904c30e68bb7b52cea28cbeae69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac9932904c30e68bb7b52cea28cbeae69">RCC_CFGR2_PREDIV_DIV11</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:gac9932904c30e68bb7b52cea28cbeae69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5402db0b8522c06ce3e1ff6813a508f0">RCC_CFGR2_PREDIV_DIV12</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae35fc61c8c5b86c6b1d484a132bb3e45">RCC_CFGR2_PREDIV_DIV13</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7d58f429410f5aaa9475a3a4b63492bc">RCC_CFGR2_PREDIV_DIV14</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="separator:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579a0cc7dcca708fef65e3217c55666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga579a0cc7dcca708fef65e3217c55666e">RCC_CFGR2_PREDIV_DIV15</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:ga579a0cc7dcca708fef65e3217c55666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga95d845a26c3d1e98a883e6e1007c401e">RCC_CFGR2_PREDIV_DIV16</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c2dbd9d344dcb5536e20878e4450de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">RCC_CFGR3_USART2SW_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga92c2dbd9d344dcb5536e20878e4450de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990dfdd4bb37aac15b451332946d036a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga990dfdd4bb37aac15b451332946d036a">RCC_CFGR3_USART2SW</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">RCC_CFGR3_USART2SW_SHIFT</a>)</td></tr>
<tr class="separator:ga990dfdd4bb37aac15b451332946d036a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6c591013de0f3ea2951fcacaca2cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4d6c591013de0f3ea2951fcacaca2cb0">RCC_CFGR3_USART2SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">RCC_CFGR3_USART2SW_SHIFT</a>)</td></tr>
<tr class="separator:ga4d6c591013de0f3ea2951fcacaca2cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b9a3ddc198cd2154c475f12e0cfe7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa4b9a3ddc198cd2154c475f12e0cfe7c">RCC_CFGR3_USART2SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">RCC_CFGR3_USART2SW_SHIFT</a>)</td></tr>
<tr class="separator:gaa4b9a3ddc198cd2154c475f12e0cfe7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632060be27546401b095c0e08ddc8ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga632060be27546401b095c0e08ddc8ea3">RCC_CFGR3_USART2SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">RCC_CFGR3_USART2SW_SHIFT</a>)</td></tr>
<tr class="separator:ga632060be27546401b095c0e08ddc8ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22816802a0c183ebb42f2b93d0cb500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae22816802a0c183ebb42f2b93d0cb500">RCC_CFGR3_USART2SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">RCC_CFGR3_USART2SW_SHIFT</a>)</td></tr>
<tr class="separator:gae22816802a0c183ebb42f2b93d0cb500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881ce9886f29873a0e3f11c378e96cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga881ce9886f29873a0e3f11c378e96cf0">RCC_CFGR3_ADCSW</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga881ce9886f29873a0e3f11c378e96cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af3b9205dcc951e615711998db2ac85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0af3b9205dcc951e615711998db2ac85">RCC_CFGR3_CECSW</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga0af3b9205dcc951e615711998db2ac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(base,  bit)&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td></tr>
<tr class="separator:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga784c76fc43dbb39e073f878c6daa9f93"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga784c76fc43dbb39e073f878c6daa9f93">rcc_clock_hsi</a> { <a class="el" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a82b017f2d0eefedd00125e1ea9a91244">RCC_CLOCK_HSI_48MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93ab901b8b2cf3a6b6b37cef121636273fc">RCC_CLOCK_HSI_64MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa">RCC_CLOCK_HSI_END</a>
 }</td></tr>
<tr class="separator:ga784c76fc43dbb39e073f878c6daa9f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58294b7e0bd9e7c00861ba508dbc0a4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac58294b7e0bd9e7c00861ba508dbc0a4">rcc_clock_hse8</a> { <a class="el" href="group__rcc__defines.html#ggac58294b7e0bd9e7c00861ba508dbc0a4a4c1cbd24e5b94763b37e4da8e7b24439">RCC_CLOCK_HSE8_72MHZ</a>
, <a class="el" href="group__rcc__defines.html#ggac58294b7e0bd9e7c00861ba508dbc0a4a92050694a3cedce6cc85ac2183b0b305">RCC_CLOCK_HSE8_END</a>
 }</td></tr>
<tr class="separator:gac58294b7e0bd9e7c00861ba508dbc0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c2b48bd51903ccf423c86458194354"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>
<br />
 }</td></tr>
<tr class="separator:ga68c2b48bd51903ccf423c86458194354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c7db24941f636ee238833c481ada48"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3">RCC_DMA</a> = _REG_BIT(0x14, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab">RCC_SRAM</a> = _REG_BIT(0x14, 2)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8c99d9dde06648a740f4b14f3f62ce1e">RCC_FLTF</a> = _REG_BIT(0x14, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a> = _REG_BIT(0x14, 6)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a> = _REG_BIT(0x14, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a> = _REG_BIT(0x14, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a> = _REG_BIT(0x14, 19)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a> = _REG_BIT(0x14, 20)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a> = _REG_BIT(0x14, 22)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc">RCC_TSC</a> = _REG_BIT(0x14, 24)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a25e91bf31530fdeb60c7f405f9282cf3">RCC_SYSCFG_COMP</a> = _REG_BIT(0x18, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">RCC_ADC</a> = _REG_BIT(0x18, 9)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a> = _REG_BIT(0x18, 11)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a> = _REG_BIT(0x18, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a> = _REG_BIT(0x18, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a> = _REG_BIT(0x18, 16)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a> = _REG_BIT(0x18, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a> = _REG_BIT(0x18, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a> = _REG_BIT(0x1C, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a> = _REG_BIT(0x1C, 1)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a> = _REG_BIT(0x1C, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">RCC_TIM14</a> = _REG_BIT(0x1C, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514">RCC_WWDG</a> = _REG_BIT(0x1C, 11)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a> = _REG_BIT(0x1C, 14)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952">RCC_SPI3</a> = _REG_BIT(0x1C, 15)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a> = _REG_BIT(0x1C, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a> = _REG_BIT(0x1C, 21)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a> = _REG_BIT(0x1C, 22)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793">RCC_USB</a> = _REG_BIT(0x1C, 23)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a> = _REG_BIT(0x1C, 28)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4">RCC_DAC</a> = _REG_BIT(0x1C, 29)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7">RCC_CEC</a> = _REG_BIT(0x1C, 30)
<br />
 }</td></tr>
<tr class="separator:ga54c7db24941f636ee238833c481ada48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acb94f0c57f7e4ac8a32dc442d3182cec">RST_BACKUPDOMAIN</a> = _REG_BIT(0x20, 16)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a> = _REG_BIT(0x28, 17)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a> = _REG_BIT(0x28, 18)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a> = _REG_BIT(0x28, 19)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a> = _REG_BIT(0x28, 20)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a> = _REG_BIT(0x28, 21)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a> = _REG_BIT(0x28, 22)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3">RST_TSC</a> = _REG_BIT(0x28, 24)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a> = _REG_BIT(0x0C, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">RST_ADC</a> = _REG_BIT(0x0C, 9)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a> = _REG_BIT(0x0C, 11)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a> = _REG_BIT(0x0C, 12)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a> = _REG_BIT(0x0C, 14)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a> = _REG_BIT(0x0C, 16)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a> = _REG_BIT(0x0C, 17)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a> = _REG_BIT(0x0C, 18)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a> = _REG_BIT(0x10, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a> = _REG_BIT(0x10, 1)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a> = _REG_BIT(0x10, 4)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">RST_TIM14</a> = _REG_BIT(0x10, 8)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1">RST_WWDG</a> = _REG_BIT(0x10, 11)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a> = _REG_BIT(0x10, 14)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8">RST_SPI3</a> = _REG_BIT(0x10, 15)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a> = _REG_BIT(0x10, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a> = _REG_BIT(0x10, 21)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a> = _REG_BIT(0x10, 22)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c">RST_USB</a> = _REG_BIT(0x10, 23)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a> = _REG_BIT(0x10, 28)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45">RST_DAC</a> = _REG_BIT(0x10, 29)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a">RST_CEC</a> = _REG_BIT(0x10, 30)
<br />
 }</td></tr>
<tr class="separator:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1c96c4bce0fe924171980aa993d2a0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Oscillator Ready Interrupt Flag.  <a href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">More...</a><br /></td></tr>
<tr class="separator:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6507734e493649ea262e10a511581d67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga6507734e493649ea262e10a511581d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Oscillator Ready Interrupt.  <a href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">More...</a><br /></td></tr>
<tr class="separator:ga6507734e493649ea262e10a511581d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d1d31caae583cd72443e35885902b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga7f7d1d31caae583cd72443e35885902b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Oscillator Ready Interrupt.  <a href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">More...</a><br /></td></tr>
<tr class="separator:ga7f7d1d31caae583cd72443e35885902b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c3b6e7aee2cee13506e3f555539008"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga01c3b6e7aee2cee13506e3f555539008"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Oscillator Ready Interrupt Flag.  <a href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">More...</a><br /></td></tr>
<tr class="separator:ga01c3b6e7aee2cee13506e3f555539008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="memdesc:gab1b45443e00d0774628de632257ba9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Clock Security System Interrupt Flag.  <a href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">More...</a><br /></td></tr>
<tr class="separator:gab1b45443e00d0774628de632257ba9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="memdesc:ga0d3d34d807e0934127960914833a1b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Clock Security System Interrupt Flag.  <a href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">More...</a><br /></td></tr>
<tr class="separator:ga0d3d34d807e0934127960914833a1b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn on an Oscillator.  <a href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">More...</a><br /></td></tr>
<tr class="separator:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d079556639549018fbd8d66cf5fc20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga89d079556639549018fbd8d66cf5fc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn off an Oscillator.  <a href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">More...</a><br /></td></tr>
<tr class="separator:ga89d079556639549018fbd8d66cf5fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="memdesc:gaddb943f9f25dc2df52890c90d468f373"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Clock Security System.  <a href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">More...</a><br /></td></tr>
<tr class="separator:gaddb943f9f25dc2df52890c90d468f373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="memdesc:ga2297cce07d5113023bf8eff03fc62c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Clock Security System.  <a href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">More...</a><br /></td></tr>
<tr class="separator:ga2297cce07d5113023bf8eff03fc62c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c291271812c333d975807cd5ec99a36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a> (uint32_t clk)</td></tr>
<tr class="memdesc:ga2c291271812c333d975807cd5ec99a36"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the System Clock.  <a href="group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">More...</a><br /></td></tr>
<tr class="separator:ga2c291271812c333d975807cd5ec99a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Multiplication Factor.  <a href="group__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f">More...</a><br /></td></tr>
<tr class="separator:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="memdesc:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Clock Source.  <a href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">More...</a><br /></td></tr>
<tr class="separator:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae307406af5f22597be382a3eecc7b54b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a> (uint32_t pllxtpre)</td></tr>
<tr class="memdesc:gae307406af5f22597be382a3eecc7b54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the HSE Frequency Divider used as PLL Clock Source.  <a href="group__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b">More...</a><br /></td></tr>
<tr class="separator:gae307406af5f22597be382a3eecc7b54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58f3540cedf5a15e31e8ac453834079"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf58f3540cedf5a15e31e8ac453834079">rcc_rtc_clock_enabled_flag</a> (void)</td></tr>
<tr class="memdesc:gaf58f3540cedf5a15e31e8ac453834079"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC RTC Clock Enabled Flag.  <a href="group__rcc__defines.html#gaf58f3540cedf5a15e31e8ac453834079">More...</a><br /></td></tr>
<tr class="separator:gaf58f3540cedf5a15e31e8ac453834079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd376925e81df9e2f78110fabcdbd893"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabd376925e81df9e2f78110fabcdbd893">rcc_enable_rtc_clock</a> (void)</td></tr>
<tr class="memdesc:gabd376925e81df9e2f78110fabcdbd893"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the RTC clock.  <a href="group__rcc__defines.html#gabd376925e81df9e2f78110fabcdbd893">More...</a><br /></td></tr>
<tr class="separator:gabd376925e81df9e2f78110fabcdbd893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7e55c7554def2e7152af495e1565a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1a7e55c7554def2e7152af495e1565a8">rcc_set_rtc_clock_source</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> clock_source)</td></tr>
<tr class="memdesc:ga1a7e55c7554def2e7152af495e1565a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the RTC clock.  <a href="group__rcc__defines.html#ga1a7e55c7554def2e7152af495e1565a8">More...</a><br /></td></tr>
<tr class="separator:ga1a7e55c7554def2e7152af495e1565a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a> (uint32_t adcpre)</td></tr>
<tr class="memdesc:ga190cb3bbb95d687334d00e15bfab5b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Setup the A/D Clock.  <a href="group__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56">More...</a><br /></td></tr>
<tr class="separator:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adc6212cb75c86d4d89fee20761a0e5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6adc6212cb75c86d4d89fee20761a0e5">rcc_set_ppre2</a> (uint32_t ppre1)</td></tr>
<tr class="memdesc:ga6adc6212cb75c86d4d89fee20761a0e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB2 Prescale Factor.  <a href="group__rcc__defines.html#ga6adc6212cb75c86d4d89fee20761a0e5">More...</a><br /></td></tr>
<tr class="separator:ga6adc6212cb75c86d4d89fee20761a0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a> (uint32_t ppre1)</td></tr>
<tr class="memdesc:gaaf1b9174131b00a7014c0328a53a65a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB1 Prescale Factor.  <a href="group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">More...</a><br /></td></tr>
<tr class="separator:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="memdesc:gae192b2cd0f37124db5ed76d599a5671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the AHB Prescale Factor.  <a href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">More...</a><br /></td></tr>
<tr class="separator:gae192b2cd0f37124db5ed76d599a5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad434015520b42043657d7478f8308c37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a> (uint32_t usbpre)</td></tr>
<tr class="memdesc:gad434015520b42043657d7478f8308c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the USB Prescale Factor.  <a href="group__rcc__defines.html#gad434015520b42043657d7478f8308c37">More...</a><br /></td></tr>
<tr class="separator:gad434015520b42043657d7478f8308c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b592070405248d60877bba98a054aee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5b592070405248d60877bba98a054aee">rcc_set_prediv</a> (uint32_t prediv)</td></tr>
<tr class="separator:ga5b592070405248d60877bba98a054aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373359648b1677ac49d2fe86bff99b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga3373359648b1677ac49d2fe86bff99b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Get the System Clock Source.  <a href="group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">More...</a><br /></td></tr>
<tr class="separator:ga3373359648b1677ac49d2fe86bff99b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbf49936af50688a96ec4f309f710c6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4bbf49936af50688a96ec4f309f710c6">rcc_clock_setup_pll</a> (const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock)</td></tr>
<tr class="memdesc:ga4bbf49936af50688a96ec4f309f710c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup clocks to run from PLL.  <a href="group__rcc__defines.html#ga4bbf49936af50688a96ec4f309f710c6">More...</a><br /></td></tr>
<tr class="separator:ga4bbf49936af50688a96ec4f309f710c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02e63deae78644c393004fb900fe584"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a> (void)</td></tr>
<tr class="memdesc:gaa02e63deae78644c393004fb900fe584"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset the Backup Domain.  <a href="group__rcc__defines.html#gaa02e63deae78644c393004fb900fe584">More...</a><br /></td></tr>
<tr class="separator:gaa02e63deae78644c393004fb900fe584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3dd53c1ced02082fce0076976547a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaaf3dd53c1ced02082fce0076976547a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">More...</a><br /></td></tr>
<tr class="separator:gaaf3dd53c1ced02082fce0076976547a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaf9fddc20e14204db6d4a4a54132d191b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">More...</a><br /></td></tr>
<tr class="separator:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="memdesc:ga3779f1460275e6788f706c61d7f77205"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">More...</a><br /></td></tr>
<tr class="separator:ga3779f1460275e6788f706c61d7f77205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="memdesc:gabb1b312c6db8db25447460742dcdb566"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">More...</a><br /></td></tr>
<tr class="separator:gabb1b312c6db8db25447460742dcdb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Peripheral Clock in running mode.  <a href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">More...</a><br /></td></tr>
<tr class="separator:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87325ef1019f246cd84ba8aa73100721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">rcc_periph_clock_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga87325ef1019f246cd84ba8aa73100721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Peripheral Clock in running mode.  <a href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">More...</a><br /></td></tr>
<tr class="separator:ga87325ef1019f246cd84ba8aa73100721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">rcc_periph_reset_pulse</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, pulsed.  <a href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">More...</a><br /></td></tr>
<tr class="separator:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e2843e5d017717da66599ccc5daef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">rcc_periph_reset_hold</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga6f3e2843e5d017717da66599ccc5daef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, hold.  <a href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">More...</a><br /></td></tr>
<tr class="separator:ga6f3e2843e5d017717da66599ccc5daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">rcc_periph_reset_release</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga08aceecc3bebdf33119e8d7daf58b573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, release.  <a href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">More...</a><br /></td></tr>
<tr class="separator:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">rcc_set_mco</a> (uint32_t mcosrc)</td></tr>
<tr class="memdesc:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the source of Microcontroller Clock Output.  <a href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">More...</a><br /></td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">More...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">More...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2706213ae449214826f797ac93c51d52"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga2706213ae449214826f797ac93c51d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the given oscillator ready?  <a href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">More...</a><br /></td></tr>
<tr class="separator:ga2706213ae449214826f797ac93c51d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for Oscillator Ready.  <a href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">More...</a><br /></td></tr>
<tr class="separator:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafbb1afb9546f939744d71f4bd6f537bf">rcc_get_div_from_hpre</a> (uint8_t div_val)</td></tr>
<tr class="memdesc:gafbb1afb9546f939744d71f4bd6f537bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers.  <a href="group__rcc__defines.html#gafbb1afb9546f939744d71f4bd6f537bf">More...</a><br /></td></tr>
<tr class="separator:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga86f90a27c26bc25e22999419f7d08622"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></td></tr>
<tr class="separator:ga86f90a27c26bc25e22999419f7d08622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td></tr>
<tr class="memdesc:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the default clock frequencies.  <a href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">More...</a><br /></td></tr>
<tr class="separator:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a></td></tr>
<tr class="separator:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d8ebd174be48959f3cc355ff8ce766"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga51d8ebd174be48959f3cc355ff8ce766">rcc_hsi_configs</a> [<a class="el" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa">RCC_CLOCK_HSI_END</a>]</td></tr>
<tr class="separator:ga51d8ebd174be48959f3cc355ff8ce766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a98c84b8caf21396e78960c6dcec56"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga17a98c84b8caf21396e78960c6dcec56">rcc_hse8_configs</a> [<a class="el" href="group__rcc__defines.html#ggac58294b7e0bd9e7c00861ba508dbc0a4a92050694a3cedce6cc85ac2183b0b305">RCC_CLOCK_HSE8_END</a>]</td></tr>
<tr class="separator:ga17a98c84b8caf21396e78960c6dcec56"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p ><b>Defined Constants and Types for the GD32F1x0 Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span class="obfuscator">.nosp@m.</span>erma<span class="obfuscator">.nosp@m.</span>nn-uw<span class="obfuscator">.nosp@m.</span>e.de</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>18 August 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2013 Frantisek Burian <a href="#" onclick="location.href='mai'+'lto:'+'BuF'+'ra'+'n@s'+'ez'+'nam'+'.c'+'z'; return false;">BuFra<span class="obfuscator">.nosp@m.</span>n@se<span class="obfuscator">.nosp@m.</span>znam.<span class="obfuscator">.nosp@m.</span>cz</a> </dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga859a9ba8fcc7c60a0f7dfd5865001f08" name="ga859a9ba8fcc7c60a0f7dfd5865001f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga859a9ba8fcc7c60a0f7dfd5865001f08">&#9670;&nbsp;</a></span>_REG_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _REG_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00463">463</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gac80336b2b7c3c43e36370c84ab122b1f" name="gac80336b2b7c3c43e36370c84ab122b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac80336b2b7c3c43e36370c84ab122b1f">&#9670;&nbsp;</a></span>RCC_AHBENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00051">51</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gad97b07e757b67cb8711ca5d20ea8ad3e" name="gad97b07e757b67cb8711ca5d20ea8ad3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97b07e757b67cb8711ca5d20ea8ad3e">&#9670;&nbsp;</a></span>RCC_AHBRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00056">56</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gad4baa1f26b04719fe3d4e2f02d7dde40" name="gad4baa1f26b04719fe3d4e2f02d7dde40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4baa1f26b04719fe3d4e2f02d7dde40">&#9670;&nbsp;</a></span>RCC_APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00053">53</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga758db6d69dc2816cd403e5361ab124f2" name="ga758db6d69dc2816cd403e5361ab124f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758db6d69dc2816cd403e5361ab124f2">&#9670;&nbsp;</a></span>RCC_APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00050">50</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga6d4cd87f49d551c356fed82cbbddc5a4" name="ga6d4cd87f49d551c356fed82cbbddc5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4cd87f49d551c356fed82cbbddc5a4">&#9670;&nbsp;</a></span>RCC_APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00052">52</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaec8fff978fdbc3903c85e1bb5b4fa698" name="gaec8fff978fdbc3903c85e1bb5b4fa698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec8fff978fdbc3903c85e1bb5b4fa698">&#9670;&nbsp;</a></span>RCC_APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00049">49</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gabd13837c4c33c5df3bdff96f8886d438" name="gabd13837c4c33c5df3bdff96f8886d438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd13837c4c33c5df3bdff96f8886d438">&#9670;&nbsp;</a></span>RCC_BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">54</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga2b85b3ab656dfa2809b15e6e530c17a2" name="ga2b85b3ab656dfa2809b15e6e530c17a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b85b3ab656dfa2809b15e6e530c17a2">&#9670;&nbsp;</a></span>RCC_BDCR_BDRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00367">367</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga542dffd7f8dc4da5401b54d822a22af0" name="ga542dffd7f8dc4da5401b54d822a22af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga542dffd7f8dc4da5401b54d822a22af0">&#9670;&nbsp;</a></span>RCC_BDCR_LSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEBYP&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00370">370</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga00145f8814cb9a5b180d76499d97aead" name="ga00145f8814cb9a5b180d76499d97aead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00145f8814cb9a5b180d76499d97aead">&#9670;&nbsp;</a></span>RCC_BDCR_LSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEON&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00372">372</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaafca81172ed857ce6b94582fcaada87c" name="gaafca81172ed857ce6b94582fcaada87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafca81172ed857ce6b94582fcaada87c">&#9670;&nbsp;</a></span>RCC_BDCR_LSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSERDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00371">371</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga79ea6f2df75f09b17df9582037ed6a53" name="ga79ea6f2df75f09b17df9582037ed6a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79ea6f2df75f09b17df9582037ed6a53">&#9670;&nbsp;</a></span>RCC_BDCR_RTCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00368">368</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga8f7780f390ef4cbb05efa06554ba0998" name="ga8f7780f390ef4cbb05efa06554ba0998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f7780f390ef4cbb05efa06554ba0998">&#9670;&nbsp;</a></span>RCC_CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">47</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga64199667e9ebcac6859f3f9c275fc7d9" name="ga64199667e9ebcac6859f3f9c275fc7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64199667e9ebcac6859f3f9c275fc7d9">&#9670;&nbsp;</a></span>RCC_CFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00057">57</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga022892b6d0e4ee671b82e7f6552b0074" name="ga022892b6d0e4ee671b82e7f6552b0074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022892b6d0e4ee671b82e7f6552b0074">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00394">394</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga2b94190a5066c1679c7d82c652536445" name="ga2b94190a5066c1679c7d82c652536445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b94190a5066c1679c7d82c652536445">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV10&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00404">404</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gac9932904c30e68bb7b52cea28cbeae69" name="gac9932904c30e68bb7b52cea28cbeae69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9932904c30e68bb7b52cea28cbeae69">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV11&#160;&#160;&#160;0xa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00405">405</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5402db0b8522c06ce3e1ff6813a508f0" name="ga5402db0b8522c06ce3e1ff6813a508f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5402db0b8522c06ce3e1ff6813a508f0">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV12&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00406">406</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gae35fc61c8c5b86c6b1d484a132bb3e45" name="gae35fc61c8c5b86c6b1d484a132bb3e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae35fc61c8c5b86c6b1d484a132bb3e45">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV13&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00407">407</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga7d58f429410f5aaa9475a3a4b63492bc" name="ga7d58f429410f5aaa9475a3a4b63492bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d58f429410f5aaa9475a3a4b63492bc">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV14&#160;&#160;&#160;0xd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00408">408</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga579a0cc7dcca708fef65e3217c55666e" name="ga579a0cc7dcca708fef65e3217c55666e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga579a0cc7dcca708fef65e3217c55666e">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV15&#160;&#160;&#160;0xe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00409">409</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga95d845a26c3d1e98a883e6e1007c401e" name="ga95d845a26c3d1e98a883e6e1007c401e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95d845a26c3d1e98a883e6e1007c401e">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV16&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00410">410</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga8beaa356ccf238b4f9d8ef61dbeae7b1" name="ga8beaa356ccf238b4f9d8ef61dbeae7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8beaa356ccf238b4f9d8ef61dbeae7b1">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV2&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00396">396</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga554c3890138f4fabc86af31ec7508f26" name="ga554c3890138f4fabc86af31ec7508f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554c3890138f4fabc86af31ec7508f26">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV3&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00397">397</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga03989668fed9fe564f60fb13cfcae681" name="ga03989668fed9fe564f60fb13cfcae681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03989668fed9fe564f60fb13cfcae681">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV4&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00398">398</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga51d5a6f6ad3d9865ed8b6ab562c254d0" name="ga51d5a6f6ad3d9865ed8b6ab562c254d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d5a6f6ad3d9865ed8b6ab562c254d0">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV5&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00399">399</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gad76c4165380e49e9d9784e7bf5fab1b6" name="gad76c4165380e49e9d9784e7bf5fab1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad76c4165380e49e9d9784e7bf5fab1b6">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV6&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00400">400</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaa63b565a6b48cee1ea49a0be9f2f9185" name="gaa63b565a6b48cee1ea49a0be9f2f9185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa63b565a6b48cee1ea49a0be9f2f9185">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV7&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00401">401</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga25aec8f8ebb84c4716db308dc179339b" name="ga25aec8f8ebb84c4716db308dc179339b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25aec8f8ebb84c4716db308dc179339b">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV8&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00402">402</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga97a9c6bb08a63295636119df733d0f9f" name="ga97a9c6bb08a63295636119df733d0f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97a9c6bb08a63295636119df733d0f9f">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_DIV9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV9&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00403">403</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga8a587751e0aa065d5cc0597ddafcbe2f" name="ga8a587751e0aa065d5cc0597ddafcbe2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a587751e0aa065d5cc0597ddafcbe2f">&#9670;&nbsp;</a></span>RCC_CFGR2_PREDIV_NODIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_NODIV&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00395">395</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga6912e879823f06f07b1b81b8889b4670" name="ga6912e879823f06f07b1b81b8889b4670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6912e879823f06f07b1b81b8889b4670">&#9670;&nbsp;</a></span>RCC_CFGR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00058">58</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga881ce9886f29873a0e3f11c378e96cf0" name="ga881ce9886f29873a0e3f11c378e96cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga881ce9886f29873a0e3f11c378e96cf0">&#9670;&nbsp;</a></span>RCC_CFGR3_ADCSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_ADCSW&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00421">421</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0af3b9205dcc951e615711998db2ac85" name="ga0af3b9205dcc951e615711998db2ac85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0af3b9205dcc951e615711998db2ac85">&#9670;&nbsp;</a></span>RCC_CFGR3_CECSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_CECSW&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00422">422</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga990dfdd4bb37aac15b451332946d036a" name="ga990dfdd4bb37aac15b451332946d036a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga990dfdd4bb37aac15b451332946d036a">&#9670;&nbsp;</a></span>RCC_CFGR3_USART2SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART2SW&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">RCC_CFGR3_USART2SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00415">415</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gae22816802a0c183ebb42f2b93d0cb500" name="gae22816802a0c183ebb42f2b93d0cb500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae22816802a0c183ebb42f2b93d0cb500">&#9670;&nbsp;</a></span>RCC_CFGR3_USART2SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART2SW_HSI&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">RCC_CFGR3_USART2SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00419">419</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga632060be27546401b095c0e08ddc8ea3" name="ga632060be27546401b095c0e08ddc8ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga632060be27546401b095c0e08ddc8ea3">&#9670;&nbsp;</a></span>RCC_CFGR3_USART2SW_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART2SW_LSE&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">RCC_CFGR3_USART2SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00418">418</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4d6c591013de0f3ea2951fcacaca2cb0" name="ga4d6c591013de0f3ea2951fcacaca2cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d6c591013de0f3ea2951fcacaca2cb0">&#9670;&nbsp;</a></span>RCC_CFGR3_USART2SW_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART2SW_PCLK&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">RCC_CFGR3_USART2SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00416">416</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga92c2dbd9d344dcb5536e20878e4450de" name="ga92c2dbd9d344dcb5536e20878e4450de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92c2dbd9d344dcb5536e20878e4450de">&#9670;&nbsp;</a></span>RCC_CFGR3_USART2SW_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART2SW_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00414">414</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaa4b9a3ddc198cd2154c475f12e0cfe7c" name="gaa4b9a3ddc198cd2154c475f12e0cfe7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4b9a3ddc198cd2154c475f12e0cfe7c">&#9670;&nbsp;</a></span>RCC_CFGR3_USART2SW_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR3_USART2SW_SYSCLK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">RCC_CFGR3_USART2SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00417">417</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga970436533d6ba9f1cb8ac840476093fb" name="ga970436533d6ba9f1cb8ac840476093fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970436533d6ba9f1cb8ac840476093fb">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gae46d6eb30e0bf1cf914cd49a75352915">RCC_CFGR_ADCPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00114">114</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gae46d6eb30e0bf1cf914cd49a75352915" name="gae46d6eb30e0bf1cf914cd49a75352915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae46d6eb30e0bf1cf914cd49a75352915">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00113">113</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gafe10e66938644ee8054a2426ff23efea" name="gafe10e66938644ee8054a2426ff23efea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe10e66938644ee8054a2426ff23efea">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE&#160;&#160;&#160;(0xF &lt;&lt; <a class="el" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00123">123</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gabe81fd6d8e84f74aa4f2e31f26aa2819" name="gabe81fd6d8e84f74aa4f2e31f26aa2819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe81fd6d8e84f74aa4f2e31f26aa2819">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00122">122</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga183179f1b1763f38ae88f2d8d90acd70" name="ga183179f1b1763f38ae88f2d8d90acd70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183179f1b1763f38ae88f2d8d90acd70">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00101">101</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga91f0ac507b8c4e5d443c107d934cfdb1" name="ga91f0ac507b8c4e5d443c107d934cfdb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91f0ac507b8c4e5d443c107d934cfdb1">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSI&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00100">100</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga09a53ff21eba16600568a228a7a9646a" name="ga09a53ff21eba16600568a228a7a9646a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a53ff21eba16600568a228a7a9646a">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSI14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSI14&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00096">96</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gad10ee688b7cf27e652ffd003f177fdcd" name="gad10ee688b7cf27e652ffd003f177fdcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10ee688b7cf27e652ffd003f177fdcd">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_LSE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00098">98</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga96c817553f5f226b1d661b1448ed820a" name="ga96c817553f5f226b1d661b1448ed820a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c817553f5f226b1d661b1448ed820a">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_LSI&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00097">97</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaff9c7eae80be545a3ffdacf0ba163c36" name="gaff9c7eae80be545a3ffdacf0ba163c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff9c7eae80be545a3ffdacf0ba163c36">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00094">94</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gae5cca64c29290cda14213761e3f69830" name="gae5cca64c29290cda14213761e3f69830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5cca64c29290cda14213761e3f69830">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_NOCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_NOCLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00095">95</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gac1b83ae21df9327e2a705b19ce981da6" name="gac1b83ae21df9327e2a705b19ce981da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1b83ae21df9327e2a705b19ce981da6">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_PLL&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00102">102</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga312a8b71910c2651fecef435f8fc8a69" name="ga312a8b71910c2651fecef435f8fc8a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312a8b71910c2651fecef435f8fc8a69">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00093">93</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaecf3b078108fdaf7e66d15ae71ec4181" name="gaecf3b078108fdaf7e66d15ae71ec4181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf3b078108fdaf7e66d15ae71ec4181">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_SYSCLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00099">99</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga2c2055812655d6acfda9a73dd2e94e10" name="ga2c2055812655d6acfda9a73dd2e94e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2055812655d6acfda9a73dd2e94e10">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00080">80</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gac0bd335b38b0a72a0f42661829727fbd" name="gac0bd335b38b0a72a0f42661829727fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0bd335b38b0a72a0f42661829727fbd">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV1&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00081">81</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga9d342ce76bcf1263655d2bf6a5fb9b70" name="ga9d342ce76bcf1263655d2bf6a5fb9b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d342ce76bcf1263655d2bf6a5fb9b70">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV128&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00088">88</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga8aaa21720ceabda4cee4c9dcb8684ccf" name="ga8aaa21720ceabda4cee4c9dcb8684ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aaa21720ceabda4cee4c9dcb8684ccf">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV16&#160;&#160;&#160;(4 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00085">85</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga41db56060b3511b3091d081c7c1ef659" name="ga41db56060b3511b3091d081c7c1ef659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41db56060b3511b3091d081c7c1ef659">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV2&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00082">82</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4377674783b059ad394bffa7c435d816" name="ga4377674783b059ad394bffa7c435d816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4377674783b059ad394bffa7c435d816">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV32&#160;&#160;&#160;(5 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00086">86</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaae98d1559e9bebb8a7221f23e87772dd" name="gaae98d1559e9bebb8a7221f23e87772dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae98d1559e9bebb8a7221f23e87772dd">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV4&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00083">83</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga733cee28eca0dbfb1003b741d8115a72" name="ga733cee28eca0dbfb1003b741d8115a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga733cee28eca0dbfb1003b741d8115a72">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV64&#160;&#160;&#160;(6 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00087">87</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaeb847ba58050383bb4f73e743fb05ee4" name="gaeb847ba58050383bb4f73e743fb05ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb847ba58050383bb4f73e743fb05ee4">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_DIV8&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00084">84</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga562bc8e3d48d9685f439fb7d150030b0" name="ga562bc8e3d48d9685f439fb7d150030b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga562bc8e3d48d9685f439fb7d150030b0">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00079">79</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga3020285c9fcdba5681a122fd8a1770e9" name="ga3020285c9fcdba5681a122fd8a1770e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3020285c9fcdba5681a122fd8a1770e9">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_0_3&#160;&#160;&#160;(0xF &lt;&lt; <a class="el" href="group__rcc__defines.html#ga52ce077764bca48e9c95d05f921a1dd7">RCC_CFGR_PLLMUL_0_3_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00108">108</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga52ce077764bca48e9c95d05f921a1dd7" name="ga52ce077764bca48e9c95d05f921a1dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ce077764bca48e9c95d05f921a1dd7">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL_0_3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_0_3_SHIFT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00107">107</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gace8b88fab5cb439059da2659fcb1503c" name="gace8b88fab5cb439059da2659fcb1503c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace8b88fab5cb439059da2659fcb1503c">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_4&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga398076aa39a454723581c8306171bf78">RCC_CFGR_PLLMUL_4_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00091">91</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga398076aa39a454723581c8306171bf78" name="ga398076aa39a454723581c8306171bf78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga398076aa39a454723581c8306171bf78">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMUL_4_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_4_SHIFT&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00090">90</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gacaaed1755f7701e28fb7a5756b0f80d0" name="gacaaed1755f7701e28fb7a5756b0f80d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaaed1755f7701e28fb7a5756b0f80d0">&#9670;&nbsp;</a></span>RCC_CFGR_PLLNODIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLNODIV&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00077">77</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaba4a5dbbd286f07a97f5aa6e6f3f6a57" name="gaba4a5dbbd286f07a97f5aa6e6f3f6a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">&#9670;&nbsp;</a></span>RCC_CFGR_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00111">111</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga39cb6bd06fb93eed1e2fe9da0297810a" name="ga39cb6bd06fb93eed1e2fe9da0297810a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39cb6bd06fb93eed1e2fe9da0297810a">&#9670;&nbsp;</a></span>RCC_CFGR_PLLXTPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLXTPRE&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00110">110</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga50b2423a5fea74a47b9eb8ab51869412" name="ga50b2423a5fea74a47b9eb8ab51869412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b2423a5fea74a47b9eb8ab51869412">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">RCC_CFGR_PPRE1_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00120">120</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga1220a63e00de9ff4a2a45474ead3662d" name="ga1220a63e00de9ff4a2a45474ead3662d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1220a63e00de9ff4a2a45474ead3662d">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00186">186</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gafb5d3be2370b0ec48507ffdac9745c8b" name="gafb5d3be2370b0ec48507ffdac9745c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5d3be2370b0ec48507ffdac9745c8b">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_SHIFT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00185">185</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gafb5d3be2370b0ec48507ffdac9745c8b" name="gafb5d3be2370b0ec48507ffdac9745c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5d3be2370b0ec48507ffdac9745c8b">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_SHIFT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00185">185</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gad61bd4f9f345ba41806813b0bfff1311" name="gad61bd4f9f345ba41806813b0bfff1311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad61bd4f9f345ba41806813b0bfff1311">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">RCC_CFGR_PPRE2_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00117">117</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga41aef118b0611444caa87df8ea302dc2" name="ga41aef118b0611444caa87df8ea302dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41aef118b0611444caa87df8ea302dc2">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00184">184</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga15a0cbdc8e97c9b49262611b4a999f0e" name="ga15a0cbdc8e97c9b49262611b4a999f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15a0cbdc8e97c9b49262611b4a999f0e">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_SHIFT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00183">183</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga15a0cbdc8e97c9b49262611b4a999f0e" name="ga15a0cbdc8e97c9b49262611b4a999f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15a0cbdc8e97c9b49262611b4a999f0e">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_SHIFT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00183">183</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0eea5e5f7743a7e8995b8beeb18355c1" name="ga0eea5e5f7743a7e8995b8beeb18355c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eea5e5f7743a7e8995b8beeb18355c1">&#9670;&nbsp;</a></span>RCC_CFGR_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00129">129</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gac1ff0e57acf7fa261817c5ee5cb714c7" name="gac1ff0e57acf7fa261817c5ee5cb714c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ff0e57acf7fa261817c5ee5cb714c7">&#9670;&nbsp;</a></span>RCC_CFGR_SW_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00128">128</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga15bf2269500dc97e137315f44aa015c9" name="ga15bf2269500dc97e137315f44aa015c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bf2269500dc97e137315f44aa015c9">&#9670;&nbsp;</a></span>RCC_CFGR_SWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00126">126</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaaee06473ada7ed1bf2cae8e52ce2e9ab" name="gaaee06473ada7ed1bf2cae8e52ce2e9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaee06473ada7ed1bf2cae8e52ce2e9ab">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00125">125</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga3c892bf770b3b7c2b55bf1b6b9d9c35b" name="ga3c892bf770b3b7c2b55bf1b6b9d9c35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_SYSCLKSEL_HSECLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00214">214</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga1b39857ee3bea562521b9dedee8de7a0" name="ga1b39857ee3bea562521b9dedee8de7a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b39857ee3bea562521b9dedee8de7a0">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_SYSCLKSEL_HSICLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00213">213</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gadcc8b3374113007079d1aafaaf896825" name="gadcc8b3374113007079d1aafaaf896825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcc8b3374113007079d1aafaaf896825">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00215">215</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gade6d5077566e1bf81dd47156743dd05e" name="gade6d5077566e1bf81dd47156743dd05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade6d5077566e1bf81dd47156743dd05e">&#9670;&nbsp;</a></span>RCC_CFGR_USBPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_USBPRE&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga689c5723139cea7d289de7715a2794a2">RCC_CFGR_USBPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00105">105</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga689c5723139cea7d289de7715a2794a2" name="ga689c5723139cea7d289de7715a2794a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga689c5723139cea7d289de7715a2794a2">&#9670;&nbsp;</a></span>RCC_CFGR_USBPRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_USBPRE_SHIFT&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00104">104</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga10536e1ad45c689f571d5de3d7b3de55" name="ga10536e1ad45c689f571d5de3d7b3de55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10536e1ad45c689f571d5de3d7b3de55">&#9670;&nbsp;</a></span>RCC_CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">48</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga46edb2b9568f002feba7b4312ed92c1f" name="ga46edb2b9568f002feba7b4312ed92c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46edb2b9568f002feba7b4312ed92c1f">&#9670;&nbsp;</a></span>RCC_CIR_CSSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSC&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00261">261</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gad66b719e4061294de35af58cc27aba7f" name="gad66b719e4061294de35af58cc27aba7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66b719e4061294de35af58cc27aba7f">&#9670;&nbsp;</a></span>RCC_CIR_CSSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSF&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00280">280</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga9464e8188d717902990b467a9396d238" name="ga9464e8188d717902990b467a9396d238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9464e8188d717902990b467a9396d238">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYC&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00266">266</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga11ea196450aac9ac35e283a66afc3da6" name="ga11ea196450aac9ac35e283a66afc3da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11ea196450aac9ac35e283a66afc3da6">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYF&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00285">285</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5492f9b58600cf66616eb931b48b3c11" name="ga5492f9b58600cf66616eb931b48b3c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5492f9b58600cf66616eb931b48b3c11">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00274">274</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gabc1c15a682f139768c986e281916db12" name="gabc1c15a682f139768c986e281916db12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc1c15a682f139768c986e281916db12">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYC&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00264">264</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga50433b2663ccee3a4ad2f219da4b74b6" name="ga50433b2663ccee3a4ad2f219da4b74b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50433b2663ccee3a4ad2f219da4b74b6">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYF&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00283">283</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga1854e5c45c0cb76d0cd468a4546505d4" name="ga1854e5c45c0cb76d0cd468a4546505d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1854e5c45c0cb76d0cd468a4546505d4">&#9670;&nbsp;</a></span>RCC_CIR_HSI14RDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSI14RDYIE&#160;&#160;&#160;(1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00272">272</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gad1b58377908e5c31a684747d0a80ecb2" name="gad1b58377908e5c31a684747d0a80ecb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1b58377908e5c31a684747d0a80ecb2">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00267">267</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gad38877547c4cbbb94659d5726f377163" name="gad38877547c4cbbb94659d5726f377163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38877547c4cbbb94659d5726f377163">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00286">286</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gac714351a6f9dab4741354fb017638580" name="gac714351a6f9dab4741354fb017638580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac714351a6f9dab4741354fb017638580">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00275">275</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga144b5147f3a8d0bfda04618e301986aa" name="ga144b5147f3a8d0bfda04618e301986aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga144b5147f3a8d0bfda04618e301986aa">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYC&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00268">268</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gabfc100e7ae673dfcec7be79af0d91dfe" name="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfc100e7ae673dfcec7be79af0d91dfe">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYF&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00287">287</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga6a0ad2672c9ba1b26012cbc6d423dff8" name="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a0ad2672c9ba1b26012cbc6d423dff8">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00276">276</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga982989563f1a95c89bf7f4a25d99f704" name="ga982989563f1a95c89bf7f4a25d99f704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga982989563f1a95c89bf7f4a25d99f704">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00269">269</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gacb94ccfe6a212f020e732d1dd787a6fb" name="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb94ccfe6a212f020e732d1dd787a6fb">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00288">288</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga872ba937149a7372138df06f8188ab56" name="ga872ba937149a7372138df06f8188ab56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga872ba937149a7372138df06f8188ab56">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00277">277</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga245af864b194f0c2b2389ea1ee49a396" name="ga245af864b194f0c2b2389ea1ee49a396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245af864b194f0c2b2389ea1ee49a396">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYC&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00265">265</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0f007895a17e668f22f7b8b24ca90aec" name="ga0f007895a17e668f22f7b8b24ca90aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f007895a17e668f22f7b8b24ca90aec">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYF&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00284">284</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga1b70927cab2ba9cf82d1620cf88b0f95" name="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b70927cab2ba9cf82d1620cf88b0f95">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYIE&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00273">273</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga3465fac46f8d87fc7e243765777af052" name="ga3465fac46f8d87fc7e243765777af052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3465fac46f8d87fc7e243765777af052">&#9670;&nbsp;</a></span>RCC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">46</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga9add20a98b0c495f01854ac661cbb47f" name="ga9add20a98b0c495f01854ac661cbb47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9add20a98b0c495f01854ac661cbb47f">&#9670;&nbsp;</a></span>RCC_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00059">59</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gacc05308869ad055e1e6f2c32d738aecd" name="gacc05308869ad055e1e6f2c32d738aecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc05308869ad055e1e6f2c32d738aecd">&#9670;&nbsp;</a></span>RCC_CR_CSSON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00066">66</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaa3288090671af5a959aae4d7f7696d55" name="gaa3288090671af5a959aae4d7f7696d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3288090671af5a959aae4d7f7696d55">&#9670;&nbsp;</a></span>RCC_CR_HSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00067">67</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gadb8228c9020595b4cf9995137b8c9a7d" name="gadb8228c9020595b4cf9995137b8c9a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb8228c9020595b4cf9995137b8c9a7d">&#9670;&nbsp;</a></span>RCC_CR_HSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00069">69</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga86a34e00182c83409d89ff566cb02cc4" name="ga86a34e00182c83409d89ff566cb02cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a34e00182c83409d89ff566cb02cc4">&#9670;&nbsp;</a></span>RCC_CR_HSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00068">68</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gaf4fcacf94a97f7d49a70e089b39cf474" name="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4fcacf94a97f7d49a70e089b39cf474">&#9670;&nbsp;</a></span>RCC_CR_HSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00073">73</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d" name="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">&#9670;&nbsp;</a></span>RCC_CR_HSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00072">72</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gad0e73d5b0a4883e074d40029b49ee47e" name="gad0e73d5b0a4883e074d40029b49ee47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e73d5b0a4883e074d40029b49ee47e">&#9670;&nbsp;</a></span>RCC_CR_PLLON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00065">65</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gafa12d7ac6a7f0f91d066aeb2c6071888" name="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa12d7ac6a7f0f91d066aeb2c6071888">&#9670;&nbsp;</a></span>RCC_CR_PLLRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00064">64</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga6e483b8da7b5a5da25e9a745bb19f6ec" name="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e483b8da7b5a5da25e9a745bb19f6ec">&#9670;&nbsp;</a></span>RCC_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">55</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga22a7079ba87dd7acd5ed7fe7b704e85f" name="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a7079ba87dd7acd5ed7fe7b704e85f">&#9670;&nbsp;</a></span>RCC_CSR_IWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_IWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00378">378</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga675455250b91f125d52f5d347c2c0fbf" name="ga675455250b91f125d52f5d347c2c0fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga675455250b91f125d52f5d347c2c0fbf">&#9670;&nbsp;</a></span>RCC_CSR_LPWRRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LPWRRSTF&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00376">376</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga803cbf97bda1ebaf9afee2a3c9f0851b" name="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803cbf97bda1ebaf9afee2a3c9f0851b">&#9670;&nbsp;</a></span>RCC_CSR_LSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00384">384</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gab569110e757aee573ebf9ad80812e8bb" name="gab569110e757aee573ebf9ad80812e8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab569110e757aee573ebf9ad80812e8bb">&#9670;&nbsp;</a></span>RCC_CSR_LSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSIRDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00383">383</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4e26d2902d11e638cd0b702332f53ab1" name="ga4e26d2902d11e638cd0b702332f53ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e26d2902d11e638cd0b702332f53ab1">&#9670;&nbsp;</a></span>RCC_CSR_PINRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PINRSTF&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00381">381</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga837e2d7e2395ac45ebe2aea95ecde9bf" name="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga837e2d7e2395ac45ebe2aea95ecde9bf">&#9670;&nbsp;</a></span>RCC_CSR_PORRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PORRSTF&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00380">380</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gafc26c5996b14005a70afbeaa29aae716" name="gafc26c5996b14005a70afbeaa29aae716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc26c5996b14005a70afbeaa29aae716">&#9670;&nbsp;</a></span>RCC_CSR_RMVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00382">382</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga16e89534934436ee8958440882b71e6f" name="ga16e89534934436ee8958440882b71e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16e89534934436ee8958440882b71e6f">&#9670;&nbsp;</a></span>RCC_CSR_SFTRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_SFTRSTF&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00379">379</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="gacabd7bbde7e78c9c8f5fd46e34771826" name="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacabd7bbde7e78c9c8f5fd46e34771826">&#9670;&nbsp;</a></span>RCC_CSR_WWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_WWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00377">377</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gac58294b7e0bd9e7c00861ba508dbc0a4" name="gac58294b7e0bd9e7c00861ba508dbc0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac58294b7e0bd9e7c00861ba508dbc0a4">&#9670;&nbsp;</a></span>rcc_clock_hse8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#gac58294b7e0bd9e7c00861ba508dbc0a4">rcc_clock_hse8</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac58294b7e0bd9e7c00861ba508dbc0a4a4c1cbd24e5b94763b37e4da8e7b24439" name="ggac58294b7e0bd9e7c00861ba508dbc0a4a4c1cbd24e5b94763b37e4da8e7b24439"></a>RCC_CLOCK_HSE8_72MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac58294b7e0bd9e7c00861ba508dbc0a4a92050694a3cedce6cc85ac2183b0b305" name="ggac58294b7e0bd9e7c00861ba508dbc0a4a92050694a3cedce6cc85ac2183b0b305"></a>RCC_CLOCK_HSE8_END&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00437">437</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga784c76fc43dbb39e073f878c6daa9f93" name="ga784c76fc43dbb39e073f878c6daa9f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga784c76fc43dbb39e073f878c6daa9f93">&#9670;&nbsp;</a></span>rcc_clock_hsi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga784c76fc43dbb39e073f878c6daa9f93">rcc_clock_hsi</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga784c76fc43dbb39e073f878c6daa9f93a82b017f2d0eefedd00125e1ea9a91244" name="gga784c76fc43dbb39e073f878c6daa9f93a82b017f2d0eefedd00125e1ea9a91244"></a>RCC_CLOCK_HSI_48MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga784c76fc43dbb39e073f878c6daa9f93ab901b8b2cf3a6b6b37cef121636273fc" name="gga784c76fc43dbb39e073f878c6daa9f93ab901b8b2cf3a6b6b37cef121636273fc"></a>RCC_CLOCK_HSI_64MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa" name="gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa"></a>RCC_CLOCK_HSI_END&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00431">431</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga68c2b48bd51903ccf423c86458194354" name="ga68c2b48bd51903ccf423c86458194354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c2b48bd51903ccf423c86458194354">&#9670;&nbsp;</a></span>rcc_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013" name="gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"></a>RCC_PLL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4" name="gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"></a>RCC_HSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc" name="gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc"></a>RCC_HSI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4" name="gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4"></a>RCC_LSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782" name="gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782"></a>RCC_LSI&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00459">459</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga54c7db24941f636ee238833c481ada48" name="ga54c7db24941f636ee238833c481ada48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c7db24941f636ee238833c481ada48">&#9670;&nbsp;</a></span>rcc_periph_clken</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3" name="gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3"></a>RCC_DMA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab" name="gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab"></a>RCC_SRAM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8c99d9dde06648a740f4b14f3f62ce1e" name="gga54c7db24941f636ee238833c481ada48a8c99d9dde06648a740f4b14f3f62ce1e"></a>RCC_FLTF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346" name="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346"></a>RCC_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680" name="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680"></a>RCC_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c" name="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c"></a>RCC_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea" name="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea"></a>RCC_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e" name="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e"></a>RCC_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4" name="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4"></a>RCC_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc" name="gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc"></a>RCC_TSC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a25e91bf31530fdeb60c7f405f9282cf3" name="gga54c7db24941f636ee238833c481ada48a25e91bf31530fdeb60c7f405f9282cf3"></a>RCC_SYSCFG_COMP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385" name="gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385"></a>RCC_ADC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e" name="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e"></a>RCC_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953" name="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953"></a>RCC_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8" name="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8"></a>RCC_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5" name="gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5"></a>RCC_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e" name="gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e"></a>RCC_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3" name="gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3"></a>RCC_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6" name="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6"></a>RCC_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf" name="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf"></a>RCC_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69" name="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69"></a>RCC_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709" name="gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709"></a>RCC_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514" name="gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514"></a>RCC_WWDG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c" name="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c"></a>RCC_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952" name="gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952"></a>RCC_SPI3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b" name="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b"></a>RCC_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0" name="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0"></a>RCC_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a" name="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a"></a>RCC_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793" name="gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793"></a>RCC_USB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b" name="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b"></a>RCC_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4" name="gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4"></a>RCC_DAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7" name="gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7"></a>RCC_CEC&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00469">469</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4bd6185a4613aaa3ee5447c3d86ba718" name="ga4bd6185a4613aaa3ee5447c3d86ba718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bd6185a4613aaa3ee5447c3d86ba718">&#9670;&nbsp;</a></span>rcc_periph_rst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acb94f0c57f7e4ac8a32dc442d3182cec" name="gga4bd6185a4613aaa3ee5447c3d86ba718acb94f0c57f7e4ac8a32dc442d3182cec"></a>RST_BACKUPDOMAIN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5"></a>RST_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26" name="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26"></a>RST_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208" name="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208"></a>RST_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e"></a>RST_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b" name="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b"></a>RST_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb" name="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb"></a>RST_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3" name="gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3"></a>RST_TSC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2" name="gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2"></a>RST_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5"></a>RST_ADC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf" name="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf"></a>RST_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc" name="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc"></a>RST_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1" name="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1"></a>RST_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2"></a>RST_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5"></a>RST_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e"></a>RST_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304"></a>RST_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3" name="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3"></a>RST_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a" name="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a"></a>RST_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247" name="gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247"></a>RST_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1" name="gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1"></a>RST_WWDG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe"></a>RST_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8" name="gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8"></a>RST_SPI3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24" name="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24"></a>RST_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae" name="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae"></a>RST_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8" name="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8"></a>RST_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c" name="gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c"></a>RST_USB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044" name="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044"></a>RST_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45" name="gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45"></a>RST_DAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a" name="gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a"></a>RST_CEC&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00510">510</a> of file <a class="el" href="gd32_2f1x0_2rcc_8h_source.html">gd32/f1x0/rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaa02e63deae78644c393004fb900fe584" name="gaa02e63deae78644c393004fb900fe584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa02e63deae78644c393004fb900fe584">&#9670;&nbsp;</a></span>rcc_backupdomain_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_backupdomain_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset the Backup Domain. </p>
<p >The backup domain registers are reset to disable RTC controls and clear user data. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00644">644</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00367">RCC_BDCR_BDRST</a>.</p>

</div>
</div>
<a id="ga4bbf49936af50688a96ec4f309f710c6" name="ga4bbf49936af50688a96ec4f309f710c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bbf49936af50688a96ec4f309f710c6">&#9670;&nbsp;</a></span>rcc_clock_setup_pll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_pll </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup clocks to run from PLL. </p>
<p >The arguments provide the pll source, multipliers, dividers, all that's needed to establish a system clock. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clock</td><td>clock information structure </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00581">581</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00447">rcc_clock_scale::adcpre</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00451">rcc_clock_scale::ahb_frequency</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00452">rcc_clock_scale::apb1_frequency</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00453">rcc_clock_scale::apb2_frequency</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00444">rcc_clock_scale::hpre</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00450">rcc_clock_scale::pll_hse_prediv</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00443">rcc_clock_scale::pllmul</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00445">rcc_clock_scale::ppre1</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00446">rcc_clock_scale::ppre2</a>, <a class="el" href="rcc_8c_source.html#l00060">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_apb2_frequency</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00171">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00170">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00221">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00220">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00222">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00280">rcc_osc_on()</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00487">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00526">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00376">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00391">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00513">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00499">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00549">rcc_set_prediv()</a>, <a class="el" href="rcc_8c_source.html#l00362">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00544">rcc_set_usbpre()</a>, <a class="el" href="rcc_8c_source.html#l00244">rcc_wait_for_osc_ready()</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00448">rcc_clock_scale::usbpre</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00449">rcc_clock_scale::use_hse</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph" id="agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph">
<area shape="rect" title="Setup clocks to run from PLL." alt="" coords="5,275,153,301"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="249,5,342,32"/>
<area shape="rect" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock." alt="" coords="236,56,355,83"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="243,107,347,133"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="201,158,389,199"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="225,224,366,251"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor." alt="" coords="239,275,351,301"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor." alt="" coords="239,325,351,352"/>
<area shape="rect" href="group__rcc__file.html#ga5b592070405248d60877bba98a054aee" title=" " alt="" coords="237,376,353,403"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock." alt="" coords="212,427,379,453"/>
<area shape="rect" href="group__rcc__file.html#gad434015520b42043657d7478f8308c37" title="RCC Set the USB Prescale Factor." alt="" coords="236,477,355,504"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready." alt="" coords="208,528,383,555"/>
</map>
</div>

</div>
</div>
<a id="ga2297cce07d5113023bf8eff03fc62c66" name="ga2297cce07d5113023bf8eff03fc62c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2297cce07d5113023bf8eff03fc62c66">&#9670;&nbsp;</a></span>rcc_css_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Clock Security System. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00351">351</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>.</p>

</div>
</div>
<a id="gaddb943f9f25dc2df52890c90d468f373" name="gaddb943f9f25dc2df52890c90d468f373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb943f9f25dc2df52890c90d468f373">&#9670;&nbsp;</a></span>rcc_css_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Clock Security System. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00341">341</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00066">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a id="gab1b45443e00d0774628de632257ba9f4" name="gab1b45443e00d0774628de632257ba9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b45443e00d0774628de632257ba9f4">&#9670;&nbsp;</a></span>rcc_css_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Clock Security System Interrupt Flag. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00222">222</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00261">RCC_CIR_CSSC</a>.</p>

</div>
</div>
<a id="ga0d3d34d807e0934127960914833a1b4d" name="ga0d3d34d807e0934127960914833a1b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3d34d807e0934127960914833a1b4d">&#9670;&nbsp;</a></span>rcc_css_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Clock Security System Interrupt Flag. </p>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00233">233</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00280">RCC_CIR_CSSF</a>.</p>

</div>
</div>
<a id="gabd376925e81df9e2f78110fabcdbd893" name="gabd376925e81df9e2f78110fabcdbd893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd376925e81df9e2f78110fabcdbd893">&#9670;&nbsp;</a></span>rcc_enable_rtc_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_rtc_clock </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the RTC clock. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00427">427</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00368">RCC_BDCR_RTCEN</a>.</p>

</div>
</div>
<a id="gafbb1afb9546f939744d71f4bd6f537bf" name="gafbb1afb9546f939744d71f4bd6f537bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb1afb9546f939744d71f4bd6f537bf">&#9670;&nbsp;</a></span>rcc_get_div_from_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rcc_get_div_from_hpre </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>div_val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div_val</td><td>Masked and shifted divider value from register (e.g. RCC_CFGR) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00260">260</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga2706213ae449214826f797ac93c51d52" name="ga2706213ae449214826f797ac93c51d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2706213ae449214826f797ac93c51d52">&#9670;&nbsp;</a></span>rcc_is_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool rcc_is_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is the given oscillator ready? </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the hardware indicates the oscillator is ready. </dd></dl>

</div>
</div>
<a id="ga5fbe4bc4ca1447fff06e4490f655367e" name="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fbe4bc4ca1447fff06e4490f655367e">&#9670;&nbsp;</a></span>rcc_osc_bypass_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p >Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect) or the backup domain has been reset (see <a class="el" href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00238">238</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSE</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga3bccfeb2f4364e18997cbd88e2476270" name="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bccfeb2f4364e18997cbd88e2476270">&#9670;&nbsp;</a></span>rcc_osc_bypass_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p >Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00208">208</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00370">RCC_BDCR_LSEBYP</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00067">RCC_CR_HSEBYP</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSE</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga89d079556639549018fbd8d66cf5fc20" name="ga89d079556639549018fbd8d66cf5fc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d079556639549018fbd8d66cf5fc20">&#9670;&nbsp;</a></span>rcc_osc_off()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn off an Oscillator. </p>
<p >Disable an oscillator and power off.</p>
<dl class="section note"><dt>Note</dt><dd>An oscillator cannot be turned off if it is selected as the system clock. </dd>
<dd>
The LSE clock is in the backup domain and cannot be disabled until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect) or the backup domain has been (see reset <a class="el" href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00315">315</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga81b16ade2e5d6e024f36e3d568a9fd97" name="ga81b16ade2e5d6e024f36e3d568a9fd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">&#9670;&nbsp;</a></span>rcc_osc_on()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn on an Oscillator. </p>
<p >Enable an oscillator and power on. Each oscillator requires an amount of time to settle to a usable state. Refer to datasheets for time delay information. A status flag is available to indicate when the oscillator becomes ready (see <a class="el" href="group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> and <a class="el" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>).</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be enabled until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00280">280</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00372">RCC_BDCR_LSEON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00069">RCC_CR_HSEON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00073">RCC_CR_HSION</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00065">RCC_CR_PLLON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00384">RCC_CSR_LSION</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" id="agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph">
<area shape="rect" title="RCC Turn on an Oscillator." alt="" coords="201,5,295,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="5,5,153,32"/>
</map>
</div>

</div>
</div>
<a id="ga1c96c4bce0fe924171980aa993d2a0af" name="ga1c96c4bce0fe924171980aa993d2a0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c96c4bce0fe924171980aa993d2a0af">&#9670;&nbsp;</a></span>rcc_osc_ready_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_clear </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Oscillator Ready Interrupt Flag. </p>
<p >Clear the interrupt flag that was set when a clock oscillator became ready to use.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00112">112</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00266">RCC_CIR_HSERDYC</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00267">RCC_CIR_HSIRDYC</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00268">RCC_CIR_LSERDYC</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00269">RCC_CIR_LSIRDYC</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00265">RCC_CIR_PLLRDYC</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga7f7d1d31caae583cd72443e35885902b" name="ga7f7d1d31caae583cd72443e35885902b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f7d1d31caae583cd72443e35885902b">&#9670;&nbsp;</a></span>rcc_osc_ready_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00166">166</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga6507734e493649ea262e10a511581d67" name="ga6507734e493649ea262e10a511581d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6507734e493649ea262e10a511581d67">&#9670;&nbsp;</a></span>rcc_osc_ready_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00139">139</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00274">RCC_CIR_HSERDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00275">RCC_CIR_HSIRDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00276">RCC_CIR_LSERDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00277">RCC_CIR_LSIRDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00273">RCC_CIR_PLLRDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga01c3b6e7aee2cee13506e3f555539008" name="ga01c3b6e7aee2cee13506e3f555539008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c3b6e7aee2cee13506e3f555539008">&#9670;&nbsp;</a></span>rcc_osc_ready_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_osc_ready_int_flag </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Oscillator Ready Interrupt Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00194">194</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00285">RCC_CIR_HSERDYF</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00286">RCC_CIR_HSIRDYF</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00287">RCC_CIR_LSERDYF</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00288">RCC_CIR_LSIRDYF</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00284">RCC_CIR_PLLRDYF</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga87325ef1019f246cd84ba8aa73100721" name="ga87325ef1019f246cd84ba8aa73100721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87325ef1019f246cd84ba8aa73100721">&#9670;&nbsp;</a></span>rcc_periph_clock_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Peripheral Clock in running mode. </p>
<p >Disable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00139">139</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga90aa2b7801b2b42debc0536d38c5b07c" name="ga90aa2b7801b2b42debc0536d38c5b07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90aa2b7801b2b42debc0536d38c5b07c">&#9670;&nbsp;</a></span>rcc_periph_clock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Peripheral Clock in running mode. </p>
<p >Enable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00127">127</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga6f3e2843e5d017717da66599ccc5daef" name="ga6f3e2843e5d017717da66599ccc5daef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3e2843e5d017717da66599ccc5daef">&#9670;&nbsp;</a></span>rcc_periph_reset_hold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_hold </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, hold. </p>
<p >Reset particular peripheral, and hold in reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00166">166</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gae8846a0bf49a46bcdc10a412bc69ee58" name="gae8846a0bf49a46bcdc10a412bc69ee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8846a0bf49a46bcdc10a412bc69ee58">&#9670;&nbsp;</a></span>rcc_periph_reset_pulse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_pulse </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, pulsed. </p>
<p >Reset particular peripheral, and restore to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00152">152</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga08aceecc3bebdf33119e8d7daf58b573" name="ga08aceecc3bebdf33119e8d7daf58b573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08aceecc3bebdf33119e8d7daf58b573">&#9670;&nbsp;</a></span>rcc_periph_reset_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_release </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, release. </p>
<p >Restore peripheral from reset state to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00179">179</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gabb1b312c6db8db25447460742dcdb566" name="gabb1b312c6db8db25447460742dcdb566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1b312c6db8db25447460742dcdb566">&#9670;&nbsp;</a></span>rcc_peripheral_clear_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Remove Reset on Peripherals. </p>
<p >Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573" title="Reset Peripheral, release.">rcc_periph_reset_release</a> for a less error prone version, if you only need to unreset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clear_reset</td><td>Unsigned int32. Logical OR of all resets to be removed: <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00111">111</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf9fddc20e14204db6d4a4a54132d191b" name="gaf9fddc20e14204db6d4a4a54132d191b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fddc20e14204db6d4a4a54132d191b">&#9670;&nbsp;</a></span>rcc_peripheral_disable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Peripheral Clocks. </p>
<p >Disable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721" title="Disable Peripheral Clock in running mode.">rcc_periph_clock_disable</a> for a less error prone version, if you only need to disable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be used for disabling. <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00066">66</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaaf3dd53c1ced02082fce0076976547a8" name="gaaf3dd53c1ced02082fce0076976547a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3dd53c1ced02082fce0076976547a8">&#9670;&nbsp;</a></span>rcc_peripheral_enable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Peripheral Clocks. </p>
<p >Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode.">rcc_periph_clock_enable</a> for a less error prone version, if you only need to enable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be set <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00044">44</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga3779f1460275e6788f706c61d7f77205" name="ga3779f1460275e6788f706c61d7f77205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3779f1460275e6788f706c61d7f77205">&#9670;&nbsp;</a></span>rcc_peripheral_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset Peripherals. </p>
<p >Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef" title="Reset Peripheral, hold.">rcc_periph_reset_hold</a> for a less error prone version, if you only need to reset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>Unsigned int32. Logical OR of all resets. <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00088">88</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf58f3540cedf5a15e31e8ac453834079" name="gaf58f3540cedf5a15e31e8ac453834079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf58f3540cedf5a15e31e8ac453834079">&#9670;&nbsp;</a></span>rcc_rtc_clock_enabled_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_rtc_clock_enabled_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC RTC Clock Enabled Flag. </p>
<dl class="section return"><dt>Returns</dt><dd>uint32_t. Nonzero if the RTC Clock is enabled. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00417">417</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00368">RCC_BDCR_RTCEN</a>.</p>

</div>
</div>
<a id="ga190cb3bbb95d687334d00e15bfab5b56" name="ga190cb3bbb95d687334d00e15bfab5b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga190cb3bbb95d687334d00e15bfab5b56">&#9670;&nbsp;</a></span>rcc_set_adcpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_adcpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adcpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Setup the A/D Clock. </p>
<p >The ADC's have a common clock prescale setting.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adcpre</td><td>Prescale divider taken from <a class="el" href="group__rcc__cfgr__adcpre.html">ADCPRE: ADC prescaler</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00487">487</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00447">rcc_clock_scale::adcpre</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00113">RCC_CFGR_ADCPRE_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga190cb3bbb95d687334d00e15bfab5b56_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga190cb3bbb95d687334d00e15bfab5b56_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga190cb3bbb95d687334d00e15bfab5b56_icgraph" id="agroup__rcc__defines_ga190cb3bbb95d687334d00e15bfab5b56_icgraph">
<area shape="rect" title="ADC Setup the A/D Clock." alt="" coords="201,5,320,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="5,5,153,32"/>
</map>
</div>

</div>
</div>
<a id="gae192b2cd0f37124db5ed76d599a5671b" name="gae192b2cd0f37124db5ed76d599a5671b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae192b2cd0f37124db5ed76d599a5671b">&#9670;&nbsp;</a></span>rcc_set_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the AHB Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hpre</td><td>AHB prescale factor <a class="el" href="group__rcc__cfgr__ahbpre.html">HPRE: AHB prescaler</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00526">526</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00444">rcc_clock_scale::hpre</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00122">RCC_CFGR_HPRE_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph.png" border="0" usemap="#agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" id="agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph">
<area shape="rect" title="RCC Set the AHB Prescale Factor." alt="" coords="201,5,305,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="5,5,153,32"/>
</map>
</div>

</div>
</div>
<a id="gaccfc4aa94152abb68e0d5ad473adbf53" name="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfc4aa94152abb68e0d5ad473adbf53">&#9670;&nbsp;</a></span>rcc_set_mco()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the source of Microcontroller Clock Output. </p>
<p >Exact sources available depend on your target. On devices with multiple MCO pins, this function controls MCO1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mcosrc</td><td>the unshifted source bits </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00191">191</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00094">RCC_CFGR_MCO_MASK</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00093">RCC_CFGR_MCO_SHIFT</a>.</p>

</div>
</div>
<a id="ga93f0715a42904d8c70bc7d1c862cf89f" name="ga93f0715a42904d8c70bc7d1c862cf89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f0715a42904d8c70bc7d1c862cf89f">&#9670;&nbsp;</a></span>rcc_set_pll_multiplication_factor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">PLLMUL: PLL multiplication factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00376">376</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00107">RCC_CFGR_PLLMUL_0_3_SHIFT</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00090">RCC_CFGR_PLLMUL_4_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" id="agroup__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph">
<area shape="rect" title="RCC Set the PLL Multiplication Factor." alt="" coords="201,5,389,47"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="5,13,153,39"/>
</map>
</div>

</div>
</div>
<a id="ga2f2bd45ad9c8b32e0fe5affe9bf181bf" name="ga2f2bd45ad9c8b32e0fe5affe9bf181bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">&#9670;&nbsp;</a></span>rcc_set_pll_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllsrc</td><td>PLL clock source <a class="el" href="group__rcc__cfgr__pcs.html">PLLSRC: PLL entry clock source</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00391">391</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" id="agroup__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph">
<area shape="rect" title="RCC Set the PLL Clock Source." alt="" coords="201,5,343,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="5,5,153,32"/>
</map>
</div>

</div>
</div>
<a id="gae307406af5f22597be382a3eecc7b54b" name="gae307406af5f22597be382a3eecc7b54b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae307406af5f22597be382a3eecc7b54b">&#9670;&nbsp;</a></span>rcc_set_pllxtpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pllxtpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllxtpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the HSE Frequency Divider used as PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllxtpre</td><td>HSE division factor <a class="el" href="group__rcc__cfgr__hsepre.html">PLLXTPRE: HSE divider for PLL entry</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00405">405</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>.</p>

</div>
</div>
<a id="gaaf1b9174131b00a7014c0328a53a65a1" name="gaaf1b9174131b00a7014c0328a53a65a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1b9174131b00a7014c0328a53a65a1">&#9670;&nbsp;</a></span>rcc_set_ppre1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB1 Prescale Factor. </p>
<dl class="section note"><dt>Note</dt><dd>The APB1 clock frequency must not exceed 36MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre1</td><td>APB1 prescale factor rcc_cfgr_apb1pre </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00513">513</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00445">rcc_clock_scale::ppre1</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00185">RCC_CFGR_PPRE1_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph.png" border="0" usemap="#agroup__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" id="agroup__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph">
<area shape="rect" title="RCC Set the APB1 Prescale Factor." alt="" coords="201,5,313,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="5,5,153,32"/>
</map>
</div>

</div>
</div>
<a id="ga6adc6212cb75c86d4d89fee20761a0e5" name="ga6adc6212cb75c86d4d89fee20761a0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6adc6212cb75c86d4d89fee20761a0e5">&#9670;&nbsp;</a></span>rcc_set_ppre2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre2</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB2 Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre2</td><td>APB2 prescale factor rcc_cfgr_apb2pre </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00499">499</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00446">rcc_clock_scale::ppre2</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00183">RCC_CFGR_PPRE2_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga6adc6212cb75c86d4d89fee20761a0e5_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga6adc6212cb75c86d4d89fee20761a0e5_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga6adc6212cb75c86d4d89fee20761a0e5_icgraph" id="agroup__rcc__defines_ga6adc6212cb75c86d4d89fee20761a0e5_icgraph">
<area shape="rect" title="RCC Set the APB2 Prescale Factor." alt="" coords="201,5,313,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="5,5,153,32"/>
</map>
</div>

</div>
</div>
<a id="ga5b592070405248d60877bba98a054aee" name="ga5b592070405248d60877bba98a054aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b592070405248d60877bba98a054aee">&#9670;&nbsp;</a></span>rcc_set_prediv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prediv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00549">549</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00057">RCC_CFGR2</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga5b592070405248d60877bba98a054aee_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga5b592070405248d60877bba98a054aee_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga5b592070405248d60877bba98a054aee_icgraph" id="agroup__rcc__defines_ga5b592070405248d60877bba98a054aee_icgraph">
<area shape="rect" title=" " alt="" coords="201,5,317,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="5,5,153,32"/>
</map>
</div>

</div>
</div>
<a id="ga1a7e55c7554def2e7152af495e1565a8" name="ga1a7e55c7554def2e7152af495e1565a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a7e55c7554def2e7152af495e1565a8">&#9670;&nbsp;</a></span>rcc_set_rtc_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_rtc_clock_source </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>clock_source</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the RTC clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clock_source</td><td>RTC clock source. Only HSE/128, LSE and LSI. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00438">438</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00372">RCC_BDCR_LSEON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00371">RCC_BDCR_LSERDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00069">RCC_CR_HSEON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00068">RCC_CR_HSERDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00384">RCC_CSR_LSION</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00383">RCC_CSR_LSIRDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga2c291271812c333d975807cd5ec99a36" name="ga2c291271812c333d975807cd5ec99a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c291271812c333d975807cd5ec99a36">&#9670;&nbsp;</a></span>rcc_set_sysclk_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the System Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>System Clock Selection <a class="el" href="group__rcc__cfgr__scs.html">SW: System clock switch</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00362">362</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00128">RCC_CFGR_SW_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph" id="agroup__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph">
<area shape="rect" title="RCC Set the Source for the System Clock." alt="" coords="201,5,368,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="5,5,153,32"/>
</map>
</div>

</div>
</div>
<a id="gad434015520b42043657d7478f8308c37" name="gad434015520b42043657d7478f8308c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad434015520b42043657d7478f8308c37">&#9670;&nbsp;</a></span>rcc_set_usbpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_usbpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usbpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the USB Prescale Factor. </p>
<p >The prescale factor can be set to 1 (no prescale) for use when the PLL clock is 48MHz, or 1.5 to generate the 48MHz USB clock from a 64MHz PLL clock.</p>
<dl class="section note"><dt>Note</dt><dd>This bit cannot be reset while the USB clock is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usbpre</td><td>USB prescale factor <a class="el" href="group__rcc__cfgr__usbpre.html">USBPRE: USB prescaler (RCC_CFGR[23:22])</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00544">544</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00448">rcc_clock_scale::usbpre</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gad434015520b42043657d7478f8308c37_icgraph.png" border="0" usemap="#agroup__rcc__defines_gad434015520b42043657d7478f8308c37_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gad434015520b42043657d7478f8308c37_icgraph" id="agroup__rcc__defines_gad434015520b42043657d7478f8308c37_icgraph">
<area shape="rect" title="RCC Set the USB Prescale Factor." alt="" coords="201,5,320,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="5,5,153,32"/>
</map>
</div>

</div>
</div>
<a id="ga3373359648b1677ac49d2fe86bff99b7" name="ga3373359648b1677ac49d2fe86bff99b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3373359648b1677ac49d2fe86bff99b7">&#9670;&nbsp;</a></span>rcc_system_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Get the System Clock Source. </p>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32. System clock source: <ul>
<li>00 indicates HSE </li>
<li>01 indicates LSE </li>
<li>02 indicates PLL </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00563">563</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00126">RCC_CFGR_SWS</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00125">RCC_CFGR_SWS_SHIFT</a>.</p>

</div>
</div>
<a id="ga1dfd0e0ba16285ce16e782e07af2cafa" name="ga1dfd0e0ba16285ce16e782e07af2cafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">&#9670;&nbsp;</a></span>rcc_wait_for_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for Oscillator Ready. </p>
<p >Block until the hardware indicates that the Oscillator is ready. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID</td></tr>
  </table>
  </dd>
</dl>
<p>Wait for Oscillator Ready.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00244">244</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00371">RCC_BDCR_LSERDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00068">RCC_CR_HSERDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00072">RCC_CR_HSIRDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00064">RCC_CR_PLLRDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00383">RCC_CSR_LSIRDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00460">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" id="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph">
<area shape="rect" title="Wait for Oscillator Ready." alt="" coords="201,5,376,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="5,5,153,32"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga86f90a27c26bc25e22999419f7d08622" name="ga86f90a27c26bc25e22999419f7d08622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f90a27c26bc25e22999419f7d08622">&#9670;&nbsp;</a></span>rcc_ahb_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ahb_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00060">60</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>

</div>
</div>
<a id="gaa1594220dae1eb3f9aa3dc30db60d8d1" name="gaa1594220dae1eb3f9aa3dc30db60d8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1594220dae1eb3f9aa3dc30db60d8d1">&#9670;&nbsp;</a></span>rcc_apb1_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb1_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the default clock frequencies. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00058">58</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>

</div>
</div>
<a id="ga2f1b40f85aa73bc45b6d1cbb255881d9" name="ga2f1b40f85aa73bc45b6d1cbb255881d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f1b40f85aa73bc45b6d1cbb255881d9">&#9670;&nbsp;</a></span>rcc_apb2_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb2_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00059">59</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>

</div>
</div>
<a id="ga17a98c84b8caf21396e78960c6dcec56" name="ga17a98c84b8caf21396e78960c6dcec56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17a98c84b8caf21396e78960c6dcec56">&#9670;&nbsp;</a></span>rcc_hse8_configs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hse8_configs[<a class="el" href="group__rcc__defines.html#ggac58294b7e0bd9e7c00861ba508dbc0a4a92050694a3cedce6cc85ac2183b0b305">RCC_CLOCK_HSE8_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00087">87</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a id="ga51d8ebd174be48959f3cc355ff8ce766" name="ga51d8ebd174be48959f3cc355ff8ce766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d8ebd174be48959f3cc355ff8ce766">&#9670;&nbsp;</a></span>rcc_hsi_configs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hsi_configs[<a class="el" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa">RCC_CLOCK_HSI_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00062">62</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:29 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
