Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 28 14:53:28 2024
| Host         : HU-DOPX-DIL03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (160)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (180)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (160)
--------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: bin/r_1Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dReset/c_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: frog/is_win_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclkBest/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclkBest/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclkBest/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclkBest/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclkBest/cdr/addr_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (180)
--------------------------------------------------
 There are 180 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.814        0.000                      0                  419        0.156        0.000                      0                  419        4.500        0.000                       0                   224  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.814        0.000                      0                  344        0.156        0.000                      0                  344        4.500        0.000                       0                   224  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.971        0.000                      0                   75        0.790        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 frog/obstacle_X_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 2.238ns (28.775%)  route 5.540ns (71.225%))
  Logic Levels:           9  (CARRY4=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.549     5.070    frog/clk_100MHz_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  frog/obstacle_X_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  frog/obstacle_X_reg[0][4]/Q
                         net (fo=23, routed)          1.106     6.694    frog/obstacle_X_reg[0]_0[4]
    SLICE_X45Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.846 r  frog/obstacle_direction[0]_i_5/O
                         net (fo=14, routed)          0.601     7.447    frog/obstacle_direction[0]_i_5_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.326     7.773 r  frog/rgb_reg[7]_i_375/O
                         net (fo=1, routed)           0.479     8.252    frog/rgb_reg[7]_i_375_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.778 r  frog/rgb_reg_reg[7]_i_284/CO[3]
                         net (fo=1, routed)           0.000     8.778    frog/rgb_reg_reg[7]_i_284_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.892 r  frog/rgb_reg_reg[7]_i_170/CO[3]
                         net (fo=1, routed)           0.009     8.901    frog/rgb_reg_reg[7]_i_170_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 f  frog/rgb_reg_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.910     9.925    vga/rgb_reg[7]_i_13_4[0]
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.124    10.049 r  vga/rgb_reg[7]_i_36/O
                         net (fo=1, routed)           0.640    10.688    vga/rgb_reg[7]_i_36_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.812 f  vga/rgb_reg[7]_i_13/O
                         net (fo=1, routed)           0.440    11.252    vga/rgb_reg[7]_i_13_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.376 r  vga/rgb_reg[7]_i_4/O
                         net (fo=8, routed)           0.730    12.106    vga/rgb_reg[7]_i_4_n_0
    SLICE_X30Y31         LUT4 (Prop_lut4_I2_O)        0.116    12.222 r  vga/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.626    12.848    vga_n_95
    SLICE_X28Y32         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.439    14.780    clk_100MHz_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.271    14.662    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 1.458ns (19.502%)  route 6.018ns (80.498%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.546     5.067    vga/clk_100MHz_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  vga/v_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.935     6.521    vga/v_count_reg_reg[9]_0[5]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.645 r  vga/frog_y[9]_i_29/O
                         net (fo=3, routed)           0.837     7.482    vga/frog_y[9]_i_29_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  vga/addr_reg[8]_i_9/O
                         net (fo=10, routed)          0.765     8.371    vga/addr_reg[8]_i_9_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I4_O)        0.116     8.487 f  vga/addr_reg_reg_rep_i_33/O
                         net (fo=7, routed)           0.637     9.124    vga/addr_reg_reg_rep_i_33_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.328     9.452 f  vga/addr_reg_reg_rep_i_22/O
                         net (fo=4, routed)           1.045    10.497    vga/addr_reg_reg_rep_i_22_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.621 r  vga/addr_reg_reg_rep_i_18/O
                         net (fo=1, routed)           0.557    11.178    vga/addr_reg_reg_rep_i_18_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.302 r  vga/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           1.242    12.543    pclk/cdr/ADDRBWRADDR[5]
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.481    14.822    pclk/cdr/clk_100MHz_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.480    pclk/cdr/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.265ns  (logic 1.648ns (22.685%)  route 5.617ns (77.315%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.546     5.067    vga/clk_100MHz_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  vga/v_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.935     6.521    vga/v_count_reg_reg[9]_0[5]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.645 r  vga/frog_y[9]_i_29/O
                         net (fo=3, routed)           0.837     7.482    vga/frog_y[9]_i_29_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  vga/addr_reg[8]_i_9/O
                         net (fo=10, routed)          0.765     8.371    vga/addr_reg[8]_i_9_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I4_O)        0.116     8.487 f  vga/addr_reg_reg_rep_i_33/O
                         net (fo=7, routed)           0.637     9.124    vga/addr_reg_reg_rep_i_33_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.322     9.446 f  vga/addr_reg_reg_rep_i_36/O
                         net (fo=4, routed)           0.725    10.171    vga/addr_reg_reg_rep_i_36_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.326    10.497 r  vga/addr_reg_reg_rep_i_25/O
                         net (fo=5, routed)           0.585    11.082    vga/addr_reg_reg_rep_i_25_0[4]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.118    11.200 r  vga/addr_reg_reg_rep_i_10/O
                         net (fo=1, routed)           1.132    12.332    pclk/cdr/ADDRBWRADDR[2]
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.481    14.822    pclk/cdr/clk_100MHz_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    14.278    pclk/cdr/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 frog/obstacle_X_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frog/frog_y_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 1.870ns (24.362%)  route 5.806ns (75.638%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.546     5.067    frog/clk_100MHz_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  frog/obstacle_X_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  frog/obstacle_X_reg[5][2]/Q
                         net (fo=16, routed)          0.917     6.441    frog/obstacle_X_reg[5][3]_0[2]
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  frog/frog_y[9]_i_399/O
                         net (fo=3, routed)           0.632     7.197    frog/frog_y[9]_i_399_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.321 r  frog/frog_y[9]_i_284/O
                         net (fo=2, routed)           0.548     7.869    frog/frog_y[9]_i_284_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.993 r  frog/frog_y[9]_i_136/O
                         net (fo=1, routed)           0.656     8.649    frog/frog_y[9]_i_136_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.114 r  frog/frog_y_reg[9]_i_57/CO[1]
                         net (fo=1, routed)           0.469     9.583    frog/frog_x482_in
    SLICE_X36Y26         LUT3 (Prop_lut3_I1_O)        0.329     9.912 r  frog/frog_y[9]_i_27/O
                         net (fo=1, routed)           0.951    10.863    frog/frog_y[9]_i_27_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  frog/frog_y[9]_i_7/O
                         net (fo=2, routed)           0.947    11.934    frog/frog_y[9]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.058 r  frog/frog_y[9]_i_1/O
                         net (fo=9, routed)           0.685    12.743    frog/frog_y
    SLICE_X33Y37         FDPE                                         r  frog/frog_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.441    14.782    frog/clk_100MHz_IBUF_BUFG
    SLICE_X33Y37         FDPE                                         r  frog/frog_y_reg[8]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X33Y37         FDPE (Setup_fdpe_C_CE)      -0.205    14.730    frog/frog_y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 1.646ns (22.879%)  route 5.548ns (77.121%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.546     5.067    vga/clk_100MHz_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  vga/v_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.935     6.521    vga/v_count_reg_reg[9]_0[5]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.645 r  vga/frog_y[9]_i_29/O
                         net (fo=3, routed)           0.837     7.482    vga/frog_y[9]_i_29_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  vga/addr_reg[8]_i_9/O
                         net (fo=10, routed)          0.765     8.371    vga/addr_reg[8]_i_9_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I4_O)        0.116     8.487 f  vga/addr_reg_reg_rep_i_33/O
                         net (fo=7, routed)           0.637     9.124    vga/addr_reg_reg_rep_i_33_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.322     9.446 f  vga/addr_reg_reg_rep_i_36/O
                         net (fo=4, routed)           0.725    10.171    vga/addr_reg_reg_rep_i_36_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.326    10.497 r  vga/addr_reg_reg_rep_i_25/O
                         net (fo=5, routed)           0.572    11.069    vga/addr_reg_reg_rep_i_25_0[4]
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.116    11.185 r  vga/addr_reg_reg_rep_i_11/O
                         net (fo=1, routed)           1.077    12.262    pclk/cdr/ADDRBWRADDR[1]
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.481    14.822    pclk/cdr/clk_100MHz_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.770    14.276    pclk/cdr/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 frog/obstacle_X_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frog/frog_y_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 1.870ns (24.815%)  route 5.666ns (75.185%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.546     5.067    frog/clk_100MHz_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  frog/obstacle_X_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  frog/obstacle_X_reg[5][2]/Q
                         net (fo=16, routed)          0.917     6.441    frog/obstacle_X_reg[5][3]_0[2]
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  frog/frog_y[9]_i_399/O
                         net (fo=3, routed)           0.632     7.197    frog/frog_y[9]_i_399_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.321 r  frog/frog_y[9]_i_284/O
                         net (fo=2, routed)           0.548     7.869    frog/frog_y[9]_i_284_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.993 r  frog/frog_y[9]_i_136/O
                         net (fo=1, routed)           0.656     8.649    frog/frog_y[9]_i_136_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.114 r  frog/frog_y_reg[9]_i_57/CO[1]
                         net (fo=1, routed)           0.469     9.583    frog/frog_x482_in
    SLICE_X36Y26         LUT3 (Prop_lut3_I1_O)        0.329     9.912 r  frog/frog_y[9]_i_27/O
                         net (fo=1, routed)           0.951    10.863    frog/frog_y[9]_i_27_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  frog/frog_y[9]_i_7/O
                         net (fo=2, routed)           0.947    11.934    frog/frog_y[9]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.058 r  frog/frog_y[9]_i_1/O
                         net (fo=9, routed)           0.545    12.603    frog/frog_y
    SLICE_X33Y38         FDPE                                         r  frog/frog_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.442    14.783    frog/clk_100MHz_IBUF_BUFG
    SLICE_X33Y38         FDPE                                         r  frog/frog_y_reg[7]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X33Y38         FDPE (Setup_fdpe_C_CE)      -0.205    14.731    frog/frog_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 frog/obstacle_X_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frog/frog_y_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 1.870ns (24.867%)  route 5.650ns (75.133%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.546     5.067    frog/clk_100MHz_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  frog/obstacle_X_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  frog/obstacle_X_reg[5][2]/Q
                         net (fo=16, routed)          0.917     6.441    frog/obstacle_X_reg[5][3]_0[2]
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  frog/frog_y[9]_i_399/O
                         net (fo=3, routed)           0.632     7.197    frog/frog_y[9]_i_399_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.321 r  frog/frog_y[9]_i_284/O
                         net (fo=2, routed)           0.548     7.869    frog/frog_y[9]_i_284_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.993 r  frog/frog_y[9]_i_136/O
                         net (fo=1, routed)           0.656     8.649    frog/frog_y[9]_i_136_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.114 r  frog/frog_y_reg[9]_i_57/CO[1]
                         net (fo=1, routed)           0.469     9.583    frog/frog_x482_in
    SLICE_X36Y26         LUT3 (Prop_lut3_I1_O)        0.329     9.912 r  frog/frog_y[9]_i_27/O
                         net (fo=1, routed)           0.951    10.863    frog/frog_y[9]_i_27_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  frog/frog_y[9]_i_7/O
                         net (fo=2, routed)           0.947    11.934    frog/frog_y[9]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.058 r  frog/frog_y[9]_i_1/O
                         net (fo=9, routed)           0.529    12.587    frog/frog_y
    SLICE_X35Y37         FDPE                                         r  frog/frog_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.440    14.781    frog/clk_100MHz_IBUF_BUFG
    SLICE_X35Y37         FDPE                                         r  frog/frog_y_reg[3]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X35Y37         FDPE (Setup_fdpe_C_CE)      -0.205    14.729    frog/frog_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 frog/obstacle_X_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frog/frog_y_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 1.870ns (24.941%)  route 5.628ns (75.059%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.546     5.067    frog/clk_100MHz_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  frog/obstacle_X_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  frog/obstacle_X_reg[5][2]/Q
                         net (fo=16, routed)          0.917     6.441    frog/obstacle_X_reg[5][3]_0[2]
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  frog/frog_y[9]_i_399/O
                         net (fo=3, routed)           0.632     7.197    frog/frog_y[9]_i_399_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.321 r  frog/frog_y[9]_i_284/O
                         net (fo=2, routed)           0.548     7.869    frog/frog_y[9]_i_284_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.993 r  frog/frog_y[9]_i_136/O
                         net (fo=1, routed)           0.656     8.649    frog/frog_y[9]_i_136_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.114 r  frog/frog_y_reg[9]_i_57/CO[1]
                         net (fo=1, routed)           0.469     9.583    frog/frog_x482_in
    SLICE_X36Y26         LUT3 (Prop_lut3_I1_O)        0.329     9.912 r  frog/frog_y[9]_i_27/O
                         net (fo=1, routed)           0.951    10.863    frog/frog_y[9]_i_27_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  frog/frog_y[9]_i_7/O
                         net (fo=2, routed)           0.947    11.934    frog/frog_y[9]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.058 r  frog/frog_y[9]_i_1/O
                         net (fo=9, routed)           0.507    12.565    frog/frog_y
    SLICE_X35Y38         FDCE                                         r  frog/frog_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.441    14.782    frog/clk_100MHz_IBUF_BUFG
    SLICE_X35Y38         FDCE                                         r  frog/frog_y_reg[5]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X35Y38         FDCE (Setup_fdce_C_CE)      -0.205    14.730    frog/frog_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 frog/obstacle_X_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frog/frog_y_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 1.870ns (24.941%)  route 5.628ns (75.059%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.546     5.067    frog/clk_100MHz_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  frog/obstacle_X_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  frog/obstacle_X_reg[5][2]/Q
                         net (fo=16, routed)          0.917     6.441    frog/obstacle_X_reg[5][3]_0[2]
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.565 r  frog/frog_y[9]_i_399/O
                         net (fo=3, routed)           0.632     7.197    frog/frog_y[9]_i_399_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.321 r  frog/frog_y[9]_i_284/O
                         net (fo=2, routed)           0.548     7.869    frog/frog_y[9]_i_284_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.993 r  frog/frog_y[9]_i_136/O
                         net (fo=1, routed)           0.656     8.649    frog/frog_y[9]_i_136_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.114 r  frog/frog_y_reg[9]_i_57/CO[1]
                         net (fo=1, routed)           0.469     9.583    frog/frog_x482_in
    SLICE_X36Y26         LUT3 (Prop_lut3_I1_O)        0.329     9.912 r  frog/frog_y[9]_i_27/O
                         net (fo=1, routed)           0.951    10.863    frog/frog_y[9]_i_27_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  frog/frog_y[9]_i_7/O
                         net (fo=2, routed)           0.947    11.934    frog/frog_y[9]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.058 r  frog/frog_y[9]_i_1/O
                         net (fo=9, routed)           0.507    12.565    frog/frog_y
    SLICE_X35Y38         FDCE                                         r  frog/frog_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.441    14.782    frog/clk_100MHz_IBUF_BUFG
    SLICE_X35Y38         FDCE                                         r  frog/frog_y_reg[6]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X35Y38         FDCE (Setup_fdce_C_CE)      -0.205    14.730    frog/frog_y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 1.458ns (20.116%)  route 5.790ns (79.884%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.546     5.067    vga/clk_100MHz_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  vga/v_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.935     6.521    vga/v_count_reg_reg[9]_0[5]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.645 r  vga/frog_y[9]_i_29/O
                         net (fo=3, routed)           0.837     7.482    vga/frog_y[9]_i_29_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.606 r  vga/addr_reg[8]_i_9/O
                         net (fo=10, routed)          0.765     8.371    vga/addr_reg[8]_i_9_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I4_O)        0.116     8.487 f  vga/addr_reg_reg_rep_i_33/O
                         net (fo=7, routed)           0.631     9.118    vga/addr_reg_reg_rep_i_33_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I0_O)        0.328     9.446 f  vga/addr_reg_reg_rep_i_35/O
                         net (fo=5, routed)           0.828    10.274    vga/addr_reg_reg_rep_i_35_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.124    10.398 r  vga/addr_reg_reg_rep_i_16/O
                         net (fo=1, routed)           0.549    10.947    vga/addr_reg_reg_rep_i_16_n_0
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    11.071 r  vga/addr_reg_reg_rep_i_6/O
                         net (fo=2, routed)           1.244    12.315    pclk/cdr/ADDRBWRADDR[6]
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.481    14.822    pclk/cdr/clk_100MHz_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.480    pclk/cdr/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  2.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dLeft/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dLeft/c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.154%)  route 0.119ns (45.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.559     1.442    dLeft/clk_100MHz_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  dLeft/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  dLeft/b_reg/Q
                         net (fo=1, routed)           0.119     1.702    dLeft/b_reg_n_0
    SLICE_X39Y36         FDRE                                         r  dLeft/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.827     1.954    dLeft/clk_100MHz_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  dLeft/c_reg/C
                         clock pessimism             -0.478     1.476    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.070     1.546    dLeft/c_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dDown/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dDown/c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.561     1.444    dDown/clk_100MHz_IBUF_BUFG
    SLICE_X28Y38         FDRE                                         r  dDown/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  dDown/b_reg/Q
                         net (fo=1, routed)           0.118     1.703    dDown/b_reg_n_0
    SLICE_X29Y38         FDRE                                         r  dDown/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.831     1.958    dDown/clk_100MHz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  dDown/c_reg/C
                         clock pessimism             -0.501     1.457    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.070     1.527    dDown/c_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dUp/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frog/frog_y_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.561     1.444    dUp/clk_100MHz_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  dUp/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  dUp/c_reg/Q
                         net (fo=8, routed)           0.110     1.695    frog/up_state
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.740 r  frog/frog_y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.740    frog/p_0_in[7]
    SLICE_X33Y38         FDPE                                         r  frog/frog_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.830     1.957    frog/clk_100MHz_IBUF_BUFG
    SLICE_X33Y38         FDPE                                         r  frog/frog_y_reg[7]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X33Y38         FDPE (Hold_fdpe_C_D)         0.091     1.548    frog/frog_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 frog/obstacle_X_reg[9][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frog/obstacle_direction_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.630%)  route 0.324ns (58.370%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.553     1.436    frog/clk_100MHz_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  frog/obstacle_X_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  frog/obstacle_X_reg[9][0]/Q
                         net (fo=10, routed)          0.273     1.850    frog/obstacle_X_reg[9][3]_0[0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.895 r  frog/obstacle_direction[9]_i_3/O
                         net (fo=1, routed)           0.051     1.946    frog/obstacle_direction[9]_i_3_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.991 r  frog/obstacle_direction[9]_i_1/O
                         net (fo=1, routed)           0.000     1.991    frog/obstacle_direction[9]_i_1_n_0
    SLICE_X37Y29         FDRE                                         r  frog/obstacle_direction_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.821     1.948    frog/clk_100MHz_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  frog/obstacle_direction_reg[9]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.091     1.790    frog/obstacle_direction_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dUp/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dUp/c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.603%)  route 0.182ns (56.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.561     1.444    dUp/clk_100MHz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  dUp/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  dUp/b_reg/Q
                         net (fo=1, routed)           0.182     1.767    dUp/b_reg_n_0
    SLICE_X32Y38         FDRE                                         r  dUp/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.830     1.957    dUp/clk_100MHz_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  dUp/c_reg/C
                         clock pessimism             -0.478     1.479    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.070     1.549    dUp/c_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.551     1.434    vga/clk_100MHz_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.128     1.562 r  vga/v_count_reg_reg[0]/Q
                         net (fo=23, routed)          0.086     1.648    vga/w_y[0]
    SLICE_X33Y26         LUT6 (Prop_lut6_I4_O)        0.099     1.747 r  vga/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.747    vga/v_sync_next
    SLICE_X33Y26         FDCE                                         r  vga/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.817     1.944    vga/clk_100MHz_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  vga/v_sync_reg_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X33Y26         FDCE (Hold_fdce_C_D)         0.091     1.525    vga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 frog/frog_y_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frog/frog_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.325%)  route 0.207ns (52.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.560     1.443    frog/clk_100MHz_IBUF_BUFG
    SLICE_X33Y37         FDPE                                         r  frog/frog_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  frog/frog_y_reg[8]/Q
                         net (fo=30, routed)          0.207     1.791    frog/frog_y_reg_n_0_[8]
    SLICE_X34Y38         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  frog/frog_y[9]_i_2/O
                         net (fo=1, routed)           0.000     1.836    frog/p_0_in[9]
    SLICE_X34Y38         FDCE                                         r  frog/frog_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.829     1.956    frog/clk_100MHz_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  frog/frog_y_reg[9]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X34Y38         FDCE (Hold_fdce_C_D)         0.121     1.599    frog/frog_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dReset/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dReset/c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.612%)  route 0.206ns (59.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.550     1.433    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  dReset/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  dReset/b_reg/Q
                         net (fo=1, routed)           0.206     1.780    dReset/b
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.820     1.947    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/C
                         clock pessimism             -0.478     1.469    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.070     1.539    dReset/c_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dLeft/a_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dLeft/b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.559     1.442    dLeft/clk_100MHz_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  dLeft/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  dLeft/a_reg/Q
                         net (fo=1, routed)           0.162     1.745    dLeft/a_reg_n_0
    SLICE_X40Y36         FDRE                                         r  dLeft/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.828     1.955    dLeft/clk_100MHz_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  dLeft/b_reg/C
                         clock pessimism             -0.513     1.442    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.061     1.503    dLeft/b_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dDown/a_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dDown/b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.561     1.444    dDown/clk_100MHz_IBUF_BUFG
    SLICE_X28Y38         FDRE                                         r  dDown/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  dDown/a_reg/Q
                         net (fo=1, routed)           0.174     1.759    dDown/a_reg_n_0
    SLICE_X28Y38         FDRE                                         r  dDown/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.831     1.958    dDown/clk_100MHz_IBUF_BUFG
    SLICE_X28Y38         FDRE                                         r  dDown/b_reg/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.066     1.510    dDown/b_reg
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    pclk/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    pclk/cdr/addr_reg_reg_rep/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y18   pclk/cdr/addr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y18   pclk/cdr/addr_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y18   pclk/cdr/addr_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y18   pclk/cdr/addr_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y20   pclk/cdr/addr_reg_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y16   bin/ctr_1Hz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y17   bin/ctr_1Hz_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y24   vga/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y24   vga/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y39   frog/obstacle_X_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y39   frog/obstacle_X_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y39   frog/obstacle_X_reg[2][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y39   frog/obstacle_X_reg[2][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y39   frog/obstacle_X_reg[2][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y40   frog/obstacle_X_reg[2][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y40   frog/obstacle_X_reg[2][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y40   frog/obstacle_X_reg[2][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y16   bin/ctr_1Hz_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y17   bin/ctr_1Hz_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y17   bin/ctr_1Hz_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y17   bin/ctr_1Hz_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y17   bin/ctr_1Hz_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y15   bin/ctr_1Hz_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y15   bin/ctr_1Hz_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y33   rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36   rgb_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   rgb_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 dReset/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.552ns (15.890%)  route 2.922ns (84.110%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.551     5.072    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  dReset/c_reg/Q
                         net (fo=5, routed)           1.167     6.696    reset_state
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.792 f  reset_state_BUFG_inst/O
                         net (fo=74, routed)          1.755     8.546    vga/AR[0]
    SLICE_X32Y25         FDCE                                         f  vga/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.428    14.769    vga/clk_100MHz_IBUF_BUFG
    SLICE_X32Y25         FDCE                                         r  vga/v_count_reg_reg[1]/C
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 dReset/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.552ns (15.890%)  route 2.922ns (84.110%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.551     5.072    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  dReset/c_reg/Q
                         net (fo=5, routed)           1.167     6.696    reset_state
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.792 f  reset_state_BUFG_inst/O
                         net (fo=74, routed)          1.755     8.546    vga/AR[0]
    SLICE_X32Y25         FDCE                                         f  vga/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.428    14.769    vga/clk_100MHz_IBUF_BUFG
    SLICE_X32Y25         FDCE                                         r  vga/v_count_reg_reg[2]/C
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 dReset/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.552ns (15.890%)  route 2.922ns (84.110%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.551     5.072    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  dReset/c_reg/Q
                         net (fo=5, routed)           1.167     6.696    reset_state
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.792 f  reset_state_BUFG_inst/O
                         net (fo=74, routed)          1.755     8.546    vga/AR[0]
    SLICE_X32Y25         FDCE                                         f  vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.428    14.769    vga/clk_100MHz_IBUF_BUFG
    SLICE_X32Y25         FDCE                                         r  vga/v_count_reg_reg[4]/C
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 dReset/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.552ns (15.890%)  route 2.922ns (84.110%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.551     5.072    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  dReset/c_reg/Q
                         net (fo=5, routed)           1.167     6.696    reset_state
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.792 f  reset_state_BUFG_inst/O
                         net (fo=74, routed)          1.755     8.546    vga/AR[0]
    SLICE_X32Y25         FDCE                                         f  vga/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.428    14.769    vga/clk_100MHz_IBUF_BUFG
    SLICE_X32Y25         FDCE                                         r  vga/v_count_reg_reg[6]/C
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 dReset/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frog/frog_y_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.552ns (15.836%)  route 2.934ns (84.164%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.551     5.072    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  dReset/c_reg/Q
                         net (fo=5, routed)           1.167     6.696    reset_state
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.792 f  reset_state_BUFG_inst/O
                         net (fo=74, routed)          1.766     8.558    frog/AR[0]
    SLICE_X35Y38         FDCE                                         f  frog/frog_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.441    14.782    frog/clk_100MHz_IBUF_BUFG
    SLICE_X35Y38         FDCE                                         r  frog/frog_y_reg[5]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    frog/frog_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 dReset/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frog/frog_y_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.552ns (15.836%)  route 2.934ns (84.164%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.551     5.072    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  dReset/c_reg/Q
                         net (fo=5, routed)           1.167     6.696    reset_state
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.792 f  reset_state_BUFG_inst/O
                         net (fo=74, routed)          1.766     8.558    frog/AR[0]
    SLICE_X35Y38         FDCE                                         f  frog/frog_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.441    14.782    frog/clk_100MHz_IBUF_BUFG
    SLICE_X35Y38         FDCE                                         r  frog/frog_y_reg[6]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    frog/frog_y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 dReset/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.552ns (15.900%)  route 2.920ns (84.100%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.551     5.072    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  dReset/c_reg/Q
                         net (fo=5, routed)           1.167     6.696    reset_state
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.792 f  reset_state_BUFG_inst/O
                         net (fo=74, routed)          1.752     8.544    vga/AR[0]
    SLICE_X35Y22         FDCE                                         f  vga/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.430    14.771    vga/clk_100MHz_IBUF_BUFG
    SLICE_X35Y22         FDCE                                         r  vga/h_count_reg_reg[5]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    vga/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 dReset/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.552ns (15.900%)  route 2.920ns (84.100%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.551     5.072    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  dReset/c_reg/Q
                         net (fo=5, routed)           1.167     6.696    reset_state
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.792 f  reset_state_BUFG_inst/O
                         net (fo=74, routed)          1.752     8.544    vga/AR[0]
    SLICE_X33Y26         FDCE                                         f  vga/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.430    14.771    vga/clk_100MHz_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  vga/v_count_reg_reg[0]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X33Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 dReset/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.552ns (15.900%)  route 2.920ns (84.100%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.551     5.072    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  dReset/c_reg/Q
                         net (fo=5, routed)           1.167     6.696    reset_state
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.792 f  reset_state_BUFG_inst/O
                         net (fo=74, routed)          1.752     8.544    vga/AR[0]
    SLICE_X33Y26         FDCE                                         f  vga/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.430    14.771    vga/clk_100MHz_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  vga/v_count_reg_reg[3]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X33Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 dReset/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.552ns (15.900%)  route 2.920ns (84.100%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.551     5.072    dReset/clk_100MHz_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  dReset/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  dReset/c_reg/Q
                         net (fo=5, routed)           1.167     6.696    reset_state
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.792 f  reset_state_BUFG_inst/O
                         net (fo=74, routed)          1.752     8.544    vga/AR[0]
    SLICE_X33Y26         FDCE                                         f  vga/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.430    14.771    vga/clk_100MHz_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  vga/v_count_reg_reg[5]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X33Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    vga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  5.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 frog/is_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/ctr_1Hz_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.183ns (27.090%)  route 0.493ns (72.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.553     1.436    frog/clk_100MHz_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  frog/is_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  frog/is_win_reg/Q
                         net (fo=25, routed)          0.237     1.814    frog/is_win
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.042     1.856 f  frog/ctr_1Hz[31]_i_2/O
                         net (fo=41, routed)          0.256     2.112    bin/ctr_1Hz0
    SLICE_X45Y16         FDCE                                         f  bin/ctr_1Hz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.827     1.954    bin/clk_100MHz_IBUF_BUFG
    SLICE_X45Y16         FDCE                                         r  bin/ctr_1Hz_reg[0]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X45Y16         FDCE (Remov_fdce_C_CLR)     -0.154     1.322    bin/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 frog/is_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/ctr_1Hz_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.183ns (26.916%)  route 0.497ns (73.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.553     1.436    frog/clk_100MHz_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  frog/is_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  frog/is_win_reg/Q
                         net (fo=25, routed)          0.237     1.814    frog/is_win
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.042     1.856 f  frog/ctr_1Hz[31]_i_2/O
                         net (fo=41, routed)          0.260     2.116    bin/ctr_1Hz0
    SLICE_X44Y16         FDCE                                         f  bin/ctr_1Hz_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.827     1.954    bin/clk_100MHz_IBUF_BUFG
    SLICE_X44Y16         FDCE                                         r  bin/ctr_1Hz_reg[4]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X44Y16         FDCE (Remov_fdce_C_CLR)     -0.154     1.322    bin/ctr_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 frog/is_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/ctr_1Hz_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.183ns (26.916%)  route 0.497ns (73.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.553     1.436    frog/clk_100MHz_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  frog/is_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  frog/is_win_reg/Q
                         net (fo=25, routed)          0.237     1.814    frog/is_win
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.042     1.856 f  frog/ctr_1Hz[31]_i_2/O
                         net (fo=41, routed)          0.260     2.116    bin/ctr_1Hz0
    SLICE_X44Y16         FDCE                                         f  bin/ctr_1Hz_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.827     1.954    bin/clk_100MHz_IBUF_BUFG
    SLICE_X44Y16         FDCE                                         r  bin/ctr_1Hz_reg[5]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X44Y16         FDCE (Remov_fdce_C_CLR)     -0.154     1.322    bin/ctr_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 frog/is_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/ctr_1Hz_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.183ns (26.916%)  route 0.497ns (73.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.553     1.436    frog/clk_100MHz_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  frog/is_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  frog/is_win_reg/Q
                         net (fo=25, routed)          0.237     1.814    frog/is_win
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.042     1.856 f  frog/ctr_1Hz[31]_i_2/O
                         net (fo=41, routed)          0.260     2.116    bin/ctr_1Hz0
    SLICE_X44Y16         FDCE                                         f  bin/ctr_1Hz_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.827     1.954    bin/clk_100MHz_IBUF_BUFG
    SLICE_X44Y16         FDCE                                         r  bin/ctr_1Hz_reg[7]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X44Y16         FDCE (Remov_fdce_C_CLR)     -0.154     1.322    bin/ctr_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 frog/is_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/ctr_1Hz_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.183ns (26.916%)  route 0.497ns (73.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.553     1.436    frog/clk_100MHz_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  frog/is_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  frog/is_win_reg/Q
                         net (fo=25, routed)          0.237     1.814    frog/is_win
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.042     1.856 f  frog/ctr_1Hz[31]_i_2/O
                         net (fo=41, routed)          0.260     2.116    bin/ctr_1Hz0
    SLICE_X44Y16         FDCE                                         f  bin/ctr_1Hz_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.827     1.954    bin/clk_100MHz_IBUF_BUFG
    SLICE_X44Y16         FDCE                                         r  bin/ctr_1Hz_reg[8]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X44Y16         FDCE (Remov_fdce_C_CLR)     -0.154     1.322    bin/ctr_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 frog/is_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/ctr_1Hz_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.183ns (24.624%)  route 0.560ns (75.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.553     1.436    frog/clk_100MHz_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  frog/is_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  frog/is_win_reg/Q
                         net (fo=25, routed)          0.237     1.814    frog/is_win
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.042     1.856 f  frog/ctr_1Hz[31]_i_2/O
                         net (fo=41, routed)          0.323     2.179    bin/ctr_1Hz0
    SLICE_X44Y17         FDCE                                         f  bin/ctr_1Hz_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.826     1.953    bin/clk_100MHz_IBUF_BUFG
    SLICE_X44Y17         FDCE                                         r  bin/ctr_1Hz_reg[10]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X44Y17         FDCE (Remov_fdce_C_CLR)     -0.154     1.321    bin/ctr_1Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 frog/is_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/ctr_1Hz_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.183ns (24.624%)  route 0.560ns (75.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.553     1.436    frog/clk_100MHz_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  frog/is_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  frog/is_win_reg/Q
                         net (fo=25, routed)          0.237     1.814    frog/is_win
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.042     1.856 f  frog/ctr_1Hz[31]_i_2/O
                         net (fo=41, routed)          0.323     2.179    bin/ctr_1Hz0
    SLICE_X44Y17         FDCE                                         f  bin/ctr_1Hz_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.826     1.953    bin/clk_100MHz_IBUF_BUFG
    SLICE_X44Y17         FDCE                                         r  bin/ctr_1Hz_reg[11]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X44Y17         FDCE (Remov_fdce_C_CLR)     -0.154     1.321    bin/ctr_1Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 frog/is_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/ctr_1Hz_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.183ns (24.624%)  route 0.560ns (75.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.553     1.436    frog/clk_100MHz_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  frog/is_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  frog/is_win_reg/Q
                         net (fo=25, routed)          0.237     1.814    frog/is_win
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.042     1.856 f  frog/ctr_1Hz[31]_i_2/O
                         net (fo=41, routed)          0.323     2.179    bin/ctr_1Hz0
    SLICE_X44Y17         FDCE                                         f  bin/ctr_1Hz_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.826     1.953    bin/clk_100MHz_IBUF_BUFG
    SLICE_X44Y17         FDCE                                         r  bin/ctr_1Hz_reg[12]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X44Y17         FDCE (Remov_fdce_C_CLR)     -0.154     1.321    bin/ctr_1Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 frog/is_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/ctr_1Hz_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.183ns (24.624%)  route 0.560ns (75.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.553     1.436    frog/clk_100MHz_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  frog/is_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  frog/is_win_reg/Q
                         net (fo=25, routed)          0.237     1.814    frog/is_win
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.042     1.856 f  frog/ctr_1Hz[31]_i_2/O
                         net (fo=41, routed)          0.323     2.179    bin/ctr_1Hz0
    SLICE_X44Y17         FDCE                                         f  bin/ctr_1Hz_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.826     1.953    bin/clk_100MHz_IBUF_BUFG
    SLICE_X44Y17         FDCE                                         r  bin/ctr_1Hz_reg[13]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X44Y17         FDCE (Remov_fdce_C_CLR)     -0.154     1.321    bin/ctr_1Hz_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 frog/is_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/ctr_1Hz_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.183ns (24.624%)  route 0.560ns (75.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.553     1.436    frog/clk_100MHz_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  frog/is_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  frog/is_win_reg/Q
                         net (fo=25, routed)          0.237     1.814    frog/is_win
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.042     1.856 f  frog/ctr_1Hz[31]_i_2/O
                         net (fo=41, routed)          0.323     2.179    bin/ctr_1Hz0
    SLICE_X44Y17         FDCE                                         f  bin/ctr_1Hz_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.826     1.953    bin/clk_100MHz_IBUF_BUFG
    SLICE_X44Y17         FDCE                                         r  bin/ctr_1Hz_reg[6]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X44Y17         FDCE (Remov_fdce_C_CLR)     -0.154     1.321    bin/ctr_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.858    





