#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Oct  3 02:08:25 2025
# Process ID: 3569
# Log file: /home/ise/Working_Space/Week6/Dem_BCD_0_59/planAhead_run_1/planAhead.log
# Journal file: /home/ise/Working_Space/Week6/Dem_BCD_0_59/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/ise/Working_Space/Week6/Dem_BCD_0_59/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVTTL [get_ports [list {q1[3]} {q1[2]} {q1[1]} {q1[0]}]]
set_property iostandard LVTTL [get_ports [list {q0[3]} {q0[2]} {q0[1]} {q0[0]}]]
set_property iostandard LVTTL [get_ports [list clk]]
set_property iostandard LVTTL [get_ports [list reset]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin V4 [get_ports reset]
endgroup
startgroup
set_property package_pin F9 [get_ports {q1[3]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {q1[2]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {q1[1]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {q1[0]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {q0[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {q0[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {q0[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {q0[0]}]
endgroup
set_property pulltype PULLDOWN [get_ports [list reset]]
save_constraints
