{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543797238284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543797238297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 19:33:58 2018 " "Processing started: Sun Dec 02 19:33:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543797238297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797238297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off graphics -c graphics " "Command: quartus_map --read_settings_files=on --write_settings_files=off graphics -c graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797238297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543797239053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543797239054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoretodigits.v 1 1 " "Found 1 design units, including 1 entities, in source file scoretodigits.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreToDigits " "Found entity 1: scoreToDigits" {  } { { "scoreToDigits.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/scoreToDigits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254442 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "scoreCalc.v(16) " "Verilog HDL Event Control warning at scoreCalc.v(16): event expression contains \"\|\" or \"\|\|\"" {  } { { "scoreCalc.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/scoreCalc.v" 16 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1543797254445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorecalc.v 1 1 " "Found 1 design units, including 1 entities, in source file scorecalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreCalc " "Found entity 1: scoreCalc" {  } { { "scoreCalc.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/scoreCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254445 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type processor.v(128) " "Verilog HDL Declaration warning at processor.v(128): \"type\" is SystemVerilog-2005 keyword" {  } { { "processor.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/processor.v" 128 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1543797254447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opening.v 1 1 " "Found 1 design units, including 1 entities, in source file opening.v" { { "Info" "ISGN_ENTITY_NAME" "1 opening " "Found entity 1: opening" {  } { { "opening.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254452 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(275) " "Verilog HDL warning at vga_controller.v(275): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 275 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(277) " "Verilog HDL warning at vga_controller.v(277): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 277 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(279) " "Verilog HDL warning at vga_controller.v(279): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 279 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(280) " "Verilog HDL warning at vga_controller.v(280): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 280 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(281) " "Verilog HDL warning at vga_controller.v(281): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 281 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(282) " "Verilog HDL warning at vga_controller.v(282): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 282 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(284) " "Verilog HDL warning at vga_controller.v(284): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 284 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(328) " "Verilog HDL warning at vga_controller.v(328): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 328 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254457 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(329) " "Verilog HDL warning at vga_controller.v(329): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 329 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254457 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(330) " "Verilog HDL warning at vga_controller.v(330): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 330 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254457 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(331) " "Verilog HDL warning at vga_controller.v(331): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 331 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254457 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(332) " "Verilog HDL warning at vga_controller.v(332): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 332 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254457 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(333) " "Verilog HDL warning at vga_controller.v(333): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 333 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254457 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(335) " "Verilog HDL warning at vga_controller.v(335): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 335 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254457 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(336) " "Verilog HDL warning at vga_controller.v(336): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 336 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254457 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(337) " "Verilog HDL warning at vga_controller.v(337): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 337 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254457 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(338) " "Verilog HDL warning at vga_controller.v(338): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 338 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(339) " "Verilog HDL warning at vga_controller.v(339): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(340) " "Verilog HDL warning at vga_controller.v(340): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 340 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(342) " "Verilog HDL warning at vga_controller.v(342): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 342 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(343) " "Verilog HDL warning at vga_controller.v(343): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 343 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(344) " "Verilog HDL warning at vga_controller.v(344): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(345) " "Verilog HDL warning at vga_controller.v(345): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 345 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(346) " "Verilog HDL warning at vga_controller.v(346): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 346 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(347) " "Verilog HDL warning at vga_controller.v(347): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 347 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(349) " "Verilog HDL warning at vga_controller.v(349): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 349 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(350) " "Verilog HDL warning at vga_controller.v(350): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 350 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(351) " "Verilog HDL warning at vga_controller.v(351): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 351 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(352) " "Verilog HDL warning at vga_controller.v(352): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 352 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(353) " "Verilog HDL warning at vga_controller.v(353): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 353 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(354) " "Verilog HDL warning at vga_controller.v(354): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 354 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(357) " "Verilog HDL warning at vga_controller.v(357): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 357 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(358) " "Verilog HDL warning at vga_controller.v(358): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 358 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(359) " "Verilog HDL warning at vga_controller.v(359): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 359 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(360) " "Verilog HDL warning at vga_controller.v(360): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 360 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(362) " "Verilog HDL warning at vga_controller.v(362): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 362 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(363) " "Verilog HDL warning at vga_controller.v(363): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 363 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(364) " "Verilog HDL warning at vga_controller.v(364): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 364 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(413) " "Verilog HDL warning at vga_controller.v(413): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(415) " "Verilog HDL warning at vga_controller.v(415): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 415 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(417) " "Verilog HDL warning at vga_controller.v(417): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 417 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(419) " "Verilog HDL warning at vga_controller.v(419): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 419 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(420) " "Verilog HDL warning at vga_controller.v(420): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 420 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(421) " "Verilog HDL warning at vga_controller.v(421): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 421 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(422) " "Verilog HDL warning at vga_controller.v(422): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 422 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(424) " "Verilog HDL warning at vga_controller.v(424): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 424 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(426) " "Verilog HDL warning at vga_controller.v(426): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 426 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(429) " "Verilog HDL warning at vga_controller.v(429): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 429 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_controller.v(431) " "Verilog HDL warning at vga_controller.v(431): extended using \"x\" or \"z\"" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254476 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "imem.v " "Can't analyze file -- file imem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543797254485 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dmem.v " "Can't analyze file -- file dmem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543797254495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics.v 1 1 " "Found 1 design units, including 1 entities, in source file graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphics " "Found entity 1: graphics" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 1 1 " "Found 1 design units, including 1 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/background.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254500 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cursor.v " "Can't analyze file -- file cursor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543797254507 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "two_by_two.v " "Can't analyze file -- file two_by_two.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543797254515 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(191) " "Verilog HDL warning at four_by_four.v(191): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254518 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(192) " "Verilog HDL warning at four_by_four.v(192): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254518 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(193) " "Verilog HDL warning at four_by_four.v(193): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254518 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(194) " "Verilog HDL warning at four_by_four.v(194): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v" 194 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254518 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(195) " "Verilog HDL warning at four_by_four.v(195): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254518 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "four_by_four.v(196) " "Verilog HDL warning at four_by_four.v(196): extended using \"x\" or \"z\"" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v" 196 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_by_four.v 1 1 " "Found 1 design units, including 1 entities, in source file four_by_four.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_by_four " "Found entity 1: four_by_four" {  } { { "four_by_four.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254519 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sparkle.v(23) " "Verilog HDL information at sparkle.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543797254521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sparkle.v 1 1 " "Found 1 design units, including 1 entities, in source file sparkle.v" { { "Info" "ISGN_ENTITY_NAME" "1 sparkle " "Found entity 1: sparkle" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crests.v 1 1 " "Found 1 design units, including 1 entities, in source file crests.v" { { "Info" "ISGN_ENTITY_NAME" "1 crests " "Found entity 1: crests" {  } { { "crests.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(29) " "Verilog HDL warning at crest.v(29): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(30) " "Verilog HDL warning at crest.v(30): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(33) " "Verilog HDL warning at crest.v(33): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(34) " "Verilog HDL warning at crest.v(34): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(37) " "Verilog HDL warning at crest.v(37): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(38) " "Verilog HDL warning at crest.v(38): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(41) " "Verilog HDL warning at crest.v(41): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(42) " "Verilog HDL warning at crest.v(42): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(45) " "Verilog HDL warning at crest.v(45): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(49) " "Verilog HDL warning at crest.v(49): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(50) " "Verilog HDL warning at crest.v(50): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(53) " "Verilog HDL warning at crest.v(53): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(54) " "Verilog HDL warning at crest.v(54): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(57) " "Verilog HDL warning at crest.v(57): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(58) " "Verilog HDL warning at crest.v(58): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(61) " "Verilog HDL warning at crest.v(61): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(62) " "Verilog HDL warning at crest.v(62): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(65) " "Verilog HDL warning at crest.v(65): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(69) " "Verilog HDL warning at crest.v(69): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(70) " "Verilog HDL warning at crest.v(70): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(73) " "Verilog HDL warning at crest.v(73): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(74) " "Verilog HDL warning at crest.v(74): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(77) " "Verilog HDL warning at crest.v(77): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(78) " "Verilog HDL warning at crest.v(78): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(81) " "Verilog HDL warning at crest.v(81): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "crest.v(82) " "Verilog HDL warning at crest.v(82): extended using \"x\" or \"z\"" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crest.v 1 1 " "Found 1 design units, including 1 entities, in source file crest.v" { { "Info" "ISGN_ENTITY_NAME" "1 crest " "Found entity 1: crest" {  } { { "crest.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbers.v 1 1 " "Found 1 design units, including 1 entities, in source file numbers.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers " "Found entity 1: numbers" {  } { { "numbers.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254533 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(19) " "Verilog HDL warning at number.v(19): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254535 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(20) " "Verilog HDL warning at number.v(20): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254535 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(21) " "Verilog HDL warning at number.v(21): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254535 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(22) " "Verilog HDL warning at number.v(22): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254535 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(23) " "Verilog HDL warning at number.v(23): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254535 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "number.v(24) " "Verilog HDL warning at number.v(24): extended using \"x\" or \"z\"" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 number " "Found entity 1: number" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_ready.v 1 1 " "Found 1 design units, including 1 entities, in source file get_ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_ready " "Found entity 1: get_ready" {  } { { "get_ready.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/get_ready.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_is_up.v 1 1 " "Found 1 design units, including 1 entities, in source file time_is_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_is_up " "Found entity 1: time_is_up" {  } { { "time_is_up.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_is_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letter.v 1 1 " "Found 1 design units, including 1 entities, in source file letter.v" { { "Info" "ISGN_ENTITY_NAME" "1 letter " "Found entity 1: letter" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254545 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(13) " "Verilog HDL warning at house_cup.v(13): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/house_cup.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254547 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(14) " "Verilog HDL warning at house_cup.v(14): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/house_cup.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254547 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(15) " "Verilog HDL warning at house_cup.v(15): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/house_cup.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254547 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(16) " "Verilog HDL warning at house_cup.v(16): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/house_cup.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254547 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "house_cup.v(17) " "Verilog HDL warning at house_cup.v(17): extended using \"x\" or \"z\"" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/house_cup.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254547 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "house_cup.v(39) " "Verilog HDL syntax warning at house_cup.v(39): extra block comment delimiter characters /* within block comment" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/house_cup.v" 39 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543797254548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "house_cup.v 1 1 " "Found 1 design units, including 1 entities, in source file house_cup.v" { { "Info" "ISGN_ENTITY_NAME" "1 house_cup " "Found entity 1: house_cup" {  } { { "house_cup.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/house_cup.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letters.v 1 1 " "Found 1 design units, including 1 entities, in source file letters.v" { { "Info" "ISGN_ENTITY_NAME" "1 letters " "Found entity 1: letters" {  } { { "letters.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(28) " "Verilog HDL warning at leaderboard.v(28): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(29) " "Verilog HDL warning at leaderboard.v(29): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(30) " "Verilog HDL warning at leaderboard.v(30): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "leaderboard.v(31) " "Verilog HDL warning at leaderboard.v(31): extended using \"x\" or \"z\"" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leaderboard.v 1 1 " "Found 1 design units, including 1 entities, in source file leaderboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 leaderboard " "Found entity 1: leaderboard" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "border.v 1 1 " "Found 1 design units, including 1 entities, in source file border.v" { { "Info" "ISGN_ENTITY_NAME" "1 border " "Found entity 1: border" {  } { { "border.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/border.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254554 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "screenTimer.v(41) " "Verilog HDL error at screenTimer.v(41): constant value overflow" {  } { { "screenTimer.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/screenTimer.v" 41 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543797254558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screentimer.v 1 1 " "Found 1 design units, including 1 entities, in source file screentimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 screenTimer " "Found entity 1: screenTimer" {  } { { "screenTimer.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/screenTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sparkles.v 1 1 " "Found 1 design units, including 1 entities, in source file sparkles.v" { { "Info" "ISGN_ENTITY_NAME" "1 sparkles " "Found entity 1: sparkles" {  } { { "sparkles.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkles.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "snitch.v(21) " "Verilog HDL warning at snitch.v(21): extended using \"x\" or \"z\"" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254564 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "snitch.v(22) " "Verilog HDL warning at snitch.v(22): extended using \"x\" or \"z\"" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254564 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "snitch.v(23) " "Verilog HDL warning at snitch.v(23): extended using \"x\" or \"z\"" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543797254564 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "snitch.v(33) " "Verilog HDL Event Control warning at snitch.v(33): Event Control contains a complex event expression" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 33 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1543797254564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(191) " "Verilog HDL Expression warning at snitch.v(191): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 191 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543797254564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(199) " "Verilog HDL Expression warning at snitch.v(199): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 199 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543797254564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(207) " "Verilog HDL Expression warning at snitch.v(207): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 207 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543797254564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 snitch.v(215) " "Verilog HDL Expression warning at snitch.v(215): truncated literal to match 16 bits" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543797254564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snitch.v 1 1 " "Found 1 design units, including 1 entities, in source file snitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 snitch " "Found entity 1: snitch" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snitched.v 1 1 " "Found 1 design units, including 1 entities, in source file snitched.v" { { "Info" "ISGN_ENTITY_NAME" "1 snitched " "Found entity 1: snitched" {  } { { "snitched.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitched.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_trace.v 1 1 " "Found 1 design units, including 1 entities, in source file display_trace.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_trace " "Found entity 1: display_trace" {  } { { "display_trace.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/display_trace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254569 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "broom.v(25) " "Verilog HDL Event Control warning at broom.v(25): Event Control contains a complex event expression" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v" 25 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1543797254571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "broom.v 1 1 " "Found 1 design units, including 1 entities, in source file broom.v" { { "Info" "ISGN_ENTITY_NAME" "1 broom " "Found entity 1: broom" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "broomstick.v 1 1 " "Found 1 design units, including 1 entities, in source file broomstick.v" { { "Info" "ISGN_ENTITY_NAME" "1 broomstick " "Found entity 1: broomstick" {  } { { "broomstick.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254576 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "time_turner.v(24) " "Verilog HDL Event Control warning at time_turner.v(24): Event Control contains a complex event expression" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1543797254579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_turner.v 1 1 " "Found 1 design units, including 1 entities, in source file time_turner.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_turner " "Found entity 1: time_turner" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_turn.v 1 1 " "Found 1 design units, including 1 entities, in source file time_turn.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_turn " "Found entity 1: time_turn" {  } { { "time_turn.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254582 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lightning.v(24) " "Verilog HDL Event Control warning at lightning.v(24): Event Control contains a complex event expression" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1543797254584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightning.v 1 1 " "Found 1 design units, including 1 entities, in source file lightning.v" { { "Info" "ISGN_ENTITY_NAME" "1 lightning " "Found entity 1: lightning" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightnin.v 1 1 " "Found 1 design units, including 1 entities, in source file lightnin.v" { { "Info" "ISGN_ENTITY_NAME" "1 lightnin " "Found entity 1: lightnin" {  } { { "lightnin.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797254587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797254587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result6 scoreToDigits.v(23) " "Verilog HDL Implicit Net warning at scoreToDigits.v(23): created implicit net for \"result6\"" {  } { { "scoreToDigits.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/scoreToDigits.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797254587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock graphics.v(40) " "Verilog HDL Implicit Net warning at graphics.v(40): created implicit net for \"inclock\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797254587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "leds graphics.v(50) " "Verilog HDL Implicit Net warning at graphics.v(50): created implicit net for \"leds\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797254587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST graphics.v(53) " "Verilog HDL Implicit Net warning at graphics.v(53): created implicit net for \"DLY_RST\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797254587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK graphics.v(54) " "Verilog HDL Implicit Net warning at graphics.v(54): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797254587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK graphics.v(54) " "Verilog HDL Implicit Net warning at graphics.v(54): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797254587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trace_color_box display_trace.v(117) " "Verilog HDL Implicit Net warning at display_trace.v(117): created implicit net for \"trace_color_box\"" {  } { { "display_trace.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/display_trace.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797254587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "graphics " "Elaborating entity \"graphics\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543797254647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leds graphics.v(50) " "Verilog HDL or VHDL warning at graphics.v(50): object \"leds\" assigned a value but never read" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543797254647 "|graphics"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 graphics.v(50) " "Verilog HDL assignment warning at graphics.v(50): truncated value with size 8 to match size of target (1)" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797254648 "|graphics"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC graphics.v(22) " "Output port \"VGA_SYNC\" at graphics.v(22) has no driver" {  } { { "graphics.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543797254649 "|graphics"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "graphics.v" "div" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797254671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797256817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797256833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797256835 ""}  } { { "pll.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797256835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797256908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797256908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797256909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenTimer screenTimer:timez " "Elaborating entity \"screenTimer\" for hierarchy \"screenTimer:timez\"" {  } { { "graphics.v" "timez" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797256918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "graphics.v" "r0" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797256935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797256935 "|graphics|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "graphics.v" "p1" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797256945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797256980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797257012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257012 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797257012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "graphics.v" "vga_ins" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797257015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(72) " "Verilog HDL assignment warning at vga_controller.v(72): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257016 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_controller.v(117) " "Verilog HDL assignment warning at vga_controller.v(117): truncated value with size 32 to match size of target (9)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257017 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(118) " "Verilog HDL assignment warning at vga_controller.v(118): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257017 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(135) " "Verilog HDL assignment warning at vga_controller.v(135): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257017 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(146) " "Verilog HDL assignment warning at vga_controller.v(146): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257017 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(156) " "Verilog HDL assignment warning at vga_controller.v(156): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257018 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(161) " "Verilog HDL assignment warning at vga_controller.v(161): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257018 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(169) " "Verilog HDL assignment warning at vga_controller.v(169): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257018 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(174) " "Verilog HDL assignment warning at vga_controller.v(174): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257018 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(179) " "Verilog HDL assignment warning at vga_controller.v(179): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257018 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(187) " "Verilog HDL assignment warning at vga_controller.v(187): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257019 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(192) " "Verilog HDL assignment warning at vga_controller.v(192): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257019 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(197) " "Verilog HDL assignment warning at vga_controller.v(197): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257019 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(205) " "Verilog HDL assignment warning at vga_controller.v(205): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257019 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(210) " "Verilog HDL assignment warning at vga_controller.v(210): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257019 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(215) " "Verilog HDL assignment warning at vga_controller.v(215): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257019 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(223) " "Verilog HDL assignment warning at vga_controller.v(223): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257019 "|graphics|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(231) " "Verilog HDL assignment warning at vga_controller.v(231): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257020 "|graphics|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797257063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257063 "|graphics|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797257064 "|graphics|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797257070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797257682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797257697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_data.mif " "Parameter \"init_file\" = \"lab7_img_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797257697 ""}  } { { "img_data.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797257697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekc1 " "Found entity 1: altsyncram_ekc1" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797257795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797257795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekc1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated " "Elaborating entity \"altsyncram_ekc1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797257796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797258310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797258310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_ekc1.tdf" "rden_decode" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797258311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797258387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797258387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_ekc1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797258387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background vga_controller:vga_ins\|background:bckgrd " "Elaborating entity \"background\" for hierarchy \"vga_controller:vga_ins\|background:bckgrd\"" {  } { { "vga_controller.v" "bckgrd" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797258450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_by_four vga_controller:vga_ins\|four_by_four:boxp1 " "Elaborating entity \"four_by_four\" for hierarchy \"vga_controller:vga_ins\|four_by_four:boxp1\"" {  } { { "vga_controller.v" "boxp1" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797258458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_trace vga_controller:vga_ins\|display_trace:tracez " "Elaborating entity \"display_trace\" for hierarchy \"vga_controller:vga_ins\|display_trace:tracez\"" {  } { { "vga_controller.v" "tracez" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797258476 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trace_color_box display_trace.v(117) " "Verilog HDL or VHDL warning at display_trace.v(117): object \"trace_color_box\" assigned a value but never read" {  } { { "display_trace.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/display_trace.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543797258477 "|graphics|vga_controller:vga_ins|display_trace:tracez"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opening vga_controller:vga_ins\|opening:logoz " "Elaborating entity \"opening\" for hierarchy \"vga_controller:vga_ins\|opening:logoz\"" {  } { { "vga_controller.v" "logoz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797258492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\"" {  } { { "opening.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797258565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\"" {  } { { "opening.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797258582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file opening_screen.mif " "Parameter \"init_file\" = \"opening_screen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160000 " "Parameter \"numwords_a\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797258582 ""}  } { { "opening.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797258582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oua1 " "Found entity 1: altsyncram_oua1" {  } { { "db/altsyncram_oua1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797258661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797258661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oua1 vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated " "Elaborating entity \"altsyncram_oua1\" for hierarchy \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797258661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0aa " "Found entity 1: decode_0aa" {  } { { "db/decode_0aa.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_0aa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797259475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797259475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0aa vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated\|decode_0aa:rden_decode " "Elaborating entity \"decode_0aa\" for hierarchy \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated\|decode_0aa:rden_decode\"" {  } { { "db/altsyncram_oua1.tdf" "rden_decode" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797259553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797259553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"vga_controller:vga_ins\|opening:logoz\|altsyncram:altsyncram_component\|altsyncram_oua1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_oua1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leaderboard vga_controller:vga_ins\|leaderboard:ledaerz " "Elaborating entity \"leaderboard\" for hierarchy \"vga_controller:vga_ins\|leaderboard:ledaerz\"" {  } { { "vga_controller.v" "ledaerz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 leaderboard.v(44) " "Verilog HDL assignment warning at leaderboard.v(44): truncated value with size 32 to match size of target (19)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259572 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(92) " "Verilog HDL assignment warning at leaderboard.v(92): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259573 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(94) " "Verilog HDL assignment warning at leaderboard.v(94): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259573 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(99) " "Verilog HDL assignment warning at leaderboard.v(99): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259573 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(101) " "Verilog HDL assignment warning at leaderboard.v(101): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259573 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(106) " "Verilog HDL assignment warning at leaderboard.v(106): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259574 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(108) " "Verilog HDL assignment warning at leaderboard.v(108): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259574 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(113) " "Verilog HDL assignment warning at leaderboard.v(113): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259574 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(115) " "Verilog HDL assignment warning at leaderboard.v(115): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259575 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(120) " "Verilog HDL assignment warning at leaderboard.v(120): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259575 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(122) " "Verilog HDL assignment warning at leaderboard.v(122): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259576 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(127) " "Verilog HDL assignment warning at leaderboard.v(127): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259576 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(129) " "Verilog HDL assignment warning at leaderboard.v(129): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259576 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(137) " "Verilog HDL assignment warning at leaderboard.v(137): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259576 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(139) " "Verilog HDL assignment warning at leaderboard.v(139): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259577 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(144) " "Verilog HDL assignment warning at leaderboard.v(144): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259577 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(146) " "Verilog HDL assignment warning at leaderboard.v(146): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259577 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(151) " "Verilog HDL assignment warning at leaderboard.v(151): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259577 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(153) " "Verilog HDL assignment warning at leaderboard.v(153): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259577 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(158) " "Verilog HDL assignment warning at leaderboard.v(158): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259578 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(160) " "Verilog HDL assignment warning at leaderboard.v(160): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259578 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(165) " "Verilog HDL assignment warning at leaderboard.v(165): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259578 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(167) " "Verilog HDL assignment warning at leaderboard.v(167): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259578 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(172) " "Verilog HDL assignment warning at leaderboard.v(172): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259578 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(174) " "Verilog HDL assignment warning at leaderboard.v(174): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259579 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(182) " "Verilog HDL assignment warning at leaderboard.v(182): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259579 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(184) " "Verilog HDL assignment warning at leaderboard.v(184): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259579 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(189) " "Verilog HDL assignment warning at leaderboard.v(189): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259579 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(191) " "Verilog HDL assignment warning at leaderboard.v(191): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259579 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(196) " "Verilog HDL assignment warning at leaderboard.v(196): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259580 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(198) " "Verilog HDL assignment warning at leaderboard.v(198): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259580 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(203) " "Verilog HDL assignment warning at leaderboard.v(203): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259580 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(205) " "Verilog HDL assignment warning at leaderboard.v(205): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259580 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(210) " "Verilog HDL assignment warning at leaderboard.v(210): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259580 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(212) " "Verilog HDL assignment warning at leaderboard.v(212): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259581 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(217) " "Verilog HDL assignment warning at leaderboard.v(217): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259581 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(219) " "Verilog HDL assignment warning at leaderboard.v(219): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259581 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(227) " "Verilog HDL assignment warning at leaderboard.v(227): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259581 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(229) " "Verilog HDL assignment warning at leaderboard.v(229): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259581 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(234) " "Verilog HDL assignment warning at leaderboard.v(234): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259582 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(236) " "Verilog HDL assignment warning at leaderboard.v(236): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259582 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(241) " "Verilog HDL assignment warning at leaderboard.v(241): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259582 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(243) " "Verilog HDL assignment warning at leaderboard.v(243): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259582 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(248) " "Verilog HDL assignment warning at leaderboard.v(248): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259582 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(250) " "Verilog HDL assignment warning at leaderboard.v(250): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259583 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(255) " "Verilog HDL assignment warning at leaderboard.v(255): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259583 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(257) " "Verilog HDL assignment warning at leaderboard.v(257): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259583 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(262) " "Verilog HDL assignment warning at leaderboard.v(262): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259583 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 leaderboard.v(264) " "Verilog HDL assignment warning at leaderboard.v(264): truncated value with size 32 to match size of target (13)" {  } { { "leaderboard.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259583 "|graphics|vga_controller:vga_ins|leaderboard:ledaerz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sparkle vga_controller:vga_ins\|sparkle:sparklez " "Elaborating entity \"sparkle\" for hierarchy \"vga_controller:vga_ins\|sparkle:sparklez\"" {  } { { "vga_controller.v" "sparklez" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sparkle.v(38) " "Verilog HDL assignment warning at sparkle.v(38): truncated value with size 32 to match size of target (3)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259631 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sparkle.v(51) " "Verilog HDL assignment warning at sparkle.v(51): truncated value with size 32 to match size of target (12)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259632 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sparkle.v(66) " "Verilog HDL assignment warning at sparkle.v(66): truncated value with size 32 to match size of target (3)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259632 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sparkle.v(79) " "Verilog HDL assignment warning at sparkle.v(79): truncated value with size 32 to match size of target (12)" {  } { { "sparkle.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797259633 "|graphics|vga_controller:vga_ins|sparkle:sparklez"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sparkles vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz " "Elaborating entity \"sparkles\" for hierarchy \"vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\"" {  } { { "sparkle.v" "sparkz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component\"" {  } { { "sparkles.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkles.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component\"" {  } { { "sparkles.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkles.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sparkle.mif " "Parameter \"init_file\" = \"sparkle.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1600 " "Parameter \"numwords_a\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259705 ""}  } { { "sparkles.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkles.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797259705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4a1 " "Found entity 1: altsyncram_k4a1" {  } { { "db/altsyncram_k4a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_k4a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797259765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797259765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4a1 vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component\|altsyncram_k4a1:auto_generated " "Elaborating entity \"altsyncram_k4a1\" for hierarchy \"vga_controller:vga_ins\|sparkle:sparklez\|sparkles:sparkz\|altsyncram:altsyncram_component\|altsyncram_k4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crest vga_controller:vga_ins\|crest:crestz " "Elaborating entity \"crest\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\"" {  } { { "vga_controller.v" "crestz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crests vga_controller:vga_ins\|crest:crestz\|crests:crestz " "Elaborating entity \"crests\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\"" {  } { { "crest.v" "crestz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\"" {  } { { "crests.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\"" {  } { { "crests.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file crest.mif " "Parameter \"init_file\" = \"crest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100000 " "Parameter \"numwords_a\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797259858 ""}  } { { "crests.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797259858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41a1 " "Found entity 1: altsyncram_41a1" {  } { { "db/altsyncram_41a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_41a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797259916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797259916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_41a1 vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated " "Elaborating entity \"altsyncram_41a1\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797259916 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "100000 10000 C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.mif " "Memory depth (100000) in the design file differs from memory depth (10000) in the Memory Initialization File \"C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.mif\" -- setting initial value for remaining addresses to 0" {  } { { "crests.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1543797259969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1aa " "Found entity 1: decode_1aa" {  } { { "db/decode_1aa.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_1aa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797260041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797260041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1aa vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated\|decode_1aa:rden_decode " "Elaborating entity \"decode_1aa\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated\|decode_1aa:rden_decode\"" {  } { { "db/altsyncram_41a1.tdf" "rden_decode" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_41a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797260119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797260119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"vga_controller:vga_ins\|crest:crestz\|crests:crestz\|altsyncram:altsyncram_component\|altsyncram_41a1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_41a1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_41a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number vga_controller:vga_ins\|number:numz " "Elaborating entity \"number\" for hierarchy \"vga_controller:vga_ins\|number:numz\"" {  } { { "vga_controller.v" "numz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(19) " "Verilog HDL assignment warning at number.v(19): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260136 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(20) " "Verilog HDL assignment warning at number.v(20): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260136 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(21) " "Verilog HDL assignment warning at number.v(21): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260136 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(22) " "Verilog HDL assignment warning at number.v(22): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260136 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(23) " "Verilog HDL assignment warning at number.v(23): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260136 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(24) " "Verilog HDL assignment warning at number.v(24): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260136 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 number.v(31) " "Verilog HDL assignment warning at number.v(31): truncated value with size 32 to match size of target (13)" {  } { { "number.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260136 "|graphics|vga_controller:vga_ins|number:numz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers vga_controller:vga_ins\|number:numz\|numbers:numberz " "Elaborating entity \"numbers\" for hierarchy \"vga_controller:vga_ins\|number:numz\|numbers:numberz\"" {  } { { "number.v" "numberz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component\"" {  } { { "numbers.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component\"" {  } { { "numbers.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file numbers.mif " "Parameter \"init_file\" = \"numbers.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9000 " "Parameter \"numwords_a\" = \"9000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260202 ""}  } { { "numbers.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797260202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35a1 " "Found entity 1: altsyncram_35a1" {  } { { "db/altsyncram_35a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797260250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797260250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35a1 vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated " "Elaborating entity \"altsyncram_35a1\" for hierarchy \"vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797260397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797260397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_35a1.tdf" "rden_decode" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smb " "Found entity 1: mux_smb" {  } { { "db/mux_smb.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_smb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797260460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797260460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smb vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\|mux_smb:mux2 " "Elaborating entity \"mux_smb\" for hierarchy \"vga_controller:vga_ins\|number:numz\|numbers:numberz\|altsyncram:altsyncram_component\|altsyncram_35a1:auto_generated\|mux_smb:mux2\"" {  } { { "db/altsyncram_35a1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snitch vga_controller:vga_ins\|snitch:snitchd " "Elaborating entity \"snitch\" for hierarchy \"vga_controller:vga_ins\|snitch:snitchd\"" {  } { { "vga_controller.v" "snitchd" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(38) " "Verilog HDL assignment warning at snitch.v(38): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260469 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(40) " "Verilog HDL assignment warning at snitch.v(40): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260469 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(42) " "Verilog HDL assignment warning at snitch.v(42): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260469 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(44) " "Verilog HDL assignment warning at snitch.v(44): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260469 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(46) " "Verilog HDL assignment warning at snitch.v(46): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260470 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(48) " "Verilog HDL assignment warning at snitch.v(48): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260470 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(50) " "Verilog HDL assignment warning at snitch.v(50): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260470 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(53) " "Verilog HDL assignment warning at snitch.v(53): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260470 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(54) " "Verilog HDL assignment warning at snitch.v(54): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260470 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 snitch.v(81) " "Verilog HDL assignment warning at snitch.v(81): truncated value with size 32 to match size of target (19)" {  } { { "snitch.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260472 "|graphics|vga_controller:vga_ins|snitch:snitchd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snitched vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz " "Elaborating entity \"snitched\" for hierarchy \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\"" {  } { { "snitch.v" "snitchz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\"" {  } { { "snitched.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitched.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\"" {  } { { "snitched.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitched.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file snitch.mif " "Parameter \"init_file\" = \"snitch.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260543 ""}  } { { "snitched.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitched.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797260543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2a1 " "Found entity 1: altsyncram_p2a1" {  } { { "db/altsyncram_p2a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797260610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797260610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2a1 vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated " "Elaborating entity \"altsyncram_p2a1\" for hierarchy \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tmb " "Found entity 1: mux_tmb" {  } { { "db/mux_tmb.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_tmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797260722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797260722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tmb vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|mux_tmb:mux2 " "Elaborating entity \"mux_tmb\" for hierarchy \"vga_controller:vga_ins\|snitch:snitchd\|snitched:snitchz\|altsyncram:altsyncram_component\|altsyncram_p2a1:auto_generated\|mux_tmb:mux2\"" {  } { { "db/altsyncram_p2a1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "broom vga_controller:vga_ins\|broom:broomz " "Elaborating entity \"broom\" for hierarchy \"vga_controller:vga_ins\|broom:broomz\"" {  } { { "vga_controller.v" "broomz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 broom.v(30) " "Verilog HDL assignment warning at broom.v(30): truncated value with size 32 to match size of target (19)" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260733 "|graphics|vga_controller:vga_ins|broom:broomz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 broom.v(34) " "Verilog HDL assignment warning at broom.v(34): truncated value with size 32 to match size of target (19)" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260733 "|graphics|vga_controller:vga_ins|broom:broomz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 broom.v(38) " "Verilog HDL assignment warning at broom.v(38): truncated value with size 32 to match size of target (1)" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260734 "|graphics|vga_controller:vga_ins|broom:broomz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 broom.v(42) " "Verilog HDL assignment warning at broom.v(42): truncated value with size 32 to match size of target (25)" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260734 "|graphics|vga_controller:vga_ins|broom:broomz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 broom.v(53) " "Verilog HDL assignment warning at broom.v(53): truncated value with size 32 to match size of target (14)" {  } { { "broom.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260734 "|graphics|vga_controller:vga_ins|broom:broomz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "broomstick vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz " "Elaborating entity \"broomstick\" for hierarchy \"vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\"" {  } { { "broom.v" "broomstikz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component\"" {  } { { "broomstick.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component\"" {  } { { "broomstick.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file broomstick.mif " "Parameter \"init_file\" = \"broomstick.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797260792 ""}  } { { "broomstick.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797260792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cga1 " "Found entity 1: altsyncram_cga1" {  } { { "db/altsyncram_cga1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_cga1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797260865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797260865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cga1 vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated " "Elaborating entity \"altsyncram_cga1\" for hierarchy \"vga_controller:vga_ins\|broom:broomz\|broomstick:broomstikz\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_turner vga_controller:vga_ins\|time_turner:turnz " "Elaborating entity \"time_turner\" for hierarchy \"vga_controller:vga_ins\|time_turner:turnz\"" {  } { { "vga_controller.v" "turnz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 time_turner.v(29) " "Verilog HDL assignment warning at time_turner.v(29): truncated value with size 32 to match size of target (19)" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260947 "|graphics|vga_controller:vga_ins|time_turner:turnz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 time_turner.v(31) " "Verilog HDL assignment warning at time_turner.v(31): truncated value with size 32 to match size of target (19)" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260947 "|graphics|vga_controller:vga_ins|time_turner:turnz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 time_turner.v(33) " "Verilog HDL assignment warning at time_turner.v(33): truncated value with size 32 to match size of target (1)" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260947 "|graphics|vga_controller:vga_ins|time_turner:turnz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 time_turner.v(37) " "Verilog HDL assignment warning at time_turner.v(37): truncated value with size 32 to match size of target (25)" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260947 "|graphics|vga_controller:vga_ins|time_turner:turnz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 time_turner.v(47) " "Verilog HDL assignment warning at time_turner.v(47): truncated value with size 32 to match size of target (14)" {  } { { "time_turner.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797260948 "|graphics|vga_controller:vga_ins|time_turner:turnz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_turn vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz " "Elaborating entity \"time_turn\" for hierarchy \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\"" {  } { { "time_turner.v" "time_turnz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797260974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\"" {  } { { "time_turn.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\"" {  } { { "time_turn.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file time_turn.mif " "Parameter \"init_file\" = \"time_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261025 ""}  } { { "time_turn.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797261025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6da1 " "Found entity 1: altsyncram_6da1" {  } { { "db/altsyncram_6da1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_6da1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797261095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797261095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6da1 vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\|altsyncram_6da1:auto_generated " "Elaborating entity \"altsyncram_6da1\" for hierarchy \"vga_controller:vga_ins\|time_turner:turnz\|time_turn:time_turnz\|altsyncram:altsyncram_component\|altsyncram_6da1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lightning vga_controller:vga_ins\|lightning:boltz " "Elaborating entity \"lightning\" for hierarchy \"vga_controller:vga_ins\|lightning:boltz\"" {  } { { "vga_controller.v" "boltz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 lightning.v(29) " "Verilog HDL assignment warning at lightning.v(29): truncated value with size 32 to match size of target (19)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797261160 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 lightning.v(31) " "Verilog HDL assignment warning at lightning.v(31): truncated value with size 32 to match size of target (19)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797261160 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 lightning.v(33) " "Verilog HDL assignment warning at lightning.v(33): truncated value with size 32 to match size of target (19)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797261160 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 lightning.v(35) " "Verilog HDL assignment warning at lightning.v(35): truncated value with size 32 to match size of target (19)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797261161 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lightning.v(37) " "Verilog HDL assignment warning at lightning.v(37): truncated value with size 32 to match size of target (3)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797261161 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 lightning.v(41) " "Verilog HDL assignment warning at lightning.v(41): truncated value with size 32 to match size of target (25)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797261161 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 lightning.v(51) " "Verilog HDL assignment warning at lightning.v(51): truncated value with size 32 to match size of target (14)" {  } { { "lightning.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797261162 "|graphics|vga_controller:vga_ins|lightning:boltz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lightnin vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz " "Elaborating entity \"lightnin\" for hierarchy \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\"" {  } { { "lightning.v" "lightninz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\"" {  } { { "lightnin.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\"" {  } { { "lightnin.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lightnin.mif " "Parameter \"init_file\" = \"lightnin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261230 ""}  } { { "lightnin.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797261230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9a1 " "Found entity 1: altsyncram_c9a1" {  } { { "db/altsyncram_c9a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_c9a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797261290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797261290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9a1 vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\|altsyncram_c9a1:auto_generated " "Elaborating entity \"altsyncram_c9a1\" for hierarchy \"vga_controller:vga_ins\|lightning:boltz\|lightnin:lightninz\|altsyncram:altsyncram_component\|altsyncram_c9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letter vga_controller:vga_ins\|letter:letterz " "Elaborating entity \"letter\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\"" {  } { { "vga_controller.v" "letterz" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 letter.v(24) " "Verilog HDL assignment warning at letter.v(24): truncated value with size 32 to match size of target (13)" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797261333 "|graphics|vga_controller:vga_ins|letter:letterz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 letter.v(26) " "Verilog HDL assignment warning at letter.v(26): truncated value with size 32 to match size of target (13)" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797261333 "|graphics|vga_controller:vga_ins|letter:letterz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 letter.v(55) " "Verilog HDL assignment warning at letter.v(55): truncated value with size 32 to match size of target (16)" {  } { { "letter.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543797261334 "|graphics|vga_controller:vga_ins|letter:letterz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letters vga_controller:vga_ins\|letter:letterz\|letters:alphabet " "Elaborating entity \"letters\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\"" {  } { { "letter.v" "alphabet" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\"" {  } { { "letters.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\"" {  } { { "letters.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file letters.mif " "Parameter \"init_file\" = \"letters.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65000 " "Parameter \"numwords_a\" = \"65000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261383 ""}  } { { "letters.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797261383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u6a1 " "Found entity 1: altsyncram_u6a1" {  } { { "db/altsyncram_u6a1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797261430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797261430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u6a1 vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated " "Elaborating entity \"altsyncram_u6a1\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797261787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797261787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_u6a1.tdf" "rden_decode" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_4nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797261849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797261849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated\|mux_4nb:mux2 " "Elaborating entity \"mux_4nb\" for hierarchy \"vga_controller:vga_ins\|letter:letterz\|letters:alphabet\|altsyncram:altsyncram_component\|altsyncram_u6a1:auto_generated\|mux_4nb:mux2\"" {  } { { "db/altsyncram_u6a1.tdf" "mux2" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_index.mif " "Parameter \"init_file\" = \"lab7_img_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543797261902 ""}  } { { "img_index.v" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543797261902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjc1 " "Found entity 1: altsyncram_pjc1" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_pjc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543797261969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797261969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated " "Elaborating entity \"altsyncram_pjc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797261969 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "snitch_powerup timez " "Port \"snitch_powerup\" does not exist in macrofunction \"timez\"" {  } { { "graphics.v" "timez" { Text "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v" 47 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543797262265 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543797262282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/output_files/graphics.map.smsg " "Generated suppressed messages file C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/output_files/graphics.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797262570 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 141 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5080 " "Peak virtual memory: 5080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543797262722 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 02 19:34:22 2018 " "Processing ended: Sun Dec 02 19:34:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543797262722 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543797262722 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543797262722 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797262722 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 141 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 141 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543797263551 ""}
