$date
	Sat Oct 22 22:03:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#963562
b110 &
b110 %
1$
b110 !
1"
#963563
0"
#963566
b11 &
b11 %
#963570
b1010 &
b1010 %
#963574
b101 &
b101 %
#963578
b10000 &
b10000 %
#963582
b1000 &
b1000 %
#963586
b100 &
b100 %
#963590
b10 &
b10 %
#963594
b1 &
b1 %
1#
#963598
b0 &
0#
b0 %
0$
#1957311
b10010 !
1"
#1957314
b10010 &
b10010 %
1$
#1957315
0"
#1957318
b1001 &
b1001 %
#1957322
b11100 &
b11100 %
#1957326
b1110 &
b1110 %
#1957330
b111 &
b111 %
#1957334
b10110 &
b10110 %
#1957338
b1011 &
b1011 %
#1957342
b100010 &
b100010 %
#1957346
b10001 &
b10001 %
#1957350
b110100 &
b110100 %
#1957354
b11010 &
b11010 %
#1957358
b1101 &
b1101 %
#1957362
b101000 &
b101000 %
#1957366
b10100 &
b10100 %
#1957370
b1010 &
b1010 %
#1957374
b101 &
b101 %
#1957378
b10000 &
b10000 %
#1957382
b1000 &
b1000 %
#1957386
b100 &
b100 %
#1957390
b10 &
b10 %
#1957394
b1 &
b1 %
1#
#1957398
b0 &
0#
b0 %
0$
#2996887
b10 !
1"
#2996890
b10 &
b10 %
1$
#2996891
0"
#2996894
b1 &
1#
b1 %
#2996898
b0 &
b0 %
0#
0$
#4500012
