
///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:15:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:72)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:112)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:109)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 35 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 40 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 98, ed: 323, lv: 4, pw: 169.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 291840KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	98
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 291840KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:26:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:72)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:112)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:109)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 35 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 40 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 98, ed: 323, lv: 4, pw: 169.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 332204KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	98
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 332204KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:29:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:72)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:112)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:109)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 97, ed: 321, lv: 4, pw: 167.64
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	97
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:31:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:72)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:112)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:109)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 34 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 97, ed: 321, lv: 4, pw: 168.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	97
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:37:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:72)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:112)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:109)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 97, ed: 321, lv: 4, pw: 167.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	97
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:42:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:72)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:112)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:110)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 39 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 97, ed: 321, lv: 4, pw: 167.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	97
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:44:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:72)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:112)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:109)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 35 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 40 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 98, ed: 323, lv: 4, pw: 169.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	98
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:47:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:72)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:112)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:109)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 34 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 97, ed: 318, lv: 4, pw: 166.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	97
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:48:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:72)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:112)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:109)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 34 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 97, ed: 318, lv: 4, pw: 166.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	97
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 340592KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:56:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'LED_' is not permitted (VERI-1100) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:119)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'LED_' is not permitted (VERI-1100) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:121)
[EFX-0010 VERI-ERROR] module 'UART_RX' is ignored due to previous errors (VERI-1072) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:146)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:57:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:73)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:84)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:95)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:113)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:109)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 35 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 64 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 3s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 100, ed: 334, lv: 4, pw: 171.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 59 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 347804KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	100
[EFX-0000 INFO] EFX_FF          : 	59
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 347804KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 09:58:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:73)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:84)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:95)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_RX.v:113)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_RX_TX_DEMO/UART_TX.v:109)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 35 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 64 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 100, ed: 334, lv: 4, pw: 171.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 59 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 348664KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	100
[EFX-0000 INFO] EFX_FF          : 	59
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 348664KB)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 10:33:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] macro 'CLKS_PER_BIT' is redefined (VERI-1295) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:2)
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/Top_design.v:3)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v:4)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v:69)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v:78)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v:88)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v:104)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:3)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:55)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:72)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:81)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 274680KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 274680KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 274680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 274680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 35 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 274680KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 274680KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 274680KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 274680KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 274680KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 05, 2025 10:34:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] macro 'CLKS_PER_BIT' is redefined (VERI-1295) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:2)
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/Top_design.v:3)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v:4)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v:69)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v:78)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v:88)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v:104)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:3)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:55)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:72)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:81)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 35 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 102, ed: 338, lv: 4, pw: 173.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_clk~i_clk' with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 287000KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	102
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 287000KB)
