<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.02.06.09:19:04"
 outputDirectory="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSXFC6D6F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="alt_vip_cl_cvi_0_clocked_video" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_clk"
       direction="input"
       role="vid_clk"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_data"
       direction="input"
       role="vid_data"
       width="8" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_de"
       direction="input"
       role="vid_de"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_datavalid"
       direction="input"
       role="vid_datavalid"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_locked"
       direction="input"
       role="vid_locked"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_f"
       direction="input"
       role="vid_f"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_v_sync"
       direction="input"
       role="vid_v_sync"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_h_sync"
       direction="input"
       role="vid_h_sync"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_color_encoding"
       direction="input"
       role="vid_color_encoding"
       width="8" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_bit_width"
       direction="input"
       role="vid_bit_width"
       width="8" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_sof"
       direction="output"
       role="sof"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_sof_locked"
       direction="output"
       role="sof_locked"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_refclk_div"
       direction="output"
       role="refclk_div"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_clipping"
       direction="output"
       role="clipping"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_padding"
       direction="output"
       role="padding"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_overflow"
       direction="output"
       role="overflow"
       width="1" />
  </interface>
  <interface name="alt_vip_itc_0_clocked_video" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_clk"
       direction="input"
       role="vid_clk"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_data"
       direction="output"
       role="vid_data"
       width="24" />
   <port
       name="alt_vip_itc_0_clocked_video_underflow"
       direction="output"
       role="underflow"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_datavalid"
       direction="output"
       role="vid_datavalid"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_v_sync"
       direction="output"
       role="vid_v_sync"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_h_sync"
       direction="output"
       role="vid_h_sync"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_f"
       direction="output"
       role="vid_f"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_h"
       direction="output"
       role="vid_h"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_v"
       direction="output"
       role="vid_v"
       width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_aud" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="18333333" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_aud_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk_sdram" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_sdram_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk_vga" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="25000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_vga_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_wire_addr" direction="output" role="addr" width="13" />
   <port name="sdram_wire_ba" direction="output" role="ba" width="2" />
   <port name="sdram_wire_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_wire_cke" direction="output" role="cke" width="1" />
   <port name="sdram_wire_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_wire_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_wire_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_wire_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_wire_we_n" direction="output" role="we_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="DE10_Standard_VIP_Qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1486343928,AUTO_UNIQUE_ID=(alt_vip_cl_cps:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,EXTRA_PIPELINING=0,INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=0,INPUT_0_FIFO=0,INPUT_0_FIFO_SIZE=128,INPUT_0_NUMBER_OF_COLOR_PLANES=2,INPUT_0_PATTERN=C,Y,INPUT_0_PIXELS_IN_PARALLEL=1,INPUT_0_TWO_PIXELS_PATTERN=0,INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,INPUT_1_FIFO=0,INPUT_1_FIFO_SIZE=8,INPUT_1_NUMBER_OF_COLOR_PLANES=3,INPUT_1_PATTERN=C0,C1,C2,INPUT_1_PIXELS_IN_PARALLEL=1,INPUT_1_TWO_PIXELS_PATTERN=0,INPUT_VALIDATION=1,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_0_FIFO=0,OUTPUT_0_FIFO_SIZE=128,OUTPUT_0_NUMBER_OF_COLOR_PLANES=2,OUTPUT_0_PATTERN=C,Y,OUTPUT_0_PIXELS_IN_PARALLEL=1,OUTPUT_0_TWO_PIXELS_PATTERN=0,OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_1_FIFO=0,OUTPUT_1_FIFO_SIZE=8,OUTPUT_1_NUMBER_OF_COLOR_PLANES=3,OUTPUT_1_PATTERN=C0,C1,C2,OUTPUT_1_PIXELS_IN_PARALLEL=1,OUTPUT_1_TWO_PIXELS_PATTERN=0,OUTPUT_VALIDATION=1,USER_PACKET_SUPPORT=PASSTHROUGH,USER_PKT_0_TO_0=1,USER_PKT_0_TO_1=0,USER_PKT_1_TO_0=0,USER_PKT_1_TO_1=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_cps_alg_core:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=0,INPUT_0_NUMBER_OF_COLOR_PLANES=2,INPUT_0_PIXELS_IN_PARALLEL=1,INPUT_0_TWO_PIXELS_PATTERN=0,INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,INPUT_1_NUMBER_OF_COLOR_PLANES=3,INPUT_1_PIXELS_IN_PARALLEL=1,INPUT_1_TWO_PIXELS_PATTERN=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,NUMBER_ROUTING_ENGINES=1,OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_0_NUMBER_OF_COLOR_PLANES=2,OUTPUT_0_PATTERN=0,1,OUTPUT_0_PIXELS_IN_PARALLEL=1,OUTPUT_0_TWO_PIXELS_PATTERN=0,OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_1_NUMBER_OF_COLOR_PLANES=3,OUTPUT_1_PATTERN=0,OUTPUT_1_PIXELS_IN_PARALLEL=1,OUTPUT_1_TWO_PIXELS_PATTERN=0,PIPELINE_READY=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_cps_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,LINE_SPLITTING_ALLOWED=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,OUTPUT_0_WIDTH_MOD=0,OUTPUT_1_WIDTH_MOD=0,PIPELINE_READY=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKET_SUPPORT=PASSTHROUGH,USER_PKT_0_TO_0=1,USER_PKT_0_TO_1=0,USER_PKT_1_TO_0=0,USER_PKT_1_TO_1=1)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=1,NUMBER_OF_COLOR_PLANES_OUT=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=8,DATA_WIDTH_INT=8,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_crs:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,ENABLE_420_IN=0,ENABLE_420_OUT=0,ENABLE_422_IN=1,ENABLE_422_OUT=0,ENABLE_444_IN=0,ENABLE_444_OUT=1,HORIZ_ALGORITHM=NEAREST_NEIGHBOUR,HORIZ_CO_SITING=LEFT,HORIZ_ENABLE_LUMA_ADAPT=0,LIMITED_READBACK=0,MAX_HEIGHT=480,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIP_IN=1,PIP_OUT=1,PIXELS_IN_PARALLEL=1,SHOW_HIDDEN_FEATURES=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VARIABLE_SIDE=NEITHER,VERT_ALGORITHM=BILINEAR,VERT_CO_SITING=TOP,VERT_ENABLE_LUMA_ADAPT=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=480,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_cl_crs_422_to_var:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,ENABLE_420=0,ENABLE_422=0,ENABLE_444=1,HORIZ_ALGORITHM=NEAREST_NEIGHBOUR,HORIZ_CO_SITING=LEFT,HORIZ_ENABLE_LUMA_ADAPT=0,MAX_HEIGHT=480,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIP_IN=1,PIP_OUT=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VERT_ALGORITHM=BILINEAR,VERT_CO_SITING=TOP(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_crs_h_up_core:16.1:ALGORITHM=NEAREST_NEIGHBOUR,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CO_SITING=LEFT,CYCLONE_STYLE=0,DST_WIDTH=8,ENABLE_LUMA_ADAPT=0,FAMILY=Cyclone V,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,V_SERIES_STYLE=1)(alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=2,NUMBER_OF_COLOR_PLANES_OUT=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_crs_scheduler:16.1:ALGORITHM=BILINEAR,CO_SITING=TOP,ENABLE_420_IN=0,ENABLE_420_OUT=0,ENABLE_422_IN=1,ENABLE_422_OUT=0,ENABLE_444_IN=0,ENABLE_444_OUT=1,LIMITED_READBACK=0,PIPELINE_READY=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VARIABLE_SIDE=NEITHER)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_csc:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,COEFFICIENT_A0=0,COEFFICIENT_A1=0,COEFFICIENT_A2=0,COEFFICIENT_B0=0,COEFFICIENT_B1=0,COEFFICIENT_B2=0,COEFFICIENT_C0=0,COEFFICIENT_C1=0,COEFFICIENT_C2=0,COEFFICIENT_INT_BITS=2,COEFFICIENT_S0=0,COEFFICIENT_S1=0,COEFFICIENT_S2=0,COEFFICIENT_SIGNED=1,COEF_SUM_FRACTION_BITS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONVERSION_MODE=LSB,FAMILY=Cyclone V,INPUT_BITS_PER_SYMBOL=8,INPUT_DATA_TYPE_GUARD_BAND=1,INPUT_DATA_TYPE_MAX=240,INPUT_DATA_TYPE_MIN=16,INPUT_DATA_TYPE_SIGNED=0,LIMITED_READBACK=0,MOVE_BINARY_POINT_RIGHT=0,NUMBER_OF_COLOR_PLANES=3,OUTPUT_BITS_PER_SYMBOL=8,OUTPUT_DATA_TYPE_GUARD_BAND=0,OUTPUT_DATA_TYPE_MAX=255,OUTPUT_DATA_TYPE_MIN=0,OUTPUT_DATA_TYPE_SIGNED=0,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,REMOVE_FRACTION_METHOD=1,REQ_FCOEFF_A0=2.018,REQ_FCOEFF_A1=-0.391,REQ_FCOEFF_A2=0.0,REQ_FCOEFF_B0=0.0,REQ_FCOEFF_B1=-0.813,REQ_FCOEFF_B2=1.596,REQ_FCOEFF_C0=1.164,REQ_FCOEFF_C1=1.164,REQ_FCOEFF_C2=1.164,REQ_FCOEFF_S0=-276.928,REQ_FCOEFF_S1=135.488,REQ_FCOEFF_S2=-222.912,RUNTIME_CONTROL=0,SIGN_TO_UNSIGN_METHOD=0,SUMMAND_INT_BITS=9,SUMMAND_SIGNED=1,USER_PACKET_SUPPORT=PASSTHROUGH,max_output_s1=0.0,max_output_s2=0.0,max_output_s3=0,max_output_s4=0,min_output_s1=0.0,min_output_s2=0.0,min_output_s3=0,min_output_s4=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_csc_alg_core:16.1:BITS_PER_SYMBOL_IN=8,BITS_PER_SYMBOL_OUT=8,COEFFICIENT_A0=517,COEFFICIENT_A1=-100,COEFFICIENT_A2=0,COEFFICIENT_B0=0,COEFFICIENT_B1=-208,COEFFICIENT_B2=409,COEFFICIENT_C0=298,COEFFICIENT_C1=298,COEFFICIENT_C2=298,COEFFICIENT_S0=-70894,COEFFICIENT_S1=34685,COEFFICIENT_S2=-57065,COEFF_FRACTION_BITS=8,COEFF_INTEGER_BITS=2,COEFF_SIGNED=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=Cyclone V,MOVE_BINARY_POINT_RIGHT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,ROUNDING_METHOD=ROUND_HALF_UP,RUNTIME_CONTROL=0,SOURCE_ID=0,SRC_WIDTH=8,SUMMAND_FRACTION_BITS=8,SUMMAND_INTEGER_BITS=9,SUMMAND_SIGNED=1,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=1,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_csc_scheduler:16.1:COEFF_WIDTH=18,LIMITED_READBACK=0,PIPELINE_READY=0,RUNTIME_CONTROL=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_bps_converter:16.1:COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CONVERSION_MODE=LSB,DST_WIDTH=8,INPUT_BITS_PER_SYMBOL=8,NUMBER_OF_COLOR_PLANES=3,OUTPUT_BITS_PER_SYMBOL=8,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_guard_bands_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,ENABLE_CMD_PORT=0,IS_422=0,NUMBER_OF_COLOR_PLANES=3,OUTPUT_GUARD_BAND_LOWER_0=16,OUTPUT_GUARD_BAND_LOWER_1=16,OUTPUT_GUARD_BAND_LOWER_2=16,OUTPUT_GUARD_BAND_LOWER_3=0,OUTPUT_GUARD_BAND_UPPER_0=240,OUTPUT_GUARD_BAND_UPPER_1=240,OUTPUT_GUARD_BAND_UPPER_2=240,OUTPUT_GUARD_BAND_UPPER_3=255,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SIGNED_INPUT=0,SIGNED_OUTPUT=0,SOURCE_ID=0,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_cvi:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_DEPTH=1,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=0,EXTRACT_TOTAL_RESOLUTION=1,FIFO_DEPTH=2048,GENERATE_ANC=0,GENERATE_VID_F=0,H_ACTIVE_PIXELS_F0=720,INTERLACED=1,MATCH_CTRLDATA_PKT_CLIP_BASIC=0,MATCH_CTRLDATA_PKT_PAD_ADV=0,NO_OF_CHANNELS=1,NUMBER_OF_COLOUR_PLANES=2,OVERFLOW_HANDLING=0,PIXELS_IN_PARALLEL=1,STD_WIDTH=1,SYNC_TO=0,USE_CONTROL=0,USE_EMBEDDED_SYNCS=1,USE_HDMI_DEPRICATION=0,USE_STD=0,V_ACTIVE_LINES_F0=288,V_ACTIVE_LINES_F1=288(alt_vip_cvi_core:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_DEPTH=1,BPS=8,CHANNEL_WIDTH=1,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=0,EXTRACT_TOTAL_RESOLUTION=1,FAMILY=Cyclone V,FIFO_DEPTH=2048,GENERATE_ANC=0,GENERATE_VID_F=0,H_ACTIVE_PIXELS=720,INTERLACED=1,MATCH_CTRLDATA_PKT_CLIP_BASIC=0,MATCH_CTRLDATA_PKT_PAD_ADV=0,NUMBER_OF_COLOUR_PLANES=2,OVERFLOW_HANDLING=0,PIXELS_IN_PARALLEL=1,SEND_LINES=0,STD_WIDTH=1,SYNC_TO=0,USE_CHANNEL=0,USE_CONTROL=0,USE_EMBEDDED_SYNCS=1,USE_HDMI_DEPRICATION=0,USE_STD=0,V_ACTIVE_LINES_F0=288,V_ACTIVE_LINES_F1=288)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=0,DST_WIDTH=0,LOW_LATENCY_COMMAND_MODE=1,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=0,TASK_WIDTH=1,VIDEO_PROTOCOL_NO=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_dil:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOB_BEHAVIOUR=FRAME_FOR_FIELD,CADENCE_ALGORITHM_NAME=CADENCE_32_22_VOF,CADENCE_DETECTION=0,CLOCKS_ARE_SEPARATE=0,COLOR_PLANES_ARE_IN_PARALLEL=1,DEINTERLACE_ALGORITHM=BOB,DISABLE_EMBEDDED_STREAM_CLEANER=0,EDI_READ_MASTER_BURST_TARGET=32,EDI_READ_MASTER_FIFO_DEPTH=64,ENABLE_422_PROCESSING_FOR_INTERLACED_VIDEO=1,FAMILY=Cyclone V,FIELD_BUFFER_SIZE_IN_BYTES=589824,FIELD_LATENCY=0,IS_422=1,IS_YCBCR=1,LINE_BUFFER_SIZE=2048,MAX_HEIGHT=576,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MA_READ_MASTER_BURST_TARGET=32,MA_READ_MASTER_FIFO_DEPTH=64,MEM_BASE_ADDR=0,MEM_PORT_WIDTH=256,MEM_TOP_ADDR=3244032,MOTION_BLEED=1,MOTION_BPS=7,MOTION_BUFFER_SIZE_IN_BYTES=884736,MOTION_LINE_BUFFER_SIZE=3072,MOTION_READ_MASTER_BURST_TARGET=32,MOTION_READ_MASTER_FIFO_DEPTH=64,MOTION_WRITE_MASTER_BURST_TARGET=32,MOTION_WRITE_MASTER_FIFO_DEPTH=64,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,USER_PACKETS_MAX_STORAGE=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,WRITE_MASTER_BURST_TARGET=32,WRITE_MASTER_FIFO_DEPTH=64(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:))(alt_vip_dil_algorithm:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,IS_422=1,NUMBER_OF_COLOR_PLANES=2,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_dil_bob_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIELD_TYPE_TO_DEINTERLACE=0,FRAME_FOR_FIELD_MODE=1,LIMITED_READBACK=0,MAX_FIELD_HEIGHT=288,MAX_LINE_LENGTH=4096,RUNTIME_CONTROL=0,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=1,FAMILY=Cyclone V,FIFO_SIZE=16,KERNEL_CENTER_0=1,KERNEL_CENTER_1=1,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=2,KERNEL_SIZE_1=1,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=1,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=720,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=VARIABLE,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=2,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=16,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_packet_duplicator:16.1:ALWAYS_DUPLICATE_ALL=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DEPTH=4,DST_ID_0=0,DST_ID_1=0,DST_ID_10=0,DST_ID_11=0,DST_ID_12=0,DST_ID_13=0,DST_ID_14=0,DST_ID_15=0,DST_ID_2=0,DST_ID_3=0,DST_ID_4=0,DST_ID_5=0,DST_ID_6=0,DST_ID_7=0,DST_ID_8=0,DST_ID_9=0,DST_WIDTH=8,DUPLICATOR_FANOUT=2,NAME=undefined,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0,USE_COMMAND=0)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=3,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_vfb:16.1:ACTUAL_MAX_SYM_ANC_PACKET=10,ANC_BUFFER_LENGTH=256,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BURST_ALIGNMENT=1,CLOCKS_ARE_SEPARATE=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=1,DROP_INVALID_FIELDS=1,DROP_REPEAT_USER=1,FAMILY=Cyclone V,FRAME_BUFFER_LENGTH=691200,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MEM_BASE_ADDR=0,MEM_BUFFER_OFFSET=16777216,MEM_PORT_WIDTH=32,MULTI_FRAME_DELAY=1,NUMBER_OF_COLOR_PLANES=2,NUM_BUFFERS=3,PIXELS_IN_PARALLEL=1,READER_RUNTIME_CONTROL=0,READY_LATENCY=1,READ_BURST_TARGET=64,READ_FIFO_DEPTH=512,REPEAT_FRAMES=1,TEST_INIT=0,USER_PACKETS_MAX_STORAGE=0,USE_BUFFER_OFFSET=0,WRITER_RUNTIME_CONTROL=0,WRITE_BURST_TARGET=64,WRITE_FIFO_DEPTH=512(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_vfb_wr_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,MAX_HEIGHT=480,MAX_SYMBOLS_IN_ANC_PACKET=10,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_transfer:16.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=8,BURST_TARGET_WRITE=64,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=4,CONTEXT_BUFFER_RATIO_WRITE=8,CONTEXT_WIDTH=8,DATA_WIDTH=16,DOUT_MAX_DESTINATION_ID_NUM_READ=32,DOUT_SOURCE_ID_READ=0,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=0,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone V,LOGIC_ONLY_SCFIFO_READ=1,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=1,MAX_PACKET_SIZE_READ=4096,MAX_PACKET_SIZE_WRITE=345600,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=8,OUTPUT_MSG_QUEUE_DEPTH_READ=4,PIPELINE_READY_READ=0,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=1,READ_ENABLE=0,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=1,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_rd_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=1,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_packet_transfer:16.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=64,BURST_TARGET_WRITE=8,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=8,CONTEXT_BUFFER_RATIO_WRITE=4,CONTEXT_WIDTH=8,DATA_WIDTH=16,DOUT_MAX_DESTINATION_ID_NUM_READ=1,DOUT_SOURCE_ID_READ=1,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=1,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone V,LOGIC_ONLY_SCFIFO_READ=0,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=16,MAX_PACKET_SIZE_READ=345600,MAX_PACKET_SIZE_WRITE=4096,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=4,OUTPUT_MSG_QUEUE_DEPTH_READ=2,PIPELINE_READY_READ=1,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=0,READ_ENABLE=1,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=0,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_sync_ctrl:16.1:ANC_BUFFER_LENGTH=256,CONTEXT_WIDTH=8,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=1,DROP_INVALID_FIELDS=1,DROP_REPEAT_USER=1,DST_WIDTH=8,FRAME_BUFFER_LENGTH=691200,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MEM_BASE_ADDR=0,MULTI_FRAME_DELAY=1,NUM_BUFFERS=3,READER_RUNTIME_CONTROL=0,REPEAT_FRAMES=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKETS_MAX_STORAGE=0,WRITER_RUNTIME_CONTROL=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_clp:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOTTOM_OFFSET=10,CLIPPING_METHOD=RECTANGLE,COLOR_PLANES_ARE_IN_PARALLEL=1,EXTRA_PIPELINING=0,FAMILY=Cyclone V,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=576,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,RECTANGLE_HEIGHT=480,RECTANGLE_WIDTH=720,RIGHT_OFFSET=10,RUNTIME_CONTROL=0,TOP_OFFSET=24,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=576,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LEFT_OFFSET=720,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,RIGHT_OFFSET=480,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_scheduler:16.1:BOTTOM_OFFSET=10,CONTEXT_WIDTH=8,DST_WIDTH=8,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=576,MAX_IN_WIDTH=720,OUT_HEIGHT=480,OUT_WIDTH=720,PIPELINE_READY=1,RECTANGLE_MODE=1,RIGHT_OFFSET=10,RUNTIME_CONTROL=0,SRC_WIDTH=8,TASK_WIDTH=8,TOP_OFFSET=24,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_itc:14.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,FAMILY=Cyclone V,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1280,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=640,H_BACK_PORCH=48,H_BLANK=0,H_FRONT_PORCH=16,H_SYNC_LENGTH=96,INTERLACED=0,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,STD_WIDTH=1,THRESHOLD=639,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=480,V_BACK_PORCH=33,V_BLANK=0,V_FRONT_PORCH=10,V_SYNC_LENGTH=2)(alt_vip_cl_scl:16.1:ALGORITHM_NAME=BILINEAR,ALWAYS_DOWNSCALE=0,ARE_IDENTICAL=0,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,DEFAULT_EDGE_THRESH=7,DEFAULT_LOWER_BLUR=0,DEFAULT_UPPER_BLUR=15,ENABLE_FIR=0,EXTRA_PIPELINING=0,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=1,H_PHASES=16,H_SIGNED=1,H_SYMMETRIC=0,H_TAPS=8,IS_420=0,IS_422=0,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,NO_BLANKING=0,PIXELS_IN_PARALLEL=1,PRESERVE_BITS=0,RUNTIME_CONTROL=0,SYMBOLS_IN_PAR=3,SYMBOLS_IN_SEQ=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=1,V_PHASES=16,V_SIGNED=1,V_SYMMETRIC=0,V_TAPS=8(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_scaler_scheduler:16.1:ALGORITHM=BILINEAR,COEFF_WIDTH=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_PHASE_BITS=7,H_TAPS=2,IS_422=0,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,NO_BLANKING=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_PHASE_BITS=7,V_TAPS=2)(alt_vip_scaler_kernel_creator:16.1:ALGORITHM=BILINEAR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=1,FRAC_BITS_H=7,FRAC_BITS_W=7,IS_422=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=0,FAMILY=Cyclone V,FIFO_SIZE=4,KERNEL_CENTER_0=0,KERNEL_CENTER_1=3,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=2,KERNEL_SIZE_1=8,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=0,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=720,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=OLD,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=1,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_scaler_alg_core:16.1:ALGORITHM_NAME=BILINEAR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=16,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=2,IS_422=0,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=640,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=0,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=2)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_pll:16.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=false,c_cnt_bypass_en3=false,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=6,c_cnt_hi_div1=6,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=22,c_cnt_hi_div3=30,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=5,c_cnt_lo_div1=5,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=22,c_cnt_lo_div3=30,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=5,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=7,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSXFC6D6F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=11,gui_actual_divide_factor1=11,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=44,gui_actual_divide_factor3=60,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=22,gui_actual_multiply_factor1=22,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=22,gui_actual_multiply_factor3=22,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=4,gui_operation_mode=direct,gui_output_clock_frequency0=100.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=25.0,gui_output_clock_frequency3=18.342,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,C-Counter-3 Hi Divide,C-Counter-3 Low Divide,C-Counter-3 Coarse Phase Shift,C-Counter-3 VCO Phase Tap,C-Counter-3 Input Source,C-Counter-3 Bypass Enable,C-Counter-3 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=11,11,256,256,false,true,false,false,6,5,7,5,ph_mux_clk,false,true,6,5,1,0,ph_mux_clk,false,true,22,22,1,0,ph_mux_clk,false,false,30,30,1,0,ph_mux_clk,false,false,1,20,4000,1100.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=-4000,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=11,m_cnt_lo_div=11,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=4,operation_mode=direct,output_clock_frequency0=100.000000 MHz,output_clock_frequency1=100.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=25.000000 MHz,output_clock_frequency3=18.333333 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=-3977 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=1100.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_avalon_new_sdram_controller:16.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=DE10_Standard_VIP_Qsys_sdram,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=67108864)(avalon:16.1:arbitrationPriority=20,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=20,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys"
   kind="DE10_Standard_VIP_Qsys"
   version="1.0"
   name="DE10_Standard_VIP_Qsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1486343928" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/DE10_Standard_VIP_Qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_packer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_unpacker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_wiring.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0_cps_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cpp_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_bl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_ft.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_la.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0_csc_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_bps_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_guard_bands_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cvi_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_register_addresses.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_av_st_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_embedded_sync_extractor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_resolution_detection.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sample_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_polarity_convertor.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_write_buffer_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_pixel_deprication.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vip_cvi_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0_video_in.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_algorithm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_duplicator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_clip_1.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_cvo.sdc"
       type="SDC" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0_scaler_core_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_pll_0.qip"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_sdram_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_cps/alt_vip_cl_cps_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/full_ip/cl_cps/cps_helper.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cps_alg_core/alt_vip_cps_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cps_scheduler/alt_vip_cps_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_crs/alt_vip_cl_crs_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_crs/alt_vip_cl_crs_422_to_var_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/alt_vip_crs_h_up_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler/alt_vip_crs_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_csc/alt_vip_cl_csc_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/full_ip/cl_csc/csc_helper.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_csc_alg_core/alt_vip_csc_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_csc_scheduler/alt_vip_csc_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_bps_converter/alt_vip_bps_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_guard_bands_alg_core/alt_vip_guard_bands_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_cvi/alt_vip_cl_cvi_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvi_core/alt_vip_cvi_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_dil/alt_vip_cl_dil_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/alt_vip_dil_algorithm_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_bob_scheduler/alt_vip_dil_bob_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_duplicator/alt_vip_packet_duplicator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_vfb/alt_vip_cl_vfb_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/alt_vip_vfb_wr_ctrl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/alt_vip_packet_transfer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/alt_vip_vfb_rd_ctrl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/alt_vip_vfb_sync_ctrl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_clipper/alt_vip_cl_clp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/alt_vip_clipper_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/alt_vip_clipper_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/alt_vip_itc_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_sync_compare.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_calculate_mode.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_control.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_mode_banks.sv" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_statemachine.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_fifo.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_generic_count.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_to_binary.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_trigger_sync.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync_generation.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_frame_counter.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sample_counter.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/alt_vipitc131_cvo.sdc" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_scaler/alt_vip_cl_scl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file path="J:/intelfpga/16.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 0 starting:DE10_Standard_VIP_Qsys "DE10_Standard_VIP_Qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>34</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cl_vfb_0.mem_master_rd and alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cl_vfb_0.mem_master_wr and alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>13</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>16</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>17</b> modules, <b>54</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>24</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>26</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>13</b> modules, <b>37</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>13</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>14</b> modules, <b>39</b> connections]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>alt_vip_cl_cps</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>alt_vip_cl_crs</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>alt_vip_cl_csc</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>alt_vip_cl_cvi</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cvi_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>alt_vip_cl_dil</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>alt_vip_cl_vfb</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>alt_vip_cl_clp</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_clip_1</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>alt_vip_itc</b> "<b>submodules/alt_vipitc131_IS2Vid</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>alt_vip_cl_scl</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>altera_pll</b> "<b>submodules/DE10_Standard_VIP_Qsys_pll_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/DE10_Standard_VIP_Qsys_sdram</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 12 starting:alt_vip_cl_cps "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>28</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cps_alg_core</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0_cps_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cps_scheduler</b> "<b>submodules/alt_vip_cps_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cpp_converter</b> "<b>submodules/alt_vip_cpp_converter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cps_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_cps</b> "<b>alt_vip_cl_cps_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 78 starting:alt_vip_cps_alg_core "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0_cps_core"</message>
   <message level="Info" culprit="cps_core"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_alg_core</b> "<b>cps_core</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 77 starting:alt_vip_cps_scheduler "submodules/alt_vip_cps_scheduler"</message>
   <message level="Info" culprit="cps_scheduler"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_scheduler</b> "<b>cps_scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 73 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 19 starting:alt_vip_cl_crs "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_cl_crs_422_to_var</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_crs_scheduler</b> "<b>submodules/alt_vip_crs_scheduler</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_crs_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_crs</b> "<b>alt_vip_cl_crs_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 68 starting:alt_vip_cl_crs_422_to_var "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_crs_h_up_core</b> "<b>submodules/alt_vip_crs_h_up_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_cpp_converter</b> "<b>submodules/alt_vip_cpp_converter</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="inst_crs_int"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_cl_crs_422_to_var</b> "<b>inst_crs_int</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 57 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 5 starting:alt_vip_crs_h_up_core "submodules/alt_vip_crs_h_up_core"</message>
   <message level="Info" culprit="horiz_upsample"><![CDATA["<b>inst_crs_int</b>" instantiated <b>alt_vip_crs_h_up_core</b> "<b>horiz_upsample</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 73 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 73 starting:alt_vip_crs_scheduler "submodules/alt_vip_crs_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_crs_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 22 starting:alt_vip_cl_csc "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_csc_alg_core</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0_csc_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_csc_scheduler</b> "<b>submodules/alt_vip_csc_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_bps_converter</b> "<b>submodules/alt_vip_bps_converter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_guard_bands_alg_core</b> "<b>submodules/alt_vip_guard_bands_alg_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_csc_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_csc</b> "<b>alt_vip_cl_csc_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_csc_alg_core "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0_csc_core"</message>
   <message level="Info" culprit="csc_core"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_alg_core</b> "<b>csc_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 68 starting:alt_vip_csc_scheduler "submodules/alt_vip_csc_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 66 starting:alt_vip_bps_converter "submodules/alt_vip_bps_converter"</message>
   <message level="Info" culprit="bps_converter"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_bps_converter</b> "<b>bps_converter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 64 starting:alt_vip_guard_bands_alg_core "submodules/alt_vip_guard_bands_alg_core"</message>
   <message level="Info" culprit="guard_band_in"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_guard_bands_alg_core</b> "<b>guard_band_in</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 30 starting:alt_vip_cl_cvi "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cvi_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>alt_vip_cl_cvi_0</b>" reuses <b>alt_vip_cvi_core</b> "<b>submodules/alt_vip_cvi_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>alt_vip_cl_cvi_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_cvi</b> "<b>alt_vip_cl_cvi_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 63 starting:alt_vip_cvi_core "submodules/alt_vip_cvi_core"</message>
   <message level="Info" culprit="cvi_core"><![CDATA["<b>alt_vip_cl_cvi_0</b>" instantiated <b>alt_vip_cvi_core</b> "<b>cvi_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 31 starting:alt_vip_cl_dil "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0_video_in</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_dil_algorithm</b> "<b>submodules/alt_vip_dil_algorithm</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_dil_bob_scheduler</b> "<b>submodules/alt_vip_dil_bob_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_packet_duplicator</b> "<b>submodules/alt_vip_packet_duplicator</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_dil_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_dil</b> "<b>alt_vip_cl_dil_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 61 starting:alt_vip_video_input_bridge "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 62 starting:alt_vip_dil_algorithm "submodules/alt_vip_dil_algorithm"</message>
   <message level="Info" culprit="dil_algo"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_algorithm</b> "<b>dil_algo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 60 starting:alt_vip_dil_bob_scheduler "submodules/alt_vip_dil_bob_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_bob_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 59 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="edi_line_buffer"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>edi_line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 58 starting:alt_vip_packet_duplicator "submodules/alt_vip_packet_duplicator"</message>
   <message level="Info" culprit="video_in_duplicator"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_packet_duplicator</b> "<b>video_in_duplicator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 57 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 40 starting:alt_vip_cl_vfb "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_wr_ctrl</b> "<b>submodules/alt_vip_vfb_wr_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_rd_ctrl</b> "<b>submodules/alt_vip_vfb_rd_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_sync_ctrl</b> "<b>submodules/alt_vip_vfb_sync_ctrl</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_vfb</b> "<b>alt_vip_cl_vfb_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 51 starting:alt_vip_vfb_wr_ctrl "submodules/alt_vip_vfb_wr_ctrl"</message>
   <message level="Info" culprit="wr_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_wr_ctrl</b> "<b>wr_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 50 starting:alt_vip_packet_transfer "submodules/alt_vip_packet_transfer"</message>
   <message level="Info" culprit="pkt_trans_wr"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_packet_transfer</b> "<b>pkt_trans_wr</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 49 starting:alt_vip_vfb_rd_ctrl "submodules/alt_vip_vfb_rd_ctrl"</message>
   <message level="Info" culprit="rd_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_rd_ctrl</b> "<b>rd_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 46 starting:alt_vip_vfb_sync_ctrl "submodules/alt_vip_vfb_sync_ctrl"</message>
   <message level="Info" culprit="sync_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_sync_ctrl</b> "<b>sync_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 47 starting:alt_vip_cl_clp "submodules/DE10_Standard_VIP_Qsys_alt_vip_clip_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_clipper_alg_core</b> "<b>submodules/alt_vip_clipper_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_clipper_scheduler</b> "<b>submodules/alt_vip_clipper_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_clip_1"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_clp</b> "<b>alt_vip_clip_1</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 42 starting:alt_vip_clipper_alg_core "submodules/alt_vip_clipper_alg_core"</message>
   <message level="Info" culprit="clipper_core"><![CDATA["<b>alt_vip_clip_1</b>" instantiated <b>alt_vip_clipper_alg_core</b> "<b>clipper_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 41 starting:alt_vip_clipper_scheduler "submodules/alt_vip_clipper_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_clip_1</b>" instantiated <b>alt_vip_clipper_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 53 starting:alt_vip_itc "submodules/alt_vipitc131_IS2Vid"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0001_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.535s</message>
   <message level="Debug">Command took 2.076s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0002_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:\intelfpga\16.1\ip\altera\clocked_video_output\src_hdl\alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0002_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipitc131_IS2Vid "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=NUMBER_OF_COLOUR_PLANES=D\"3\";COLOUR_PLANES_ARE_IN_PARALLEL=D\"1\";BPS=D\"8\";INTERLACED=D\"0\";H_ACTIVE_PIXELS=D\"640\";V_ACTIVE_LINES=D\"480\";ACCEPT_COLOURS_IN_SEQ=D\"0\";FIFO_DEPTH=D\"1280\";CLOCKS_ARE_SAME=D\"0\";USE_CONTROL=D\"0\";NO_OF_MODES=D\"1\";THRESHOLD=D\"639\";STD_WIDTH=D\"1\";GENERATE_SYNC=D\"0\";USE_EMBEDDED_SYNCS=D\"0\";AP_LINE=D\"0\";V_BLANK=D\"0\";H_BLANK=D\"0\";H_SYNC_LENGTH=D\"96\";H_FRONT_PORCH=D\"16\";H_BACK_PORCH=D\"48\";V_SYNC_LENGTH=D\"2\";V_FRONT_PORCH=D\"10\";V_BACK_PORCH=D\"33\";F_RISING_EDGE=D\"0\";F_FALLING_EDGE=D\"0\";FIELD0_V_RISING_EDGE=D\"0\";FIELD0_V_BLANK=D\"0\";FIELD0_V_SYNC_LENGTH=D\"0\";FIELD0_V_FRONT_PORCH=D\"0\";FIELD0_V_BACK_PORCH=D\"0\";ANC_LINE=D\"0\";FIELD0_ANC_LINE=D\"0\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.559s</message>
   <message level="Debug">Command took 2.072s</message>
   <message level="Info" culprit="alt_vip_itc_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_itc</b> "<b>alt_vip_itc_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 52 starting:alt_vip_cl_scl "submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_scheduler</b> "<b>submodules/alt_vip_scaler_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_kernel_creator</b> "<b>submodules/alt_vip_scaler_kernel_creator</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_alg_core</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0_scaler_core_0</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_scl_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_scl</b> "<b>alt_vip_scl_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 36 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 35 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 59 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="edi_line_buffer"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>edi_line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 31 starting:alt_vip_scaler_alg_core "submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0_scaler_core_0"</message>
   <message level="Info" culprit="scaler_core_0"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 57 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 61 starting:altera_pll "submodules/DE10_Standard_VIP_Qsys_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 60 starting:altera_avalon_new_sdram_controller "submodules/DE10_Standard_VIP_Qsys_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'DE10_Standard_VIP_Qsys_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_Standard_VIP_Qsys_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0004_sdram_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0004_sdram_gen//DE10_Standard_VIP_Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'DE10_Standard_VIP_Qsys_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 59 starting:altera_mm_interconnect "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.027s/0.036s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>23</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 28 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="alt_vip_cl_vfb_0_mem_master_rd_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>alt_vip_cl_vfb_0_mem_master_rd_translator</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 26 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 25 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="alt_vip_cl_vfb_0_mem_master_rd_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>alt_vip_cl_vfb_0_mem_master_rd_agent</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 23 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 22 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 20 starting:altera_merlin_router "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 18 starting:altera_merlin_router "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 17 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 16 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 14 starting:altera_merlin_multiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 13 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 12 starting:altera_merlin_multiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 10 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 8 starting:altera_avalon_st_adapter "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 0 starting:error_adapter "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 79 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_cps:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,EXTRA_PIPELINING=0,INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=0,INPUT_0_FIFO=0,INPUT_0_FIFO_SIZE=128,INPUT_0_NUMBER_OF_COLOR_PLANES=2,INPUT_0_PATTERN=C,Y,INPUT_0_PIXELS_IN_PARALLEL=1,INPUT_0_TWO_PIXELS_PATTERN=0,INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,INPUT_1_FIFO=0,INPUT_1_FIFO_SIZE=8,INPUT_1_NUMBER_OF_COLOR_PLANES=3,INPUT_1_PATTERN=C0,C1,C2,INPUT_1_PIXELS_IN_PARALLEL=1,INPUT_1_TWO_PIXELS_PATTERN=0,INPUT_VALIDATION=1,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_0_FIFO=0,OUTPUT_0_FIFO_SIZE=128,OUTPUT_0_NUMBER_OF_COLOR_PLANES=2,OUTPUT_0_PATTERN=C,Y,OUTPUT_0_PIXELS_IN_PARALLEL=1,OUTPUT_0_TWO_PIXELS_PATTERN=0,OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_1_FIFO=0,OUTPUT_1_FIFO_SIZE=8,OUTPUT_1_NUMBER_OF_COLOR_PLANES=3,OUTPUT_1_PATTERN=C0,C1,C2,OUTPUT_1_PIXELS_IN_PARALLEL=1,OUTPUT_1_TWO_PIXELS_PATTERN=0,OUTPUT_VALIDATION=1,USER_PACKET_SUPPORT=PASSTHROUGH,USER_PKT_0_TO_0=1,USER_PKT_0_TO_1=0,USER_PKT_1_TO_0=0,USER_PKT_1_TO_1=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_cps_alg_core:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=0,INPUT_0_NUMBER_OF_COLOR_PLANES=2,INPUT_0_PIXELS_IN_PARALLEL=1,INPUT_0_TWO_PIXELS_PATTERN=0,INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,INPUT_1_NUMBER_OF_COLOR_PLANES=3,INPUT_1_PIXELS_IN_PARALLEL=1,INPUT_1_TWO_PIXELS_PATTERN=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,NUMBER_ROUTING_ENGINES=1,OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_0_NUMBER_OF_COLOR_PLANES=2,OUTPUT_0_PATTERN=0,1,OUTPUT_0_PIXELS_IN_PARALLEL=1,OUTPUT_0_TWO_PIXELS_PATTERN=0,OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_1_NUMBER_OF_COLOR_PLANES=3,OUTPUT_1_PATTERN=0,OUTPUT_1_PIXELS_IN_PARALLEL=1,OUTPUT_1_TWO_PIXELS_PATTERN=0,PIPELINE_READY=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_cps_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,LINE_SPLITTING_ALLOWED=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,OUTPUT_0_WIDTH_MOD=0,OUTPUT_1_WIDTH_MOD=0,PIPELINE_READY=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKET_SUPPORT=PASSTHROUGH,USER_PKT_0_TO_0=1,USER_PKT_0_TO_1=0,USER_PKT_1_TO_0=0,USER_PKT_1_TO_1=1)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=1,NUMBER_OF_COLOR_PLANES_OUT=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=8,DATA_WIDTH_INT=8,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_cps_0"
   kind="alt_vip_cl_cps"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0">
  <parameter name="NUMBER_OF_OUTPUTS" value="1" />
  <parameter name="INPUT_1_FIFO" value="0" />
  <parameter name="OUTPUT_0_FIFO" value="0" />
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="INPUT_0_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="INPUT_0_FIFO_SIZE" value="128" />
  <parameter name="OUTPUT_0_PATTERN" value="C,Y" />
  <parameter name="OUTPUT_0_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="NUMBER_OF_INPUTS" value="1" />
  <parameter name="INPUT_1_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_1_PATTERN" value="C0,C1,C2" />
  <parameter name="INPUT_1_NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="INPUT_1_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="INPUT_VALIDATION" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="OUTPUT_VALIDATION" value="1" />
  <parameter name="OUTPUT_0_NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL" value="0" />
  <parameter name="OUTPUT_0_FIFO_SIZE" value="128" />
  <parameter name="USER_PKT_1_TO_0" value="0" />
  <parameter name="USER_PKT_1_TO_1" value="1" />
  <parameter name="USER_PKT_0_TO_1" value="0" />
  <parameter name="USER_PKT_0_TO_0" value="1" />
  <parameter name="INPUT_1_PATTERN" value="C0,C1,C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="INPUT_1_FIFO_SIZE" value="8" />
  <parameter name="INPUT_0_FIFO" value="0" />
  <parameter name="INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="INPUT_0_PATTERN" value="C,Y" />
  <parameter name="INPUT_0_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="INPUT_0_NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="OUTPUT_0_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_FIFO" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="OUTPUT_1_NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="OUTPUT_1_FIFO_SIZE" value="8" />
  <parameter name="OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="EXTRA_PIPELINING" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_packer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_unpacker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_wiring.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0_cps_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cpp_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_cps/alt_vip_cl_cps_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/full_ip/cl_cps/cps_helper.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cps_alg_core/alt_vip_cps_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cps_scheduler/alt_vip_cps_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="alt_vip_cl_cps_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 12 starting:alt_vip_cl_cps "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>28</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cps_alg_core</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0_cps_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cps_scheduler</b> "<b>submodules/alt_vip_cps_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cpp_converter</b> "<b>submodules/alt_vip_cpp_converter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cps_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_cps</b> "<b>alt_vip_cl_cps_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 78 starting:alt_vip_cps_alg_core "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0_cps_core"</message>
   <message level="Info" culprit="cps_core"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_alg_core</b> "<b>cps_core</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 77 starting:alt_vip_cps_scheduler "submodules/alt_vip_cps_scheduler"</message>
   <message level="Info" culprit="cps_scheduler"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_scheduler</b> "<b>cps_scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 73 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_crs:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,ENABLE_420_IN=0,ENABLE_420_OUT=0,ENABLE_422_IN=1,ENABLE_422_OUT=0,ENABLE_444_IN=0,ENABLE_444_OUT=1,HORIZ_ALGORITHM=NEAREST_NEIGHBOUR,HORIZ_CO_SITING=LEFT,HORIZ_ENABLE_LUMA_ADAPT=0,LIMITED_READBACK=0,MAX_HEIGHT=480,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIP_IN=1,PIP_OUT=1,PIXELS_IN_PARALLEL=1,SHOW_HIDDEN_FEATURES=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VARIABLE_SIDE=NEITHER,VERT_ALGORITHM=BILINEAR,VERT_CO_SITING=TOP,VERT_ENABLE_LUMA_ADAPT=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=480,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_cl_crs_422_to_var:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,ENABLE_420=0,ENABLE_422=0,ENABLE_444=1,HORIZ_ALGORITHM=NEAREST_NEIGHBOUR,HORIZ_CO_SITING=LEFT,HORIZ_ENABLE_LUMA_ADAPT=0,MAX_HEIGHT=480,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIP_IN=1,PIP_OUT=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VERT_ALGORITHM=BILINEAR,VERT_CO_SITING=TOP(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_crs_h_up_core:16.1:ALGORITHM=NEAREST_NEIGHBOUR,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CO_SITING=LEFT,CYCLONE_STYLE=0,DST_WIDTH=8,ENABLE_LUMA_ADAPT=0,FAMILY=Cyclone V,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,V_SERIES_STYLE=1)(alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=2,NUMBER_OF_COLOR_PLANES_OUT=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_crs_scheduler:16.1:ALGORITHM=BILINEAR,CO_SITING=TOP,ENABLE_420_IN=0,ENABLE_420_OUT=0,ENABLE_422_IN=1,ENABLE_422_OUT=0,ENABLE_444_IN=0,ENABLE_444_OUT=1,LIMITED_READBACK=0,PIPELINE_READY=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VARIABLE_SIDE=NEITHER)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_crs_0"
   kind="alt_vip_cl_crs"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0">
  <parameter name="VERT_CO_SITING" value="TOP" />
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="VARIABLE_SIDE" value="NEITHER" />
  <parameter name="SHOW_HIDDEN_FEATURES" value="0" />
  <parameter name="PIP_IN" value="1" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="HORIZ_CO_SITING" value="LEFT" />
  <parameter name="HORIZ_ENABLE_LUMA_ADAPT" value="0" />
  <parameter name="VERT_ALGORITHM" value="BILINEAR" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="ENABLE_444_IN" value="0" />
  <parameter name="HORIZ_ALGORITHM" value="NEAREST_NEIGHBOUR" />
  <parameter name="VERT_ENABLE_LUMA_ADAPT" value="0" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="ENABLE_420_OUT" value="0" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="ENABLE_422_OUT" value="0" />
  <parameter name="ENABLE_422_IN" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="ENABLE_420_IN" value="0" />
  <parameter name="ENABLE_444_OUT" value="1" />
  <parameter name="PIP_OUT" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_bl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_ft.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_la.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cpp_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_crs/alt_vip_cl_crs_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_crs/alt_vip_cl_crs_422_to_var_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/alt_vip_crs_h_up_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler/alt_vip_crs_scheduler_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="alt_vip_cl_crs_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 19 starting:alt_vip_cl_crs "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_cl_crs_422_to_var</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_crs_scheduler</b> "<b>submodules/alt_vip_crs_scheduler</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_crs_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_crs</b> "<b>alt_vip_cl_crs_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 68 starting:alt_vip_cl_crs_422_to_var "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_crs_h_up_core</b> "<b>submodules/alt_vip_crs_h_up_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_cpp_converter</b> "<b>submodules/alt_vip_cpp_converter</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="inst_crs_int"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_cl_crs_422_to_var</b> "<b>inst_crs_int</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 57 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 5 starting:alt_vip_crs_h_up_core "submodules/alt_vip_crs_h_up_core"</message>
   <message level="Info" culprit="horiz_upsample"><![CDATA["<b>inst_crs_int</b>" instantiated <b>alt_vip_crs_h_up_core</b> "<b>horiz_upsample</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 73 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 73 starting:alt_vip_crs_scheduler "submodules/alt_vip_crs_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_crs_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_csc:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,COEFFICIENT_A0=0,COEFFICIENT_A1=0,COEFFICIENT_A2=0,COEFFICIENT_B0=0,COEFFICIENT_B1=0,COEFFICIENT_B2=0,COEFFICIENT_C0=0,COEFFICIENT_C1=0,COEFFICIENT_C2=0,COEFFICIENT_INT_BITS=2,COEFFICIENT_S0=0,COEFFICIENT_S1=0,COEFFICIENT_S2=0,COEFFICIENT_SIGNED=1,COEF_SUM_FRACTION_BITS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONVERSION_MODE=LSB,FAMILY=Cyclone V,INPUT_BITS_PER_SYMBOL=8,INPUT_DATA_TYPE_GUARD_BAND=1,INPUT_DATA_TYPE_MAX=240,INPUT_DATA_TYPE_MIN=16,INPUT_DATA_TYPE_SIGNED=0,LIMITED_READBACK=0,MOVE_BINARY_POINT_RIGHT=0,NUMBER_OF_COLOR_PLANES=3,OUTPUT_BITS_PER_SYMBOL=8,OUTPUT_DATA_TYPE_GUARD_BAND=0,OUTPUT_DATA_TYPE_MAX=255,OUTPUT_DATA_TYPE_MIN=0,OUTPUT_DATA_TYPE_SIGNED=0,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,REMOVE_FRACTION_METHOD=1,REQ_FCOEFF_A0=2.018,REQ_FCOEFF_A1=-0.391,REQ_FCOEFF_A2=0.0,REQ_FCOEFF_B0=0.0,REQ_FCOEFF_B1=-0.813,REQ_FCOEFF_B2=1.596,REQ_FCOEFF_C0=1.164,REQ_FCOEFF_C1=1.164,REQ_FCOEFF_C2=1.164,REQ_FCOEFF_S0=-276.928,REQ_FCOEFF_S1=135.488,REQ_FCOEFF_S2=-222.912,RUNTIME_CONTROL=0,SIGN_TO_UNSIGN_METHOD=0,SUMMAND_INT_BITS=9,SUMMAND_SIGNED=1,USER_PACKET_SUPPORT=PASSTHROUGH,max_output_s1=0.0,max_output_s2=0.0,max_output_s3=0,max_output_s4=0,min_output_s1=0.0,min_output_s2=0.0,min_output_s3=0,min_output_s4=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_csc_alg_core:16.1:BITS_PER_SYMBOL_IN=8,BITS_PER_SYMBOL_OUT=8,COEFFICIENT_A0=517,COEFFICIENT_A1=-100,COEFFICIENT_A2=0,COEFFICIENT_B0=0,COEFFICIENT_B1=-208,COEFFICIENT_B2=409,COEFFICIENT_C0=298,COEFFICIENT_C1=298,COEFFICIENT_C2=298,COEFFICIENT_S0=-70894,COEFFICIENT_S1=34685,COEFFICIENT_S2=-57065,COEFF_FRACTION_BITS=8,COEFF_INTEGER_BITS=2,COEFF_SIGNED=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=Cyclone V,MOVE_BINARY_POINT_RIGHT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,ROUNDING_METHOD=ROUND_HALF_UP,RUNTIME_CONTROL=0,SOURCE_ID=0,SRC_WIDTH=8,SUMMAND_FRACTION_BITS=8,SUMMAND_INTEGER_BITS=9,SUMMAND_SIGNED=1,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=1,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_csc_scheduler:16.1:COEFF_WIDTH=18,LIMITED_READBACK=0,PIPELINE_READY=0,RUNTIME_CONTROL=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_bps_converter:16.1:COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CONVERSION_MODE=LSB,DST_WIDTH=8,INPUT_BITS_PER_SYMBOL=8,NUMBER_OF_COLOR_PLANES=3,OUTPUT_BITS_PER_SYMBOL=8,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_guard_bands_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,ENABLE_CMD_PORT=0,IS_422=0,NUMBER_OF_COLOR_PLANES=3,OUTPUT_GUARD_BAND_LOWER_0=16,OUTPUT_GUARD_BAND_LOWER_1=16,OUTPUT_GUARD_BAND_LOWER_2=16,OUTPUT_GUARD_BAND_LOWER_3=0,OUTPUT_GUARD_BAND_UPPER_0=240,OUTPUT_GUARD_BAND_UPPER_1=240,OUTPUT_GUARD_BAND_UPPER_2=240,OUTPUT_GUARD_BAND_UPPER_3=255,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SIGNED_INPUT=0,SIGNED_OUTPUT=0,SOURCE_ID=0,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_csc_0"
   kind="alt_vip_cl_csc"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0">
  <parameter name="SUMMAND_INT_BITS" value="9" />
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="REMOVE_FRACTION_METHOD" value="1" />
  <parameter name="INPUT_DATA_TYPE_MIN" value="16" />
  <parameter name="OUTPUT_DATA_TYPE_GUARD_BAND" value="0" />
  <parameter name="SUMMAND_SIGNED" value="1" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_DATA_TYPE_SIGNED" value="0" />
  <parameter name="REQ_FCOEFF_A0" value="2.018" />
  <parameter name="REQ_FCOEFF_A1" value="-0.391" />
  <parameter name="SIGN_TO_UNSIGN_METHOD" value="0" />
  <parameter name="REQ_FCOEFF_A2" value="0.0" />
  <parameter name="INPUT_DATA_TYPE_MAX" value="240" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter name="CONVERSION_MODE" value="LSB" />
  <parameter name="min_output_s4" value="0" />
  <parameter name="OUTPUT_BITS_PER_SYMBOL" value="8" />
  <parameter name="min_output_s2" value="0.0" />
  <parameter name="min_output_s3" value="0" />
  <parameter name="INPUT_DATA_TYPE_SIGNED" value="0" />
  <parameter name="min_output_s1" value="0.0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="max_output_s4" value="0" />
  <parameter name="COEFFICIENT_A0" value="0" />
  <parameter name="max_output_s1" value="0.0" />
  <parameter name="COEFFICIENT_A1" value="0" />
  <parameter name="max_output_s2" value="0.0" />
  <parameter name="INPUT_BITS_PER_SYMBOL" value="8" />
  <parameter name="COEFFICIENT_A2" value="0" />
  <parameter name="max_output_s3" value="0" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="REQ_FCOEFF_S2" value="-222.912" />
  <parameter name="REQ_FCOEFF_S0" value="-276.928" />
  <parameter name="REQ_FCOEFF_S1" value="135.488" />
  <parameter name="COEFFICIENT_INT_BITS" value="2" />
  <parameter name="PIPELINE_DATA_OUTPUT" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COEF_SUM_FRACTION_BITS" value="8" />
  <parameter name="REQ_FCOEFF_C2" value="1.164" />
  <parameter name="REQ_FCOEFF_C0" value="1.164" />
  <parameter name="REQ_FCOEFF_C1" value="1.164" />
  <parameter name="COEFFICIENT_B0" value="0" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="COEFFICIENT_B1" value="0" />
  <parameter name="COEFFICIENT_B2" value="0" />
  <parameter name="COEFFICIENT_S0" value="0" />
  <parameter name="COEFFICIENT_SIGNED" value="1" />
  <parameter name="OUTPUT_DATA_TYPE_MAX" value="255" />
  <parameter name="COEFFICIENT_S1" value="0" />
  <parameter name="COEFFICIENT_S2" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="INPUT_DATA_TYPE_GUARD_BAND" value="1" />
  <parameter name="MOVE_BINARY_POINT_RIGHT" value="0" />
  <parameter name="COEFFICIENT_C0" value="0" />
  <parameter name="REQ_FCOEFF_B1" value="-0.813" />
  <parameter name="REQ_FCOEFF_B2" value="1.596" />
  <parameter name="REQ_FCOEFF_B0" value="0.0" />
  <parameter name="COEFFICIENT_C1" value="0" />
  <parameter name="COEFFICIENT_C2" value="0" />
  <parameter name="OUTPUT_DATA_TYPE_MIN" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0_csc_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_bps_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_guard_bands_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_csc/alt_vip_cl_csc_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/full_ip/cl_csc/csc_helper.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_csc_alg_core/alt_vip_csc_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_csc_scheduler/alt_vip_csc_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_bps_converter/alt_vip_bps_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_guard_bands_alg_core/alt_vip_guard_bands_alg_core_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="alt_vip_cl_csc_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 22 starting:alt_vip_cl_csc "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_csc_alg_core</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0_csc_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_csc_scheduler</b> "<b>submodules/alt_vip_csc_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_bps_converter</b> "<b>submodules/alt_vip_bps_converter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_guard_bands_alg_core</b> "<b>submodules/alt_vip_guard_bands_alg_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_csc_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_csc</b> "<b>alt_vip_cl_csc_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_csc_alg_core "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0_csc_core"</message>
   <message level="Info" culprit="csc_core"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_alg_core</b> "<b>csc_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 68 starting:alt_vip_csc_scheduler "submodules/alt_vip_csc_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 66 starting:alt_vip_bps_converter "submodules/alt_vip_bps_converter"</message>
   <message level="Info" culprit="bps_converter"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_bps_converter</b> "<b>bps_converter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 64 starting:alt_vip_guard_bands_alg_core "submodules/alt_vip_guard_bands_alg_core"</message>
   <message level="Info" culprit="guard_band_in"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_guard_bands_alg_core</b> "<b>guard_band_in</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_cvi:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_DEPTH=1,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=0,EXTRACT_TOTAL_RESOLUTION=1,FIFO_DEPTH=2048,GENERATE_ANC=0,GENERATE_VID_F=0,H_ACTIVE_PIXELS_F0=720,INTERLACED=1,MATCH_CTRLDATA_PKT_CLIP_BASIC=0,MATCH_CTRLDATA_PKT_PAD_ADV=0,NO_OF_CHANNELS=1,NUMBER_OF_COLOUR_PLANES=2,OVERFLOW_HANDLING=0,PIXELS_IN_PARALLEL=1,STD_WIDTH=1,SYNC_TO=0,USE_CONTROL=0,USE_EMBEDDED_SYNCS=1,USE_HDMI_DEPRICATION=0,USE_STD=0,V_ACTIVE_LINES_F0=288,V_ACTIVE_LINES_F1=288(alt_vip_cvi_core:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_DEPTH=1,BPS=8,CHANNEL_WIDTH=1,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=0,EXTRACT_TOTAL_RESOLUTION=1,FAMILY=Cyclone V,FIFO_DEPTH=2048,GENERATE_ANC=0,GENERATE_VID_F=0,H_ACTIVE_PIXELS=720,INTERLACED=1,MATCH_CTRLDATA_PKT_CLIP_BASIC=0,MATCH_CTRLDATA_PKT_PAD_ADV=0,NUMBER_OF_COLOUR_PLANES=2,OVERFLOW_HANDLING=0,PIXELS_IN_PARALLEL=1,SEND_LINES=0,STD_WIDTH=1,SYNC_TO=0,USE_CHANNEL=0,USE_CONTROL=0,USE_EMBEDDED_SYNCS=1,USE_HDMI_DEPRICATION=0,USE_STD=0,V_ACTIVE_LINES_F0=288,V_ACTIVE_LINES_F1=288)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=0,DST_WIDTH=0,LOW_LATENCY_COMMAND_MODE=1,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=0,TASK_WIDTH=1,VIDEO_PROTOCOL_NO=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_cvi_0"
   kind="alt_vip_cl_cvi"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_cl_cvi_0">
  <parameter name="FIFO_DEPTH" value="2048" />
  <parameter name="BPS" value="8" />
  <parameter name="GENERATE_VID_F" value="0" />
  <parameter name="GENERATE_ANC" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="H_ACTIVE_PIXELS_F0" value="720" />
  <parameter name="V_ACTIVE_LINES_F0" value="288" />
  <parameter name="V_ACTIVE_LINES_F1" value="288" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="OVERFLOW_HANDLING" value="0" />
  <parameter name="ANC_DEPTH" value="1" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_STD" value="0" />
  <parameter name="INTERLACED" value="1" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="0" />
  <parameter name="USE_HDMI_DEPRICATION" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="MATCH_CTRLDATA_PKT_PAD_ADV" value="0" />
  <parameter name="SYNC_TO" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="EXTRACT_TOTAL_RESOLUTION" value="1" />
  <parameter name="MATCH_CTRLDATA_PKT_CLIP_BASIC" value="0" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="1" />
  <parameter name="NO_OF_CHANNELS" value="1" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cvi_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_register_addresses.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_av_st_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_embedded_sync_extractor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_resolution_detection.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sample_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_polarity_convertor.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_write_buffer_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_pixel_deprication.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vip_cvi_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_cvi/alt_vip_cl_cvi_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvi_core/alt_vip_cvi_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="alt_vip_cl_cvi_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 30 starting:alt_vip_cl_cvi "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cvi_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>alt_vip_cl_cvi_0</b>" reuses <b>alt_vip_cvi_core</b> "<b>submodules/alt_vip_cvi_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>alt_vip_cl_cvi_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_cvi</b> "<b>alt_vip_cl_cvi_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 63 starting:alt_vip_cvi_core "submodules/alt_vip_cvi_core"</message>
   <message level="Info" culprit="cvi_core"><![CDATA["<b>alt_vip_cl_cvi_0</b>" instantiated <b>alt_vip_cvi_core</b> "<b>cvi_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_dil:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOB_BEHAVIOUR=FRAME_FOR_FIELD,CADENCE_ALGORITHM_NAME=CADENCE_32_22_VOF,CADENCE_DETECTION=0,CLOCKS_ARE_SEPARATE=0,COLOR_PLANES_ARE_IN_PARALLEL=1,DEINTERLACE_ALGORITHM=BOB,DISABLE_EMBEDDED_STREAM_CLEANER=0,EDI_READ_MASTER_BURST_TARGET=32,EDI_READ_MASTER_FIFO_DEPTH=64,ENABLE_422_PROCESSING_FOR_INTERLACED_VIDEO=1,FAMILY=Cyclone V,FIELD_BUFFER_SIZE_IN_BYTES=589824,FIELD_LATENCY=0,IS_422=1,IS_YCBCR=1,LINE_BUFFER_SIZE=2048,MAX_HEIGHT=576,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MA_READ_MASTER_BURST_TARGET=32,MA_READ_MASTER_FIFO_DEPTH=64,MEM_BASE_ADDR=0,MEM_PORT_WIDTH=256,MEM_TOP_ADDR=3244032,MOTION_BLEED=1,MOTION_BPS=7,MOTION_BUFFER_SIZE_IN_BYTES=884736,MOTION_LINE_BUFFER_SIZE=3072,MOTION_READ_MASTER_BURST_TARGET=32,MOTION_READ_MASTER_FIFO_DEPTH=64,MOTION_WRITE_MASTER_BURST_TARGET=32,MOTION_WRITE_MASTER_FIFO_DEPTH=64,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,USER_PACKETS_MAX_STORAGE=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,WRITE_MASTER_BURST_TARGET=32,WRITE_MASTER_FIFO_DEPTH=64(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:))(alt_vip_dil_algorithm:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,IS_422=1,NUMBER_OF_COLOR_PLANES=2,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_dil_bob_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIELD_TYPE_TO_DEINTERLACE=0,FRAME_FOR_FIELD_MODE=1,LIMITED_READBACK=0,MAX_FIELD_HEIGHT=288,MAX_LINE_LENGTH=4096,RUNTIME_CONTROL=0,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=1,FAMILY=Cyclone V,FIFO_SIZE=16,KERNEL_CENTER_0=1,KERNEL_CENTER_1=1,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=2,KERNEL_SIZE_1=1,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=1,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=720,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=VARIABLE,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=2,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=16,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_packet_duplicator:16.1:ALWAYS_DUPLICATE_ALL=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DEPTH=4,DST_ID_0=0,DST_ID_1=0,DST_ID_10=0,DST_ID_11=0,DST_ID_12=0,DST_ID_13=0,DST_ID_14=0,DST_ID_15=0,DST_ID_2=0,DST_ID_3=0,DST_ID_4=0,DST_ID_5=0,DST_ID_6=0,DST_ID_7=0,DST_ID_8=0,DST_ID_9=0,DST_WIDTH=8,DUPLICATOR_FANOUT=2,NAME=undefined,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0,USE_COMMAND=0)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=3,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_dil_0"
   kind="alt_vip_cl_dil"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="CLOCKS_ARE_SEPARATE" value="0" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="BOB_BEHAVIOUR" value="FRAME_FOR_FIELD" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="USER_PACKETS_MAX_STORAGE" value="0" />
  <parameter name="CADENCE_DETECTION" value="0" />
  <parameter name="MOTION_READ_MASTER_BURST_TARGET" value="32" />
  <parameter name="MOTION_BUFFER_SIZE_IN_BYTES" value="884736" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="1" />
  <parameter name="MA_READ_MASTER_BURST_TARGET" value="32" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="FIELD_LATENCY" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MOTION_WRITE_MASTER_FIFO_DEPTH" value="64" />
  <parameter name="MAX_HEIGHT" value="576" />
  <parameter name="MAX_SYMBOLS_PER_PACKET" value="10" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="MOTION_WRITE_MASTER_BURST_TARGET" value="32" />
  <parameter name="FIELD_BUFFER_SIZE_IN_BYTES" value="589824" />
  <parameter name="MEM_TOP_ADDR" value="3244032" />
  <parameter name="DEINTERLACE_ALGORITHM" value="BOB" />
  <parameter name="WRITE_MASTER_FIFO_DEPTH" value="64" />
  <parameter name="MEM_PORT_WIDTH" value="256" />
  <parameter name="CADENCE_ALGORITHM_NAME" value="CADENCE_32_22_VOF" />
  <parameter name="MOTION_READ_MASTER_FIFO_DEPTH" value="64" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="IS_YCBCR" value="1" />
  <parameter name="ENABLE_422_PROCESSING_FOR_INTERLACED_VIDEO" value="1" />
  <parameter name="DISABLE_EMBEDDED_STREAM_CLEANER" value="0" />
  <parameter name="MOTION_BLEED" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="MEM_BASE_ADDR" value="0" />
  <parameter name="LINE_BUFFER_SIZE" value="2048" />
  <parameter name="MOTION_BPS" value="7" />
  <parameter name="EDI_READ_MASTER_FIFO_DEPTH" value="64" />
  <parameter name="MOTION_LINE_BUFFER_SIZE" value="3072" />
  <parameter name="WRITE_MASTER_BURST_TARGET" value="32" />
  <parameter name="MA_READ_MASTER_FIFO_DEPTH" value="64" />
  <parameter name="EDI_READ_MASTER_BURST_TARGET" value="32" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0_video_in.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_algorithm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_duplicator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_dil/alt_vip_cl_dil_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/alt_vip_dil_algorithm_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_bob_scheduler/alt_vip_dil_bob_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_duplicator/alt_vip_packet_duplicator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="alt_vip_cl_dil_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 31 starting:alt_vip_cl_dil "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0_video_in</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_dil_algorithm</b> "<b>submodules/alt_vip_dil_algorithm</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_dil_bob_scheduler</b> "<b>submodules/alt_vip_dil_bob_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_packet_duplicator</b> "<b>submodules/alt_vip_packet_duplicator</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_dil_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_dil</b> "<b>alt_vip_cl_dil_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 61 starting:alt_vip_video_input_bridge "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 62 starting:alt_vip_dil_algorithm "submodules/alt_vip_dil_algorithm"</message>
   <message level="Info" culprit="dil_algo"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_algorithm</b> "<b>dil_algo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 60 starting:alt_vip_dil_bob_scheduler "submodules/alt_vip_dil_bob_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_bob_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 59 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="edi_line_buffer"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>edi_line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 58 starting:alt_vip_packet_duplicator "submodules/alt_vip_packet_duplicator"</message>
   <message level="Info" culprit="video_in_duplicator"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_packet_duplicator</b> "<b>video_in_duplicator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 57 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_vfb:16.1:ACTUAL_MAX_SYM_ANC_PACKET=10,ANC_BUFFER_LENGTH=256,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BURST_ALIGNMENT=1,CLOCKS_ARE_SEPARATE=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=1,DROP_INVALID_FIELDS=1,DROP_REPEAT_USER=1,FAMILY=Cyclone V,FRAME_BUFFER_LENGTH=691200,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MEM_BASE_ADDR=0,MEM_BUFFER_OFFSET=16777216,MEM_PORT_WIDTH=32,MULTI_FRAME_DELAY=1,NUMBER_OF_COLOR_PLANES=2,NUM_BUFFERS=3,PIXELS_IN_PARALLEL=1,READER_RUNTIME_CONTROL=0,READY_LATENCY=1,READ_BURST_TARGET=64,READ_FIFO_DEPTH=512,REPEAT_FRAMES=1,TEST_INIT=0,USER_PACKETS_MAX_STORAGE=0,USE_BUFFER_OFFSET=0,WRITER_RUNTIME_CONTROL=0,WRITE_BURST_TARGET=64,WRITE_FIFO_DEPTH=512(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_vfb_wr_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,MAX_HEIGHT=480,MAX_SYMBOLS_IN_ANC_PACKET=10,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_transfer:16.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=8,BURST_TARGET_WRITE=64,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=4,CONTEXT_BUFFER_RATIO_WRITE=8,CONTEXT_WIDTH=8,DATA_WIDTH=16,DOUT_MAX_DESTINATION_ID_NUM_READ=32,DOUT_SOURCE_ID_READ=0,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=0,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone V,LOGIC_ONLY_SCFIFO_READ=1,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=1,MAX_PACKET_SIZE_READ=4096,MAX_PACKET_SIZE_WRITE=345600,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=8,OUTPUT_MSG_QUEUE_DEPTH_READ=4,PIPELINE_READY_READ=0,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=1,READ_ENABLE=0,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=1,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_rd_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=1,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_packet_transfer:16.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=64,BURST_TARGET_WRITE=8,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=8,CONTEXT_BUFFER_RATIO_WRITE=4,CONTEXT_WIDTH=8,DATA_WIDTH=16,DOUT_MAX_DESTINATION_ID_NUM_READ=1,DOUT_SOURCE_ID_READ=1,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=1,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone V,LOGIC_ONLY_SCFIFO_READ=0,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=16,MAX_PACKET_SIZE_READ=345600,MAX_PACKET_SIZE_WRITE=4096,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=4,OUTPUT_MSG_QUEUE_DEPTH_READ=2,PIPELINE_READY_READ=1,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=0,READ_ENABLE=1,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=0,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_sync_ctrl:16.1:ANC_BUFFER_LENGTH=256,CONTEXT_WIDTH=8,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=1,DROP_INVALID_FIELDS=1,DROP_REPEAT_USER=1,DST_WIDTH=8,FRAME_BUFFER_LENGTH=691200,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MEM_BASE_ADDR=0,MULTI_FRAME_DELAY=1,NUM_BUFFERS=3,READER_RUNTIME_CONTROL=0,REPEAT_FRAMES=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKETS_MAX_STORAGE=0,WRITER_RUNTIME_CONTROL=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_vfb_0"
   kind="alt_vip_cl_vfb"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0">
  <parameter name="READER_RUNTIME_CONTROL" value="0" />
  <parameter name="CLOCKS_ARE_SEPARATE" value="1" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="USER_PACKETS_MAX_STORAGE" value="0" />
  <parameter name="IS_FRAME_READER" value="0" />
  <parameter name="INTERLACED_SUPPORT" value="0" />
  <parameter name="USE_BUFFER_OFFSET" value="0" />
  <parameter name="MEM_BUFFER_OFFSET" value="16777216" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="BURST_ALIGNMENT" value="1" />
  <parameter name="DROP_INVALID_FIELDS" value="1" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="IS_SYNC_SLAVE" value="0" />
  <parameter name="ACTUAL_MAX_SYM_ANC_PACKET" value="10" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="MAX_SYMBOLS_PER_PACKET" value="10" />
  <parameter name="FRAME_BUFFER_LENGTH" value="691200" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="IS_SYNC_MASTER" value="0" />
  <parameter name="WRITE_BURST_TARGET" value="64" />
  <parameter name="NUM_BUFFERS" value="3" />
  <parameter name="TEST_INIT" value="0" />
  <parameter name="MULTI_FRAME_DELAY" value="1" />
  <parameter name="MEM_PORT_WIDTH" value="32" />
  <parameter name="READ_FIFO_DEPTH" value="512" />
  <parameter name="READY_LATENCY" value="1" />
  <parameter name="CONTROLLED_DROP_REPEAT" value="0" />
  <parameter name="ANC_BUFFER_LENGTH" value="256" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="REPEAT_FRAMES" value="1" />
  <parameter name="DROP_FRAMES" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="MEM_BASE_ADDR" value="0" />
  <parameter name="READ_BURST_TARGET" value="64" />
  <parameter name="WRITE_FIFO_DEPTH" value="512" />
  <parameter name="WRITER_RUNTIME_CONTROL" value="0" />
  <parameter name="DROP_REPEAT_USER" value="1" />
  <parameter name="IS_FRAME_WRITER" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_vfb/alt_vip_cl_vfb_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/alt_vip_vfb_wr_ctrl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/alt_vip_packet_transfer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/alt_vip_vfb_rd_ctrl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/alt_vip_vfb_sync_ctrl_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="alt_vip_cl_vfb_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 40 starting:alt_vip_cl_vfb "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_wr_ctrl</b> "<b>submodules/alt_vip_vfb_wr_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_rd_ctrl</b> "<b>submodules/alt_vip_vfb_rd_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_sync_ctrl</b> "<b>submodules/alt_vip_vfb_sync_ctrl</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_vfb</b> "<b>alt_vip_cl_vfb_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 51 starting:alt_vip_vfb_wr_ctrl "submodules/alt_vip_vfb_wr_ctrl"</message>
   <message level="Info" culprit="wr_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_wr_ctrl</b> "<b>wr_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 50 starting:alt_vip_packet_transfer "submodules/alt_vip_packet_transfer"</message>
   <message level="Info" culprit="pkt_trans_wr"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_packet_transfer</b> "<b>pkt_trans_wr</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 49 starting:alt_vip_vfb_rd_ctrl "submodules/alt_vip_vfb_rd_ctrl"</message>
   <message level="Info" culprit="rd_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_rd_ctrl</b> "<b>rd_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 46 starting:alt_vip_vfb_sync_ctrl "submodules/alt_vip_vfb_sync_ctrl"</message>
   <message level="Info" culprit="sync_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_sync_ctrl</b> "<b>sync_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_clp:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOTTOM_OFFSET=10,CLIPPING_METHOD=RECTANGLE,COLOR_PLANES_ARE_IN_PARALLEL=1,EXTRA_PIPELINING=0,FAMILY=Cyclone V,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=576,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,RECTANGLE_HEIGHT=480,RECTANGLE_WIDTH=720,RIGHT_OFFSET=10,RUNTIME_CONTROL=0,TOP_OFFSET=24,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=576,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LEFT_OFFSET=720,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,RIGHT_OFFSET=480,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_scheduler:16.1:BOTTOM_OFFSET=10,CONTEXT_WIDTH=8,DST_WIDTH=8,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=576,MAX_IN_WIDTH=720,OUT_HEIGHT=480,OUT_WIDTH=720,PIPELINE_READY=1,RECTANGLE_MODE=1,RIGHT_OFFSET=10,RUNTIME_CONTROL=0,SRC_WIDTH=8,TASK_WIDTH=8,TOP_OFFSET=24,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_clip_1"
   kind="alt_vip_cl_clp"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_clip_1">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="LEFT_OFFSET" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="RIGHT_OFFSET" value="10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="TOP_OFFSET" value="24" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="RECTANGLE_WIDTH" value="720" />
  <parameter name="BOTTOM_OFFSET" value="10" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="CLIPPING_METHOD" value="RECTANGLE" />
  <parameter name="MAX_IN_HEIGHT" value="576" />
  <parameter name="RECTANGLE_HEIGHT" value="480" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="EXTRA_PIPELINING" value="0" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_clip_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_clipper/alt_vip_cl_clp_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/alt_vip_clipper_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/alt_vip_clipper_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="alt_vip_clip_1" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 47 starting:alt_vip_cl_clp "submodules/DE10_Standard_VIP_Qsys_alt_vip_clip_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_clipper_alg_core</b> "<b>submodules/alt_vip_clipper_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_clipper_scheduler</b> "<b>submodules/alt_vip_clipper_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_clip_1"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_clp</b> "<b>alt_vip_clip_1</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 42 starting:alt_vip_clipper_alg_core "submodules/alt_vip_clipper_alg_core"</message>
   <message level="Info" culprit="clipper_core"><![CDATA["<b>alt_vip_clip_1</b>" instantiated <b>alt_vip_clipper_alg_core</b> "<b>clipper_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 41 starting:alt_vip_clipper_scheduler "submodules/alt_vip_clipper_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_clip_1</b>" instantiated <b>alt_vip_clipper_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_itc:14.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,FAMILY=Cyclone V,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1280,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=640,H_BACK_PORCH=48,H_BLANK=0,H_FRONT_PORCH=16,H_SYNC_LENGTH=96,INTERLACED=0,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,STD_WIDTH=1,THRESHOLD=639,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=480,V_BACK_PORCH=33,V_BLANK=0,V_FRONT_PORCH=10,V_SYNC_LENGTH=2"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_itc_0"
   kind="alt_vip_itc"
   version="14.0"
   name="alt_vipitc131_IS2Vid">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vipitc131_cvo.sdc"
       type="SDC" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/alt_vip_itc_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_sync_compare.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_calculate_mode.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_control.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_mode_banks.sv" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_statemachine.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_fifo.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_generic_count.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_to_binary.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_trigger_sync.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync_generation.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_frame_counter.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sample_counter.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/alt_vipitc131_cvo.sdc" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="alt_vip_itc_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 53 starting:alt_vip_itc "submodules/alt_vipitc131_IS2Vid"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0001_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.535s</message>
   <message level="Debug">Command took 2.076s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0002_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:\intelfpga\16.1\ip\altera\clocked_video_output\src_hdl\alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0002_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipitc131_IS2Vid "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=NUMBER_OF_COLOUR_PLANES=D\"3\";COLOUR_PLANES_ARE_IN_PARALLEL=D\"1\";BPS=D\"8\";INTERLACED=D\"0\";H_ACTIVE_PIXELS=D\"640\";V_ACTIVE_LINES=D\"480\";ACCEPT_COLOURS_IN_SEQ=D\"0\";FIFO_DEPTH=D\"1280\";CLOCKS_ARE_SAME=D\"0\";USE_CONTROL=D\"0\";NO_OF_MODES=D\"1\";THRESHOLD=D\"639\";STD_WIDTH=D\"1\";GENERATE_SYNC=D\"0\";USE_EMBEDDED_SYNCS=D\"0\";AP_LINE=D\"0\";V_BLANK=D\"0\";H_BLANK=D\"0\";H_SYNC_LENGTH=D\"96\";H_FRONT_PORCH=D\"16\";H_BACK_PORCH=D\"48\";V_SYNC_LENGTH=D\"2\";V_FRONT_PORCH=D\"10\";V_BACK_PORCH=D\"33\";F_RISING_EDGE=D\"0\";F_FALLING_EDGE=D\"0\";FIELD0_V_RISING_EDGE=D\"0\";FIELD0_V_BLANK=D\"0\";FIELD0_V_SYNC_LENGTH=D\"0\";FIELD0_V_FRONT_PORCH=D\"0\";FIELD0_V_BACK_PORCH=D\"0\";ANC_LINE=D\"0\";FIELD0_ANC_LINE=D\"0\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.559s</message>
   <message level="Debug">Command took 2.072s</message>
   <message level="Info" culprit="alt_vip_itc_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_itc</b> "<b>alt_vip_itc_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_scl:16.1:ALGORITHM_NAME=BILINEAR,ALWAYS_DOWNSCALE=0,ARE_IDENTICAL=0,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,DEFAULT_EDGE_THRESH=7,DEFAULT_LOWER_BLUR=0,DEFAULT_UPPER_BLUR=15,ENABLE_FIR=0,EXTRA_PIPELINING=0,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=1,H_PHASES=16,H_SIGNED=1,H_SYMMETRIC=0,H_TAPS=8,IS_420=0,IS_422=0,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,NO_BLANKING=0,PIXELS_IN_PARALLEL=1,PRESERVE_BITS=0,RUNTIME_CONTROL=0,SYMBOLS_IN_PAR=3,SYMBOLS_IN_SEQ=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=1,V_PHASES=16,V_SIGNED=1,V_SYMMETRIC=0,V_TAPS=8(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_scaler_scheduler:16.1:ALGORITHM=BILINEAR,COEFF_WIDTH=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_PHASE_BITS=7,H_TAPS=2,IS_422=0,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,NO_BLANKING=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_PHASE_BITS=7,V_TAPS=2)(alt_vip_scaler_kernel_creator:16.1:ALGORITHM=BILINEAR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=1,FRAC_BITS_H=7,FRAC_BITS_W=7,IS_422=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=0,FAMILY=Cyclone V,FIFO_SIZE=4,KERNEL_CENTER_0=0,KERNEL_CENTER_1=3,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=2,KERNEL_SIZE_1=8,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=0,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=720,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=OLD,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=1,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_scaler_alg_core:16.1:ALGORITHM_NAME=BILINEAR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=16,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=2,IS_422=0,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=640,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=0,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=2)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_scl_0"
   kind="alt_vip_cl_scl"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_scl_0">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="MAX_OUT_WIDTH" value="640" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="DEFAULT_EDGE_THRESH" value="7" />
  <parameter name="ALGORITHM_NAME" value="BILINEAR" />
  <parameter name="ARE_IDENTICAL" value="0" />
  <parameter name="H_SYMMETRIC" value="0" />
  <parameter name="V_FRACTION_BITS" value="7" />
  <parameter name="V_SYMMETRIC" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="V_PHASES" value="16" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="IS_422" value="0" />
  <parameter name="IS_420" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PRESERVE_BITS" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_OUT_HEIGHT" value="480" />
  <parameter name="V_TAPS" value="8" />
  <parameter name="V_INTEGER_BITS" value="1" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="H_FRACTION_BITS" value="7" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter
     name="H_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="ENABLE_FIR" value="0" />
  <parameter name="V_FUNCTION" value="LANCZOS_2" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="H_FUNCTION" value="LANCZOS_2" />
  <parameter name="DEFAULT_UPPER_BLUR" value="15" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="NO_BLANKING" value="0" />
  <parameter name="H_PHASES" value="16" />
  <parameter name="H_INTEGER_BITS" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="ALWAYS_DOWNSCALE" value="0" />
  <parameter name="V_SIGNED" value="1" />
  <parameter name="DEFAULT_LOWER_BLUR" value="0" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="H_TAPS" value="8" />
  <parameter name="SYMBOLS_IN_PAR" value="3" />
  <parameter name="MAX_IN_HEIGHT" value="480" />
  <parameter
     name="V_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="EXTRA_PIPELINING" value="0" />
  <parameter name="H_SIGNED" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0_scaler_core_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_scaler/alt_vip_cl_scl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="alt_vip_scl_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 52 starting:alt_vip_cl_scl "submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_scheduler</b> "<b>submodules/alt_vip_scaler_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_kernel_creator</b> "<b>submodules/alt_vip_scaler_kernel_creator</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_alg_core</b> "<b>submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0_scaler_core_0</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_scl_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>alt_vip_cl_scl</b> "<b>alt_vip_scl_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 36 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 35 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 59 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="edi_line_buffer"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>edi_line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 31 starting:alt_vip_scaler_alg_core "submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0_scaler_core_0"</message>
   <message level="Info" culprit="scaler_core_0"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 57 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:16.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=false,c_cnt_bypass_en3=false,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=6,c_cnt_hi_div1=6,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=22,c_cnt_hi_div3=30,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=5,c_cnt_lo_div1=5,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=22,c_cnt_lo_div3=30,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=5,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=7,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSXFC6D6F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=11,gui_actual_divide_factor1=11,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=44,gui_actual_divide_factor3=60,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=22,gui_actual_multiply_factor1=22,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=22,gui_actual_multiply_factor3=22,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=4,gui_operation_mode=direct,gui_output_clock_frequency0=100.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=25.0,gui_output_clock_frequency3=18.342,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,C-Counter-3 Hi Divide,C-Counter-3 Low Divide,C-Counter-3 Coarse Phase Shift,C-Counter-3 VCO Phase Tap,C-Counter-3 Input Source,C-Counter-3 Bypass Enable,C-Counter-3 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=11,11,256,256,false,true,false,false,6,5,7,5,ph_mux_clk,false,true,6,5,1,0,ph_mux_clk,false,true,22,22,1,0,ph_mux_clk,false,false,30,30,1,0,ph_mux_clk,false,false,1,20,4000,1100.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=-4000,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=11,m_cnt_lo_div=11,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=4,operation_mode=direct,output_clock_frequency0=100.000000 MHz,output_clock_frequency1=100.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=25.000000 MHz,output_clock_frequency3=18.333333 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=-3977 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=1100.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="DE10_Standard_VIP_Qsys:.:pll_0"
   kind="altera_pll"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_pll_0">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="7" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="44" />
  <parameter name="gui_actual_divide_factor3" value="60" />
  <parameter name="gui_actual_divide_factor0" value="11" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="11" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="11" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="1100.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="-4000" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="4" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="100.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="4000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="18.342" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="25.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="22" />
  <parameter name="gui_actual_multiply_factor1" value="22" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="22" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="22" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="6" />
  <parameter name="c_cnt_hi_div1" value="6" />
  <parameter name="c_cnt_hi_div2" value="22" />
  <parameter name="c_cnt_hi_div3" value="30" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="11" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="5" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="11,11,256,256,false,true,false,false,6,5,7,5,ph_mux_clk,false,true,6,5,1,0,ph_mux_clk,false,true,22,22,1,0,ph_mux_clk,false,false,30,30,1,0,ph_mux_clk,false,false,1,20,4000,1100.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="true" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="1" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="30" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="5" />
  <parameter name="c_cnt_lo_div2" value="22" />
  <parameter name="c_cnt_lo_div0" value="5" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="20" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="-3977 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="4" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,C-Counter-3 Hi Divide,C-Counter-3 Low Divide,C-Counter-3 Coarse Phase Shift,C-Counter-3 VCO Phase Tap,C-Counter-3 Input Source,C-Counter-3 Bypass Enable,C-Counter-3 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="100.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="18.333333 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="100.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="25.000000 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="false" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_pll_0.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="J:/intelfpga/16.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="pll_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 61 starting:altera_pll "submodules/DE10_Standard_VIP_Qsys_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:16.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=DE10_Standard_VIP_Qsys_sdram,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=67108864"
   instancePathKey="DE10_Standard_VIP_Qsys:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="DE10_Standard_VIP_Qsys_sdram" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="67108864" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_sdram_test_component.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="sdram" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 60 starting:altera_avalon_new_sdram_controller "submodules/DE10_Standard_VIP_Qsys_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'DE10_Standard_VIP_Qsys_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_Standard_VIP_Qsys_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0004_sdram_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_7480293887039988964.dir/0004_sdram_gen//DE10_Standard_VIP_Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'DE10_Standard_VIP_Qsys_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {alt_vip_cl_vfb_0_mem_master_rd_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READ} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cl_vfb_0_mem_master_rd_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_DATA_W} {108};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_DATA_W} {108};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {90};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {0};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {108};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {108};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {90};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {90};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {20 20 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {90};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {86};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {84};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {88};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {87};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {108};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {83};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {83};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {86};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {84};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {88};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {87};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {108};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {90};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_rd_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {qsys_mm.response};add_connection {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_wr_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {alt_vip_cl_vfb_0_mem_master_rd_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_rd_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_master_wr_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_wr_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {router_002.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_reset_reset_bridge.clk} {clock};add_interface {pll_0_outclk1} {clock} {slave};set_interface_property {pll_0_outclk1} {EXPORT_OF} {pll_0_outclk1_clock_bridge.in_clk};add_interface {alt_vip_cl_vfb_0_mem_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_reset_reset_bridge_in_reset} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_reset_reset_bridge.in_reset};add_interface {alt_vip_cl_vfb_0_mem_master_rd} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_rd} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_anti_master_0};add_interface {alt_vip_cl_vfb_0_mem_master_wr} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_wr} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_anti_master_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_rd} {0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_wr} {1};set_module_assignment {interconnect_id.sdram.s1} {0};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=9,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=9,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=89,PKT_ADDR_SIDEBAND_L=89,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=90,PKT_DATA_SIDEBAND_L=90,PKT_DEST_ID_H=94,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=92,PKT_QOS_L=92,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=93,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=89,PKT_ADDR_SIDEBAND_L=89,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=90,PKT_DATA_SIDEBAND_L=90,PKT_DEST_ID_H=94,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=92,PKT_QOS_L=92,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=93,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=75,PKT_SRC_ID_L=75,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=94,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=94,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=76,PKT_DEST_ID_L=76,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=90,TYPE_OF_TRANSACTION=read,write)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=65,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BURST_TYPE_H=70,PKT_BURST_TYPE_L=69,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=2,ST_DATA_W=90)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=20,20,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=65,IN_PKT_BURSTWRAP_L=65,IN_PKT_BURST_SIZE_H=68,IN_PKT_BURST_SIZE_L=66,IN_PKT_BURST_TYPE_H=70,IN_PKT_BURST_TYPE_L=69,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=64,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=89,IN_PKT_ORI_BURST_SIZE_L=87,IN_PKT_RESPONSE_STATUS_H=86,IN_PKT_RESPONSE_STATUS_L=85,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=90,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=86,OUT_PKT_BURST_SIZE_L=84,OUT_PKT_BURST_TYPE_H=88,OUT_PKT_BURST_TYPE_L=87,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=82,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=107,OUT_PKT_ORI_BURST_SIZE_L=105,OUT_PKT_RESPONSE_STATUS_H=104,OUT_PKT_RESPONSE_STATUS_L=103,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=108,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=83,IN_PKT_BURSTWRAP_L=83,IN_PKT_BURST_SIZE_H=86,IN_PKT_BURST_SIZE_L=84,IN_PKT_BURST_TYPE_H=88,IN_PKT_BURST_TYPE_L=87,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=82,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=107,IN_PKT_ORI_BURST_SIZE_L=105,IN_PKT_RESPONSE_STATUS_H=104,IN_PKT_RESPONSE_STATUS_L=103,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=108,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=68,OUT_PKT_BURST_SIZE_L=66,OUT_PKT_BURST_TYPE_H=70,OUT_PKT_BURST_TYPE_L=69,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=64,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=89,OUT_PKT_ORI_BURST_SIZE_L=87,OUT_PKT_RESPONSE_STATUS_H=86,OUT_PKT_RESPONSE_STATUS_L=85,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=90,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {alt_vip_cl_vfb_0_mem_master_rd_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READ} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cl_vfb_0_mem_master_rd_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_DATA_W} {108};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_DATA_W} {108};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {90};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {0};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {108};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {108};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {90};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {90};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {20 20 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {90};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {86};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {84};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {88};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {87};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {108};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {83};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {83};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {86};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {84};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {88};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {87};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {108};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {90};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_rd_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {qsys_mm.response};add_connection {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_wr_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {alt_vip_cl_vfb_0_mem_master_rd_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_rd_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_master_wr_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_wr_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {router_002.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_reset_reset_bridge.clk} {clock};add_interface {pll_0_outclk1} {clock} {slave};set_interface_property {pll_0_outclk1} {EXPORT_OF} {pll_0_outclk1_clock_bridge.in_clk};add_interface {alt_vip_cl_vfb_0_mem_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_reset_reset_bridge_in_reset} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_reset_reset_bridge.in_reset};add_interface {alt_vip_cl_vfb_0_mem_master_rd} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_rd} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_anti_master_0};add_interface {alt_vip_cl_vfb_0_mem_master_wr} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_wr} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_anti_master_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_rd} {0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_wr} {1};set_module_assignment {interconnect_id.sdram.s1} {0};" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 59 starting:altera_mm_interconnect "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.027s/0.036s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>23</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 28 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="alt_vip_cl_vfb_0_mem_master_rd_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>alt_vip_cl_vfb_0_mem_master_rd_translator</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 26 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 25 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="alt_vip_cl_vfb_0_mem_master_rd_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>alt_vip_cl_vfb_0_mem_master_rd_agent</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 23 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 22 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 20 starting:altera_merlin_router "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 18 starting:altera_merlin_router "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 17 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 16 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 14 starting:altera_merlin_multiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 13 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 12 starting:altera_merlin_multiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 10 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 8 starting:altera_avalon_st_adapter "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 0 starting:error_adapter "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 79 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>DE10_Standard_VIP_Qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cps_alg_core:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=0,INPUT_0_NUMBER_OF_COLOR_PLANES=2,INPUT_0_PIXELS_IN_PARALLEL=1,INPUT_0_TWO_PIXELS_PATTERN=0,INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,INPUT_1_NUMBER_OF_COLOR_PLANES=3,INPUT_1_PIXELS_IN_PARALLEL=1,INPUT_1_TWO_PIXELS_PATTERN=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,NUMBER_ROUTING_ENGINES=1,OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_0_NUMBER_OF_COLOR_PLANES=2,OUTPUT_0_PATTERN=0,1,OUTPUT_0_PIXELS_IN_PARALLEL=1,OUTPUT_0_TWO_PIXELS_PATTERN=0,OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_1_NUMBER_OF_COLOR_PLANES=3,OUTPUT_1_PATTERN=0,OUTPUT_1_PIXELS_IN_PARALLEL=1,OUTPUT_1_TWO_PIXELS_PATTERN=0,PIPELINE_READY=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_cps_0:.:cps_core"
   kind="alt_vip_cps_alg_core"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0_cps_core">
  <parameter name="NUMBER_OF_OUTPUTS" value="1" />
  <parameter name="INPUT_0_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_0_PATTERN" value="0,1" />
  <parameter name="OUTPUT_0_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="NUMBER_OF_INPUTS" value="1" />
  <parameter name="INPUT_1_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_1_PATTERN" value="0" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="INPUT_1_NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="INPUT_1_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="OUTPUT_0_NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL" value="0" />
  <parameter name="NUMBER_ROUTING_ENGINES" value="1" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="INPUT_0_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="INPUT_0_NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="OUTPUT_0_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_packer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_unpacker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_wiring.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0_cps_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cps_alg_core/alt_vip_cps_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0" as="cps_core" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 78 starting:alt_vip_cps_alg_core "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0_cps_core"</message>
   <message level="Info" culprit="cps_core"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_alg_core</b> "<b>cps_core</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cps_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,LINE_SPLITTING_ALLOWED=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,OUTPUT_0_WIDTH_MOD=0,OUTPUT_1_WIDTH_MOD=0,PIPELINE_READY=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKET_SUPPORT=PASSTHROUGH,USER_PKT_0_TO_0=1,USER_PKT_0_TO_1=0,USER_PKT_1_TO_0=0,USER_PKT_1_TO_1=1"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_cps_0:.:cps_scheduler"
   kind="alt_vip_cps_scheduler"
   version="16.1"
   name="alt_vip_cps_scheduler">
  <parameter name="NUMBER_OF_OUTPUTS" value="1" />
  <parameter name="USER_PKT_0_TO_1" value="0" />
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="USER_PKT_0_TO_0" value="1" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="NUMBER_OF_INPUTS" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="OUTPUT_1_WIDTH_MOD" value="0" />
  <parameter name="LINE_SPLITTING_ALLOWED" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="USER_PKT_1_TO_0" value="0" />
  <parameter name="OUTPUT_0_WIDTH_MOD" value="0" />
  <parameter name="USER_PKT_1_TO_1" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cps_scheduler/alt_vip_cps_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0"
     as="cps_scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 77 starting:alt_vip_cps_scheduler "submodules/alt_vip_cps_scheduler"</message>
   <message level="Info" culprit="cps_scheduler"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_scheduler</b> "<b>cps_scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_cps_0:.:video_in_resp_0"
   kind="alt_vip_video_input_bridge_resp"
   version="16.1"
   name="alt_vip_video_input_bridge_resp">
  <parameter name="RESP_SRC_ADDRESS" value="0" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="DEFAULT_LINE_LENGTH" value="1920" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="0" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="RESP_DST_ADDRESS" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="VIB_MODE" value="LITE" />
  <parameter name="ENABLE_RESOLUTION_CHECK" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0"
     as="video_in_resp_0" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0"
     as="video_in_resp" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0"
     as="video_in_resp" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0"
     as="video_in_resp" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_clip_1"
     as="video_in_resp" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_scl_0"
     as="video_in_resp" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0_video_in"
     as="vid_front" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_cps_0:.:video_in_cmd_0"
   kind="alt_vip_video_input_bridge_cmd"
   version="16.1"
   name="alt_vip_video_input_bridge_cmd">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="0" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0"
     as="video_in_cmd_0" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0"
     as="video_in_cmd" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0"
     as="video_in_cmd" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_clip_1"
     as="video_in_cmd" />
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_scl_0" as="video_in_cmd" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="video_in_cmd" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0_video_in"
     as="vid_back" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_cps_0:.:video_out_0"
   kind="alt_vip_video_output_bridge"
   version="16.1"
   name="alt_vip_video_output_bridge">
  <parameter name="LOW_LATENCY_COMMAND_MODE" value="0" />
  <parameter name="SOP_PRE_ALIGNED" value="0" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="NO_CONCATENATION" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0"
     as="video_out_0" />
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0" as="video_out" />
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0" as="video_out" />
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_cvi_0" as="video_out" />
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0" as="video_out" />
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0" as="video_out" />
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_clip_1" as="video_out" />
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_scl_0" as="video_out" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 74 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=1,NUMBER_OF_COLOR_PLANES_OUT=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_cps_0:.:input_0_user_pkt_conv"
   kind="alt_vip_cpp_converter"
   version="16.1"
   name="alt_vip_cpp_converter">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES_IN" value="1" />
  <parameter name="PIXELS_IN_PARALLEL_IN" value="1" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL_OUT" value="1" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="NUMBER_OF_COLOR_PLANES_OUT" value="2" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cpp_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0"
     as="input_0_user_pkt_conv" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="symbol_conv" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 73 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=8,DATA_WIDTH_INT=8,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_cps_0:.:input_0_demux"
   kind="alt_vip_packet_demux"
   version="16.1"
   name="alt_vip_packet_demux">
  <parameter name="CMD_RESP_INTERFACE" value="0" />
  <parameter name="SHIFT_ADDRESS_BITS" value="1" />
  <parameter name="DATA_WIDTH_INT" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="REGISTER_OUTPUT" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="8" />
  <parameter name="USER_WIDTH" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="CLIP_ADDRESS_BITS" value="0" />
  <parameter name="USER_WIDTH_INT" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0"
     as="input_0_demux" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0"
     as="user_packet_demux" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_clip_1"
     as="user_packet_demux" />
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_scl_0" as="input_demux" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="middle_demux" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_cps_0:.:output_0_mux"
   kind="alt_vip_packet_mux"
   version="16.1"
   name="alt_vip_packet_mux">
  <parameter name="CMD_RESP_INTERFACE" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="DATA_WIDTH_INT" value="16" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="REGISTER_OUTPUT" value="1" />
  <parameter name="NAME" value="undefined" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="16" />
  <parameter name="USER_WIDTH" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="USER_WIDTH_INT" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_cps_0"
     as="output_0_mux" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0"
     as="user_packet_mux" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0"
     as="output_mux" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_clip_1"
     as="user_packet_mux" />
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_scl_0" as="output_mux" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="middle_mux" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_crs_422_to_var:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,ENABLE_420=0,ENABLE_422=0,ENABLE_444=1,HORIZ_ALGORITHM=NEAREST_NEIGHBOUR,HORIZ_CO_SITING=LEFT,HORIZ_ENABLE_LUMA_ADAPT=0,MAX_HEIGHT=480,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIP_IN=1,PIP_OUT=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VERT_ALGORITHM=BILINEAR,VERT_CO_SITING=TOP(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_crs_h_up_core:16.1:ALGORITHM=NEAREST_NEIGHBOUR,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CO_SITING=LEFT,CYCLONE_STYLE=0,DST_WIDTH=8,ENABLE_LUMA_ADAPT=0,FAMILY=Cyclone V,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,V_SERIES_STYLE=1)(alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=2,NUMBER_OF_COLOR_PLANES_OUT=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_crs_0:.:inst_crs_int"
   kind="alt_vip_cl_crs_422_to_var"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int">
  <parameter name="VERT_CO_SITING" value="TOP" />
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="PIP_IN" value="1" />
  <parameter name="ENABLE_420" value="0" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="HORIZ_CO_SITING" value="LEFT" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="HORIZ_ENABLE_LUMA_ADAPT" value="0" />
  <parameter name="VERT_ALGORITHM" value="BILINEAR" />
  <parameter name="ENABLE_444" value="1" />
  <parameter name="ENABLE_422" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="HORIZ_ALGORITHM" value="NEAREST_NEIGHBOUR" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="PIP_OUT" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_bl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_ft.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_la.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cpp_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_crs/alt_vip_cl_crs_422_to_var_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/alt_vip_crs_h_up_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0"
     as="inst_crs_int" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 68 starting:alt_vip_cl_crs_422_to_var "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_crs_h_up_core</b> "<b>submodules/alt_vip_crs_h_up_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_cpp_converter</b> "<b>submodules/alt_vip_cpp_converter</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="inst_crs_int"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_cl_crs_422_to_var</b> "<b>inst_crs_int</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 57 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_0_demux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_0_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 5 starting:alt_vip_crs_h_up_core "submodules/alt_vip_crs_h_up_core"</message>
   <message level="Info" culprit="horiz_upsample"><![CDATA["<b>inst_crs_int</b>" instantiated <b>alt_vip_crs_h_up_core</b> "<b>horiz_upsample</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 73 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 71 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_0_mux"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_0_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_crs_scheduler:16.1:ALGORITHM=BILINEAR,CO_SITING=TOP,ENABLE_420_IN=0,ENABLE_420_OUT=0,ENABLE_422_IN=1,ENABLE_422_OUT=0,ENABLE_444_IN=0,ENABLE_444_OUT=1,LIMITED_READBACK=0,PIPELINE_READY=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VARIABLE_SIDE=NEITHER"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_crs_0:.:scheduler"
   kind="alt_vip_crs_scheduler"
   version="16.1"
   name="alt_vip_crs_scheduler">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="VARIABLE_SIDE" value="NEITHER" />
  <parameter name="ALGORITHM" value="BILINEAR" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="ENABLE_422_OUT" value="0" />
  <parameter name="CO_SITING" value="TOP" />
  <parameter name="ENABLE_422_IN" value="1" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="ENABLE_444_IN" value="0" />
  <parameter name="ENABLE_420_IN" value="0" />
  <parameter name="ENABLE_444_OUT" value="1" />
  <parameter name="ENABLE_420_OUT" value="0" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler/alt_vip_crs_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 73 starting:alt_vip_crs_scheduler "submodules/alt_vip_crs_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_crs_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_csc_alg_core:16.1:BITS_PER_SYMBOL_IN=8,BITS_PER_SYMBOL_OUT=8,COEFFICIENT_A0=517,COEFFICIENT_A1=-100,COEFFICIENT_A2=0,COEFFICIENT_B0=0,COEFFICIENT_B1=-208,COEFFICIENT_B2=409,COEFFICIENT_C0=298,COEFFICIENT_C1=298,COEFFICIENT_C2=298,COEFFICIENT_S0=-70894,COEFFICIENT_S1=34685,COEFFICIENT_S2=-57065,COEFF_FRACTION_BITS=8,COEFF_INTEGER_BITS=2,COEFF_SIGNED=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=Cyclone V,MOVE_BINARY_POINT_RIGHT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,ROUNDING_METHOD=ROUND_HALF_UP,RUNTIME_CONTROL=0,SOURCE_ID=0,SRC_WIDTH=8,SUMMAND_FRACTION_BITS=8,SUMMAND_INTEGER_BITS=9,SUMMAND_SIGNED=1,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_csc_0:.:csc_core"
   kind="alt_vip_csc_alg_core"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0_csc_core">
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="SUMMAND_INTEGER_BITS" value="9" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="ROUNDING_METHOD" value="ROUND_HALF_UP" />
  <parameter name="SUMMAND_SIGNED" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SUMMAND_FRACTION_BITS" value="8" />
  <parameter name="BITS_PER_SYMBOL_OUT" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="COEFFICIENT_B0" value="0" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="COEFFICIENT_B1" value="-208" />
  <parameter name="COEFFICIENT_B2" value="409" />
  <parameter name="COEFF_SIGNED" value="1" />
  <parameter name="COEFFICIENT_S0" value="-70894" />
  <parameter name="SOURCE_ID" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="COEFFICIENT_S1" value="34685" />
  <parameter name="COEFFICIENT_S2" value="-57065" />
  <parameter name="MOVE_BINARY_POINT_RIGHT" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="COEFFICIENT_C0" value="298" />
  <parameter name="COEFF_INTEGER_BITS" value="2" />
  <parameter name="BITS_PER_SYMBOL_IN" value="8" />
  <parameter name="COEFFICIENT_C1" value="298" />
  <parameter name="COEFFICIENT_A0" value="517" />
  <parameter name="COEFFICIENT_C2" value="298" />
  <parameter name="COEFF_FRACTION_BITS" value="8" />
  <parameter name="COEFFICIENT_A1" value="-100" />
  <parameter name="COEFFICIENT_A2" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0_csc_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_csc_alg_core/alt_vip_csc_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0" as="csc_core" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 72 starting:alt_vip_csc_alg_core "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0_csc_core"</message>
   <message level="Info" culprit="csc_core"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_alg_core</b> "<b>csc_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_csc_scheduler:16.1:COEFF_WIDTH=18,LIMITED_READBACK=0,PIPELINE_READY=0,RUNTIME_CONTROL=0,USER_PACKET_SUPPORT=PASSTHROUGH"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_csc_0:.:scheduler"
   kind="alt_vip_csc_scheduler"
   version="16.1"
   name="alt_vip_csc_scheduler">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="COEFF_WIDTH" value="18" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_csc_scheduler/alt_vip_csc_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 68 starting:alt_vip_csc_scheduler "submodules/alt_vip_csc_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_bps_converter:16.1:COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CONVERSION_MODE=LSB,DST_WIDTH=8,INPUT_BITS_PER_SYMBOL=8,NUMBER_OF_COLOR_PLANES=3,OUTPUT_BITS_PER_SYMBOL=8,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_csc_0:.:bps_converter"
   kind="alt_vip_bps_converter"
   version="16.1"
   name="alt_vip_bps_converter">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="CONVERSION_MODE" value="LSB" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="OUTPUT_BITS_PER_SYMBOL" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="INPUT_BITS_PER_SYMBOL" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_bps_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_bps_converter/alt_vip_bps_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0"
     as="bps_converter" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 66 starting:alt_vip_bps_converter "submodules/alt_vip_bps_converter"</message>
   <message level="Info" culprit="bps_converter"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_bps_converter</b> "<b>bps_converter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_guard_bands_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,ENABLE_CMD_PORT=0,IS_422=0,NUMBER_OF_COLOR_PLANES=3,OUTPUT_GUARD_BAND_LOWER_0=16,OUTPUT_GUARD_BAND_LOWER_1=16,OUTPUT_GUARD_BAND_LOWER_2=16,OUTPUT_GUARD_BAND_LOWER_3=0,OUTPUT_GUARD_BAND_UPPER_0=240,OUTPUT_GUARD_BAND_UPPER_1=240,OUTPUT_GUARD_BAND_UPPER_2=240,OUTPUT_GUARD_BAND_UPPER_3=255,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SIGNED_INPUT=0,SIGNED_OUTPUT=0,SOURCE_ID=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_csc_0:.:guard_band_in"
   kind="alt_vip_guard_bands_alg_core"
   version="16.1"
   name="alt_vip_guard_bands_alg_core">
  <parameter name="OUTPUT_GUARD_BAND_LOWER_0" value="16" />
  <parameter name="SIGNED_INPUT" value="0" />
  <parameter name="OUTPUT_GUARD_BAND_LOWER_1" value="16" />
  <parameter name="OUTPUT_GUARD_BAND_LOWER_2" value="16" />
  <parameter name="SIGNED_OUTPUT" value="0" />
  <parameter name="OUTPUT_GUARD_BAND_LOWER_3" value="0" />
  <parameter name="SOURCE_ID" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="OUTPUT_GUARD_BAND_UPPER_1" value="240" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="OUTPUT_GUARD_BAND_UPPER_2" value="240" />
  <parameter name="OUTPUT_GUARD_BAND_UPPER_0" value="240" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_GUARD_BAND_UPPER_3" value="255" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="ENABLE_CMD_PORT" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_guard_bands_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_guard_bands_alg_core/alt_vip_guard_bands_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_csc_0"
     as="guard_band_in" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 64 starting:alt_vip_guard_bands_alg_core "submodules/alt_vip_guard_bands_alg_core"</message>
   <message level="Info" culprit="guard_band_in"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_guard_bands_alg_core</b> "<b>guard_band_in</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cvi_core:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_DEPTH=1,BPS=8,CHANNEL_WIDTH=1,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=0,EXTRACT_TOTAL_RESOLUTION=1,FAMILY=Cyclone V,FIFO_DEPTH=2048,GENERATE_ANC=0,GENERATE_VID_F=0,H_ACTIVE_PIXELS=720,INTERLACED=1,MATCH_CTRLDATA_PKT_CLIP_BASIC=0,MATCH_CTRLDATA_PKT_PAD_ADV=0,NUMBER_OF_COLOUR_PLANES=2,OVERFLOW_HANDLING=0,PIXELS_IN_PARALLEL=1,SEND_LINES=0,STD_WIDTH=1,SYNC_TO=0,USE_CHANNEL=0,USE_CONTROL=0,USE_EMBEDDED_SYNCS=1,USE_HDMI_DEPRICATION=0,USE_STD=0,V_ACTIVE_LINES_F0=288,V_ACTIVE_LINES_F1=288"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_cvi_0:.:cvi_core"
   kind="alt_vip_cvi_core"
   version="16.1"
   name="alt_vip_cvi_core">
  <parameter name="FIFO_DEPTH" value="2048" />
  <parameter name="BPS" value="8" />
  <parameter name="GENERATE_VID_F" value="0" />
  <parameter name="GENERATE_ANC" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="V_ACTIVE_LINES_F0" value="288" />
  <parameter name="V_ACTIVE_LINES_F1" value="288" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="SEND_LINES" value="0" />
  <parameter name="OVERFLOW_HANDLING" value="0" />
  <parameter name="USE_CHANNEL" value="0" />
  <parameter name="H_ACTIVE_PIXELS" value="720" />
  <parameter name="ANC_DEPTH" value="1" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="USE_STD" value="0" />
  <parameter name="INTERLACED" value="1" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="1" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="0" />
  <parameter name="USE_HDMI_DEPRICATION" value="0" />
  <parameter name="MATCH_CTRLDATA_PKT_PAD_ADV" value="0" />
  <parameter name="SYNC_TO" value="0" />
  <parameter name="EXTRACT_TOTAL_RESOLUTION" value="1" />
  <parameter name="MATCH_CTRLDATA_PKT_CLIP_BASIC" value="0" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="1" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_register_addresses.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_av_st_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_embedded_sync_extractor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_resolution_detection.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sample_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_polarity_convertor.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_write_buffer_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_pixel_deprication.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vip_cvi_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvi_core/alt_vip_cvi_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_cvi_0" as="cvi_core" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 63 starting:alt_vip_cvi_core "submodules/alt_vip_cvi_core"</message>
   <message level="Info" culprit="cvi_core"><![CDATA["<b>alt_vip_cl_cvi_0</b>" instantiated <b>alt_vip_cvi_core</b> "<b>cvi_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_dil_0:.:video_in"
   kind="alt_vip_video_input_bridge"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0_video_in">
  <parameter name="RESP_SRC_ADDRESS" value="0" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="DEFAULT_LINE_LENGTH" value="4096" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="RESP_DST_ADDRESS" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="VIB_MODE" value="FULL" />
  <parameter name="ENABLE_RESOLUTION_CHECK" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0_video_in.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0" as="video_in" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 61 starting:alt_vip_video_input_bridge "submodules/DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 76 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 75 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_dil_algorithm:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,IS_422=1,NUMBER_OF_COLOR_PLANES=2,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_dil_0:.:dil_algo"
   kind="alt_vip_dil_algorithm"
   version="16.1"
   name="alt_vip_dil_algorithm">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_algorithm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/alt_vip_dil_algorithm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0" as="dil_algo" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 62 starting:alt_vip_dil_algorithm "submodules/alt_vip_dil_algorithm"</message>
   <message level="Info" culprit="dil_algo"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_algorithm</b> "<b>dil_algo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_dil_bob_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIELD_TYPE_TO_DEINTERLACE=0,FRAME_FOR_FIELD_MODE=1,LIMITED_READBACK=0,MAX_FIELD_HEIGHT=288,MAX_LINE_LENGTH=4096,RUNTIME_CONTROL=0,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_dil_0:.:scheduler"
   kind="alt_vip_dil_bob_scheduler"
   version="16.1"
   name="alt_vip_dil_bob_scheduler">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_bob_scheduler/alt_vip_dil_bob_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 60 starting:alt_vip_dil_bob_scheduler "submodules/alt_vip_dil_bob_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_bob_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=1,FAMILY=Cyclone V,FIFO_SIZE=16,KERNEL_CENTER_0=1,KERNEL_CENTER_1=1,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=2,KERNEL_SIZE_1=1,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=1,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=720,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=VARIABLE,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=2,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=16,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_dil_0:.:edi_line_buffer"
   kind="alt_vip_line_buffer"
   version="16.1"
   name="alt_vip_line_buffer">
  <parameter name="OUTPUT_PORTS" value="2" />
  <parameter name="SOURCE_ADDRESS" value="0" />
  <parameter name="TRACK_LINE_LENGTH" value="1" />
  <parameter name="FIFO_SIZE" value="16" />
  <parameter name="KERNEL_SIZE_2" value="8" />
  <parameter name="KERNEL_SIZE_3" value="8" />
  <parameter name="OUTPUT_MUX_SEL" value="VARIABLE" />
  <parameter name="KERNEL_SIZE_0" value="2" />
  <parameter name="MODE" value="RATE_MATCHING" />
  <parameter name="KERNEL_SIZE_1" value="1" />
  <parameter name="KERNEL_SIZE_6" value="8" />
  <parameter name="KERNEL_SIZE_7" value="8" />
  <parameter name="KERNEL_SIZE_4" value="8" />
  <parameter name="ENABLE_PIPELINE_REG" value="0" />
  <parameter name="KERNEL_SIZE_5" value="8" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="PIXEL_WIDTH" value="16" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="ENABLE_FIFOS" value="0" />
  <parameter name="CONVERT_TO_1_PIP" value="0" />
  <parameter name="ENABLE_RECEIVE_ONLY_CMD" value="1" />
  <parameter name="KERNEL_CENTER_5" value="3" />
  <parameter name="KERNEL_CENTER_4" value="3" />
  <parameter name="KERNEL_CENTER_7" value="3" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="KERNEL_CENTER_6" value="3" />
  <parameter name="KERNEL_CENTER_1" value="1" />
  <parameter name="KERNEL_CENTER_0" value="1" />
  <parameter name="KERNEL_CENTER_3" value="3" />
  <parameter name="KERNEL_CENTER_2" value="3" />
  <parameter name="OUTPUT_OPTION" value="UNPIPELINED" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="KERNEL_START_2" value="0" />
  <parameter name="KERNEL_START_1" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="KERNEL_START_6" value="0" />
  <parameter name="KERNEL_START_5" value="0" />
  <parameter name="KERNEL_START_4" value="0" />
  <parameter name="KERNEL_START_3" value="0" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="KERNEL_START_7" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0"
     as="edi_line_buffer" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_scl_0"
     as="line_buffer_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 59 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="edi_line_buffer"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>edi_line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_packet_duplicator:16.1:ALWAYS_DUPLICATE_ALL=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DEPTH=4,DST_ID_0=0,DST_ID_1=0,DST_ID_10=0,DST_ID_11=0,DST_ID_12=0,DST_ID_13=0,DST_ID_14=0,DST_ID_15=0,DST_ID_2=0,DST_ID_3=0,DST_ID_4=0,DST_ID_5=0,DST_ID_6=0,DST_ID_7=0,DST_ID_8=0,DST_ID_9=0,DST_WIDTH=8,DUPLICATOR_FANOUT=2,NAME=undefined,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0,USE_COMMAND=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_dil_0:.:video_in_duplicator"
   kind="alt_vip_packet_duplicator"
   version="16.1"
   name="alt_vip_packet_duplicator">
  <parameter name="DST_ID_3" value="0" />
  <parameter name="DST_ID_2" value="0" />
  <parameter name="DST_ID_5" value="0" />
  <parameter name="DST_ID_4" value="0" />
  <parameter name="CMD_RESP_INTERFACE" value="0" />
  <parameter name="DST_ID_7" value="0" />
  <parameter name="DST_ID_6" value="0" />
  <parameter name="DATA_WIDTH_INT" value="16" />
  <parameter name="DST_ID_9" value="0" />
  <parameter name="DST_ID_8" value="0" />
  <parameter name="DUPLICATOR_FANOUT" value="2" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_ID_1" value="0" />
  <parameter name="DST_ID_0" value="0" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="DST_ID_12" value="0" />
  <parameter name="DST_ID_11" value="0" />
  <parameter name="DST_ID_10" value="0" />
  <parameter name="DATA_WIDTH" value="16" />
  <parameter name="DST_ID_15" value="0" />
  <parameter name="DST_ID_14" value="0" />
  <parameter name="DST_ID_13" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="USER_WIDTH_INT" value="0" />
  <parameter name="USE_COMMAND" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="REGISTER_OUTPUT" value="1" />
  <parameter name="NAME" value="undefined" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="ALWAYS_DUPLICATE_ALL" value="0" />
  <parameter name="USER_WIDTH" value="0" />
  <parameter name="DEPTH" value="4" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_duplicator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_duplicator/alt_vip_packet_duplicator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0"
     as="video_in_duplicator" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 58 starting:alt_vip_packet_duplicator "submodules/alt_vip_packet_duplicator"</message>
   <message level="Info" culprit="video_in_duplicator"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_packet_duplicator</b> "<b>video_in_duplicator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_dil_0:.:video_in_op0_pipNto1"
   kind="alt_vip_pip_converter_core"
   version="16.1"
   name="alt_vip_pip_converter_core">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="PIXELS_IN_PARALLEL_IN" value="1" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL_OUT" value="1" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="INPUT_FIFO_DEPTH" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="OUTPUT_FIFO_DEPTH" value="16" />
  <parameter name="PIXEL_WIDTH" value="16" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_dil_0"
     as="video_in_op0_pipNto1,edi_line_buffer_pip_convertor,dil_algo_pip_convertor" />
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_scl_0" as="seq_to_par_0" />
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="pip_other" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 57 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfb_wr_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,MAX_HEIGHT=480,MAX_SYMBOLS_IN_ANC_PACKET=10,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_vfb_0:.:wr_ctrl"
   kind="alt_vip_vfb_wr_ctrl"
   version="16.1"
   name="alt_vip_vfb_wr_ctrl">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="MAX_SYMBOLS_IN_ANC_PACKET" value="10" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/alt_vip_vfb_wr_ctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0" as="wr_ctrl" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 51 starting:alt_vip_vfb_wr_ctrl "submodules/alt_vip_vfb_wr_ctrl"</message>
   <message level="Info" culprit="wr_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_wr_ctrl</b> "<b>wr_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_packet_transfer:16.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=8,BURST_TARGET_WRITE=64,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=4,CONTEXT_BUFFER_RATIO_WRITE=8,CONTEXT_WIDTH=8,DATA_WIDTH=16,DOUT_MAX_DESTINATION_ID_NUM_READ=32,DOUT_SOURCE_ID_READ=0,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=0,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone V,LOGIC_ONLY_SCFIFO_READ=1,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=1,MAX_PACKET_SIZE_READ=4096,MAX_PACKET_SIZE_WRITE=345600,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=8,OUTPUT_MSG_QUEUE_DEPTH_READ=4,PIPELINE_READY_READ=0,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=1,READ_ENABLE=0,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=1,WRITE_HAS_PRIORITY=1"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_vfb_0:.:pkt_trans_wr"
   kind="alt_vip_packet_transfer"
   version="16.1"
   name="alt_vip_packet_transfer">
  <parameter name="CLOCKS_ARE_SEPARATE" value="1" />
  <parameter name="MAX_CONTEXT_NUMBER_WRITE" value="1" />
  <parameter name="CONTEXT_BUFFER_RATIO_READ" value="4" />
  <parameter name="MAX_PACKET_SIZE_READ" value="4096" />
  <parameter name="ENABLE_MM_OUTPUT_REGISTER" value="0" />
  <parameter name="RESPONSE_DETINATION_ID_WRITE" value="0" />
  <parameter name="RESPONSE_SOURCE_ID_WRITE" value="0" />
  <parameter name="WRITE_ENABLE" value="1" />
  <parameter name="BURST_ALIGNMENT" value="1" />
  <parameter name="ENABLE_MANY_COMMAND_WRITE" value="0" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="LOGIC_ONLY_SCFIFO_READ" value="1" />
  <parameter name="DOUT_MAX_DESTINATION_ID_NUM_READ" value="32" />
  <parameter name="ENABLE_ADV_SETTING_READ" value="0" />
  <parameter name="DATA_WIDTH" value="16" />
  <parameter name="USE_RESPONSE_WRITE" value="0" />
  <parameter name="PIPELINE_READY_READ" value="0" />
  <parameter name="READ_ENABLE" value="0" />
  <parameter name="ENABLE_PERIOD_MODE_READ" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="BURST_TARGET_WRITE" value="64" />
  <parameter name="MEM_ADDR_WIDTH" value="32" />
  <parameter name="SUPPORT_BEATS_OVERFLOW_PRETECTION" value="1" />
  <parameter name="DOUT_SOURCE_ID_READ" value="0" />
  <parameter name="COMB_OUTPUT_WRITE" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="COMB_OUTPUT_READ" value="0" />
  <parameter name="PIPELINE_READY_WRITE" value="0" />
  <parameter name="MEM_PORT_WIDTH" value="32" />
  <parameter name="CONTEXT_BUFFER_RATIO_WRITE" value="8" />
  <parameter name="MM_MSG_QUEUE_DEPTH_READ" value="8" />
  <parameter name="WRITE_HAS_PRIORITY" value="1" />
  <parameter name="ENABLE_COMMAND_BUFFER_READ" value="0" />
  <parameter name="PREFETCH_THRESHOLD_READ" value="1" />
  <parameter name="BURST_TARGET_READ" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="ELEMENTS_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_MSG_QUEUE_DEPTH_READ" value="4" />
  <parameter name="ENABLE_PERIOD_MODE_WRITE" value="0" />
  <parameter name="MAX_CONTEXT_NUMBER_READ" value="1" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="MAX_PACKET_SIZE_WRITE" value="345600" />
  <parameter name="ENABLE_ADV_SETTING_WRITE" value="0" />
  <parameter name="ENABLE_MANY_COMMAND_READ" value="0" />
  <parameter name="MAX_PACKET_NUM_WRITE" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/alt_vip_packet_transfer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0"
     as="pkt_trans_wr,pkt_trans_rd" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 50 starting:alt_vip_packet_transfer "submodules/alt_vip_packet_transfer"</message>
   <message level="Info" culprit="pkt_trans_wr"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_packet_transfer</b> "<b>pkt_trans_wr</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfb_rd_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_vfb_0:.:rd_ctrl"
   kind="alt_vip_vfb_rd_ctrl"
   version="16.1"
   name="alt_vip_vfb_rd_ctrl">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/alt_vip_vfb_rd_ctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0" as="rd_ctrl" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 49 starting:alt_vip_vfb_rd_ctrl "submodules/alt_vip_vfb_rd_ctrl"</message>
   <message level="Info" culprit="rd_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_rd_ctrl</b> "<b>rd_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfb_sync_ctrl:16.1:ANC_BUFFER_LENGTH=256,CONTEXT_WIDTH=8,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=1,DROP_INVALID_FIELDS=1,DROP_REPEAT_USER=1,DST_WIDTH=8,FRAME_BUFFER_LENGTH=691200,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MEM_BASE_ADDR=0,MULTI_FRAME_DELAY=1,NUM_BUFFERS=3,READER_RUNTIME_CONTROL=0,REPEAT_FRAMES=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKETS_MAX_STORAGE=0,WRITER_RUNTIME_CONTROL=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_vfb_0:.:sync_ctrl"
   kind="alt_vip_vfb_sync_ctrl"
   version="16.1"
   name="alt_vip_vfb_sync_ctrl">
  <parameter name="READER_RUNTIME_CONTROL" value="0" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="USER_PACKETS_MAX_STORAGE" value="0" />
  <parameter name="IS_FRAME_READER" value="0" />
  <parameter name="INTERLACED_SUPPORT" value="0" />
  <parameter name="DROP_INVALID_FIELDS" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="IS_SYNC_SLAVE" value="0" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="FRAME_BUFFER_LENGTH" value="691200" />
  <parameter name="MAX_SYMBOLS_PER_PACKET" value="10" />
  <parameter name="IS_SYNC_MASTER" value="0" />
  <parameter name="NUM_BUFFERS" value="3" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="MULTI_FRAME_DELAY" value="1" />
  <parameter name="ANC_BUFFER_LENGTH" value="256" />
  <parameter name="CONTROLLED_DROP_REPEAT" value="0" />
  <parameter name="REPEAT_FRAMES" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="DROP_FRAMES" value="1" />
  <parameter name="MEM_BASE_ADDR" value="0" />
  <parameter name="WRITER_RUNTIME_CONTROL" value="0" />
  <parameter name="DROP_REPEAT_USER" value="1" />
  <parameter name="IS_FRAME_WRITER" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/alt_vip_vfb_sync_ctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_vfb_0" as="sync_ctrl" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 46 starting:alt_vip_vfb_sync_ctrl "submodules/alt_vip_vfb_sync_ctrl"</message>
   <message level="Info" culprit="sync_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_sync_ctrl</b> "<b>sync_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_clipper_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LEFT_OFFSET=720,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,RIGHT_OFFSET=480,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_clip_1:.:clipper_core"
   kind="alt_vip_clipper_alg_core"
   version="16.1"
   name="alt_vip_clipper_alg_core">
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="LEFT_OFFSET" value="720" />
  <parameter name="PIPELINE_DATA_OUTPUT" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="RIGHT_OFFSET" value="480" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="2" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/alt_vip_clipper_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_clip_1"
     as="clipper_core" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 42 starting:alt_vip_clipper_alg_core "submodules/alt_vip_clipper_alg_core"</message>
   <message level="Info" culprit="clipper_core"><![CDATA["<b>alt_vip_clip_1</b>" instantiated <b>alt_vip_clipper_alg_core</b> "<b>clipper_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_clipper_scheduler:16.1:BOTTOM_OFFSET=10,CONTEXT_WIDTH=8,DST_WIDTH=8,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=576,MAX_IN_WIDTH=720,OUT_HEIGHT=480,OUT_WIDTH=720,PIPELINE_READY=1,RECTANGLE_MODE=1,RIGHT_OFFSET=10,RUNTIME_CONTROL=0,SRC_WIDTH=8,TASK_WIDTH=8,TOP_OFFSET=24,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_clip_1:.:scheduler"
   kind="alt_vip_clipper_scheduler"
   version="16.1"
   name="alt_vip_clipper_scheduler">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="OUT_WIDTH" value="720" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="LEFT_OFFSET" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="RIGHT_OFFSET" value="10" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="TOP_OFFSET" value="24" />
  <parameter name="BOTTOM_OFFSET" value="10" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="OUT_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="MAX_IN_HEIGHT" value="576" />
  <parameter name="RECTANGLE_MODE" value="1" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/alt_vip_clipper_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_clip_1" as="scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 41 starting:alt_vip_clipper_scheduler "submodules/alt_vip_clipper_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_clip_1</b>" instantiated <b>alt_vip_clipper_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_scheduler:16.1:ALGORITHM=BILINEAR,COEFF_WIDTH=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_PHASE_BITS=7,H_TAPS=2,IS_422=0,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,NO_BLANKING=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_PHASE_BITS=7,V_TAPS=2"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_scl_0:.:scheduler"
   kind="alt_vip_scaler_scheduler"
   version="16.1"
   name="alt_vip_scaler_scheduler">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="DEFAULT_EDGE_THRESH" value="7" />
  <parameter name="MAX_OUT_WIDTH" value="640" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="COEFF_WIDTH" value="0" />
  <parameter name="ALGORITHM" value="BILINEAR" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="IS_422" value="0" />
  <parameter name="H_PHASE_BITS" value="7" />
  <parameter name="NO_BLANKING" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_OUT_HEIGHT" value="480" />
  <parameter name="H_TAPS" value="2" />
  <parameter name="MAX_IN_HEIGHT" value="480" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="V_PHASE_BITS" value="7" />
  <parameter name="V_TAPS" value="2" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_alt_vip_scl_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 36 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_kernel_creator:16.1:ALGORITHM=BILINEAR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=1,FRAC_BITS_H=7,FRAC_BITS_W=7,IS_422=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_scl_0:.:kernel_creator"
   kind="alt_vip_scaler_kernel_creator"
   version="16.1"
   name="alt_vip_scaler_kernel_creator">
  <parameter name="PARTIAL_LINE_SCALING" value="0" />
  <parameter name="MAX_OUT_WIDTH" value="640" />
  <parameter name="ALGORITHM" value="BILINEAR" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="IS_422" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="FRAC_BITS_W" value="7" />
  <parameter name="FIXED_SIZE" value="1" />
  <parameter name="MAX_OUT_HEIGHT" value="480" />
  <parameter name="FRAC_BITS_H" value="7" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="MAX_IN_HEIGHT" value="480" />
  <parameter name="EXTRA_PIPELINE_REG" value="0" />
  <parameter name="RESP_SRC_ADDR" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_scl_0"
     as="kernel_creator" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 35 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_alg_core:16.1:ALGORITHM_NAME=BILINEAR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=16,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=2,IS_422=0,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=640,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=0,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=2"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_scl_0:.:scaler_core_0"
   kind="alt_vip_scaler_alg_core"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_alt_vip_scl_0_scaler_core_0">
  <parameter name="MAX_OUT_WIDTH" value="640" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="ALGORITHM_NAME" value="BILINEAR" />
  <parameter name="ARE_IDENTICAL" value="0" />
  <parameter name="H_SYMMETRIC" value="0" />
  <parameter name="V_FRACTION_BITS" value="7" />
  <parameter name="V_SYMMETRIC" value="0" />
  <parameter name="V_PHASES" value="16" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="DOUT_SRC_ADDRESS" value="0" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="MAX_OUT_HEIGHT" value="1080" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="V_TAPS" value="2" />
  <parameter name="V_INTEGER_BITS" value="0" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="H_FRACTION_BITS" value="7" />
  <parameter name="PARTIAL_LINE_SCALING" value="0" />
  <parameter name="H_KERNEL_BITS" value="8" />
  <parameter
     name="H_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="V_FUNCTION" value="LANCZOS_2" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="H_FUNCTION" value="LANCZOS_2" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="H_PHASES" value="16" />
  <parameter name="SHIFTED_MIRROR" value="0" />
  <parameter name="H_INTEGER_BITS" value="0" />
  <parameter name="V_SIGNED" value="0" />
  <parameter name="H_TAPS" value="2" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter name="EXTRA_PIPELINE_REG" value="1" />
  <parameter name="RIGHT_MIRROR" value="1" />
  <parameter
     name="V_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="LEFT_MIRROR" value="1" />
  <parameter name="H_SIGNED" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0_scaler_core_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_scl_0"
     as="scaler_core_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 31 starting:alt_vip_scaler_alg_core "submodules/DE10_Standard_VIP_Qsys_alt_vip_scl_0_scaler_core_0"</message>
   <message level="Info" culprit="scaler_core_0"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=9,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:alt_vip_cl_vfb_0_mem_master_rd_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="alt_vip_cl_vfb_0_mem_master_rd_translator,alt_vip_cl_vfb_0_mem_master_wr_translator" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 28 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="alt_vip_cl_vfb_0_mem_master_rd_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>alt_vip_cl_vfb_0_mem_master_rd_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:sdram_s1_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="sdram_s1_translator" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 26 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=89,PKT_ADDR_SIDEBAND_L=89,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=90,PKT_DATA_SIDEBAND_L=90,PKT_DEST_ID_H=94,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=92,PKT_QOS_L=92,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=93,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:alt_vip_cl_vfb_0_mem_master_rd_agent"
   kind="altera_merlin_master_agent"
   version="16.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="alt_vip_cl_vfb_0_mem_master_rd_agent,alt_vip_cl_vfb_0_mem_master_wr_agent" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 25 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="alt_vip_cl_vfb_0_mem_master_rd_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>alt_vip_cl_vfb_0_mem_master_rd_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=75,PKT_SRC_ID_L=75,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:sdram_s1_agent"
   kind="altera_merlin_slave_agent"
   version="16.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="sdram_s1_agent" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 23 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:sdram_s1_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="sdram_s1_agent_rsp_fifo,sdram_s1_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 22 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=94,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=108,TYPE_OF_TRANSACTION=both"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x4000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x4000000" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="router,router_001" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 20 starting:altera_merlin_router "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=76,PKT_DEST_ID_L=76,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=90,TYPE_OF_TRANSACTION=read,write"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="76" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="76" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="80" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="78" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="router_002" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 18 starting:altera_merlin_router "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=65,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BURST_TYPE_H=70,PKT_BURST_TYPE_L=69,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=2,ST_DATA_W=90"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:sdram_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="16.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="sdram_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 17 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 16 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=20,20,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="20,20" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 14 starting:altera_merlin_multiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 13 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 12 starting:altera_merlin_multiplexer "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=65,IN_PKT_BURSTWRAP_L=65,IN_PKT_BURST_SIZE_H=68,IN_PKT_BURST_SIZE_L=66,IN_PKT_BURST_TYPE_H=70,IN_PKT_BURST_TYPE_L=69,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=64,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=89,IN_PKT_ORI_BURST_SIZE_L=87,IN_PKT_RESPONSE_STATUS_H=86,IN_PKT_RESPONSE_STATUS_L=85,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=90,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=86,OUT_PKT_BURST_SIZE_L=84,OUT_PKT_BURST_TYPE_H=88,OUT_PKT_BURST_TYPE_L=87,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=82,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=107,OUT_PKT_ORI_BURST_SIZE_L=105,OUT_PKT_RESPONSE_STATUS_H=104,OUT_PKT_RESPONSE_STATUS_L=103,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=108,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:sdram_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="16.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="107" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="105" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="89" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94) src_id(93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76) src_id(75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="87" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="sdram_s1_rsp_width_adapter,sdram_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 10 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 8 starting:altera_avalon_st_adapter "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 0 starting:error_adapter "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_crs_h_up_core:16.1:ALGORITHM=NEAREST_NEIGHBOUR,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CO_SITING=LEFT,CYCLONE_STYLE=0,DST_WIDTH=8,ENABLE_LUMA_ADAPT=0,FAMILY=Cyclone V,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,V_SERIES_STYLE=1"
   instancePathKey="DE10_Standard_VIP_Qsys:.:alt_vip_cl_crs_0:.:inst_crs_int:.:horiz_upsample"
   kind="alt_vip_crs_h_up_core"
   version="16.1"
   name="alt_vip_crs_h_up_core">
  <parameter name="V_SERIES_STYLE" value="1" />
  <parameter name="ALGORITHM" value="NEAREST_NEIGHBOUR" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CYCLONE_STYLE" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="CO_SITING" value="LEFT" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="ENABLE_LUMA_ADAPT" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_bl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_ft.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_la.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/alt_vip_crs_h_up_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="horiz_upsample" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 5 starting:alt_vip_crs_h_up_core "submodules/alt_vip_crs_h_up_core"</message>
   <message level="Info" culprit="horiz_upsample"><![CDATA["<b>inst_crs_int</b>" instantiated <b>alt_vip_crs_h_up_core</b> "<b>horiz_upsample</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="DE10_Standard_VIP_Qsys:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/cd/system_cd/Demonstration/FPGA/DE10_Standard_VIP_TV/DE10_Standard_VIP_Qsys/synthesis/submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_VIP_Qsys">queue size: 0 starting:error_adapter "submodules/DE10_Standard_VIP_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
