Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue May  1 16:25:02 2018
| Host         : idea-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gtx3g_test_control_sets_placed.rpt
| Design       : gtx3g_test
| Device       : xc7z100i
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    93 |
| Unused register locations in slices containing registers |   229 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             367 |           93 |
| No           | No                    | Yes                    |              34 |           11 |
| No           | Yes                   | No                     |             176 |           64 |
| Yes          | No                    | No                     |             504 |          112 |
| Yes          | No                    | Yes                    |              46 |           17 |
| Yes          | Yes                   | No                     |             684 |          161 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                            Enable Signal                                            |                                                   Set/Reset Signal                                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  simple_uart_inst_1/clk_br                                        |                                                                                                     | rst_generator_inst_0/sysrst                                                                                         |                1 |              1 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gt0_txfsmresetdone_r_reg                                                              |                1 |              2 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gt1_txfsmresetdone_r_reg                                                              |                1 |              2 |
|  gtx3g_exdes_i/drpclk_in_i                                        |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHINITDONE/stretch_r[2]_i_1_n_0 |                1 |              3 |
|  gtx3g_exdes_i/drpclk_in_i                                        |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHINITDONE/stretch_r[2]_i_1_n_0 |                1 |              3 |
|  gtx3g_exdes_i/drpclk_in_i                                        |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/reset_time_out_reg_n_0                             |                3 |              3 |
|  gtx3g_exdes_i/drpclk_in_i                                        |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                             |                2 |              3 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_reg                                                                 |                1 |              3 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_reg                                                                 |                1 |              3 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/E[0]                 |                                                                                                                     |                2 |              4 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/E[0]                 |                                                                                                                     |                2 |              4 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/E[0]               |                                                                                                                     |                2 |              4 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/E[0]               |                                                                                                                     |                3 |              4 |
|  simple_uart_inst_1/clk_br                                        | simple_uart_inst_1/cnt_bit[3]_i_1_n_0                                                               | rst_generator_inst_0/sysrst                                                                                         |                2 |              5 |
|  gtx3g_exdes_i/drpclk_in_i                                        |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/txdone_clear_reg_n_0                          |                2 |              5 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/link_ctr                                                              |                                                                                                                     |                2 |              7 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt1_frame_check/link_ctr                                                              |                                                                                                                     |                2 |              7 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[2][7]_i_1_n_0                                                           |                                                                                                                     |                1 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[3][7]_i_1_n_0                                                           |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[4][7]_i_1_n_0                                                           |                                                                                                                     |                1 |              8 |
|  simple_uart_inst_1/clk_br                                        | simple_uart_inst_1/cnt_char_0                                                                       | rst_generator_inst_0/sysrst                                                                                         |                2 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[6][7]_i_1_n_0                                                           |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[7][7]_i_1_n_0                                                           |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[8][7]_i_1_n_0                                                           |                                                                                                                     |                4 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[5][7]_i_1_n_0                                                           |                                                                                                                     |                3 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[9][7]_i_1_n_0                                                           |                                                                                                                     |                4 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/E[0]                                                                             | rst_generator_inst_0/sysrst                                                                                         |                2 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | cnt_char[7]_i_1_n_0                                                                                 | rst_generator_inst_0/sysrst                                                                                         |                4 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/num_char[7]_i_1_n_0                                                              | rst_generator_inst_0/sysrst                                                                                         |                3 |              8 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/init_wait_count                    |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/common_reset_i/init_wait_count                                        |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/init_wait_count                    |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count                    |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/init_wait_count                    |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[12][7]_i_1_n_0                                                          |                                                                                                                     |                1 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[0][7]_i_1_n_0                                                           |                                                                                                                     |                1 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[10][7]_i_1_n_0                                                          |                                                                                                                     |                1 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[11][7]_i_1_n_0                                                          |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[13][7]_i_1_n_0                                                          |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[14][7]_i_1_n_0                                                          |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[15][7]_i_1_n_0                                                          |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[16][7]_i_1_n_0                                                          |                                                                                                                     |                2 |              8 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | simple_uart_inst_1/char_buf[1][7]_i_1_n_0                                                           |                                                                                                                     |                1 |              8 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHINITDONE/E[0] | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/SR[0]                                              |                2 |              9 |
|  gtx3g_exdes_i/drpclk_in_i                                        |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/SR[0]                                              |                4 |              9 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | data_rdy                                                                                            | rst_generator_inst_0/sysrst                                                                                         |                4 |              9 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/mmcm_lock_count[9]_i_2__0_n_0      | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                     |                3 |             10 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_2_n_0         | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                     |                2 |             10 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_2__1_n_0      | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                     |                3 |             10 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/mmcm_lock_count[9]_i_2__2_n_0      | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                     |                3 |             10 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | rst_generator_inst_0/rst_cnt[9]_i_1_n_0                                                             |                                                                                                                     |                2 |             10 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0    | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__1_n_0                    |                4 |             13 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0    | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2_n_0                    |                4 |             13 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |                                                                                                     | gtx3g_exdes_i/gt1_frame_check/system_reset_r2                                                                       |                6 |             15 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_data_d1_0                                        | gtx3g_exdes_i/gt0_frame_check/system_reset_r2                                                                       |                3 |             16 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__1_n_0        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1__1_n_0                        |                4 |             16 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/gt0_error_data_count_regs_reg[3][15][0]               |                                                                                                                     |                2 |             16 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_reg[15]_i_1_n_0                                  | gtx3g_exdes_i/gt0_frame_check/system_reset_r2                                                                       |                3 |             16 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/E[0]                                                  | rst_generator_inst_0/sysrst                                                                                         |                3 |             16 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/gt0_error_data_count_regs_reg[0][15][0]               |                                                                                                                     |                4 |             16 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/gt0_error_data_count_regs_reg[1][15][0]               |                                                                                                                     |                2 |             16 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/gt0_error_data_count_regs_reg[2][15][0]               |                                                                                                                     |                2 |             16 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/gt0_error_rxdata_regs_reg[2][0][0]                    | rst_generator_inst_0/sysrst                                                                                         |                3 |             16 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/gt0_error_rxdata_regs_reg[0][0][0]                    | rst_generator_inst_0/sysrst                                                                                         |                3 |             16 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/gt0_error_rxdata_regs_reg[1][0][0]                    | rst_generator_inst_0/sysrst                                                                                         |                3 |             16 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sel                                | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_1_n_0                           |                4 |             16 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_2__2_n_0        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_1__2_n_0                        |                4 |             16 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt[0]_i_2__0_n_0        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                        |                4 |             16 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0    | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                    |                5 |             17 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0       | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/clear                                              |                5 |             17 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |                                                                                                     | rst_generator_inst_0/sysrst                                                                                         |                4 |             17 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_out_counter                   | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out                                     |                5 |             18 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |                                                                                                     | gtx3g_exdes_i/gt1_frame_gen/system_reset_r2                                                                         |                4 |             18 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |                                                                                                     | gtx3g_exdes_i/gt0_frame_gen/system_reset_r2                                                                         |                3 |             18 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_counter                   | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/reset_time_out_reg_n_0                             |                5 |             18 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_counter                   | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/reset_time_out_reg_n_0                             |                5 |             18 |
|  gtx3g_exdes_i/drpclk_in_i                                        | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/time_out_counter                   | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                             |                5 |             18 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_gen/prbs_gen_inst_1/align_cnt[9]_i_1_n_0                                    | gtx3g_exdes_i/gt0_frame_gen/system_reset_r2                                                                         |                8 |             27 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/align_cnt[9]_i_1__0_n_0                                 | gtx3g_exdes_i/gt1_frame_gen/system_reset_r2                                                                         |                8 |             27 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt1_frame_gen/prbs_gen_inst_1/prbs_reg[15]_i_1__1_n_0                                 | gtx3g_exdes_i/gt1_frame_gen/system_reset_r2                                                                         |                5 |             32 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_gen/sel                                                                     | gtx3g_exdes_i/gt0_frame_gen/system_reset_r2                                                                         |                8 |             32 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt1_frame_gen/sel                                                                     | gtx3g_exdes_i/gt1_frame_gen/system_reset_r2                                                                         |                8 |             32 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | trans_timer[0]_i_1_n_0                                                                              | rst_generator_inst_0/sysrst                                                                                         |                8 |             32 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/prbs_chk_inst_1/prbs_err_cnt_reg                                      | gtx3g_exdes_i/gt0_frame_check/system_reset_r2                                                                       |                8 |             32 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_gen/prbs_gen_inst_1/prbs_reg[15]_i_1__0_n_0                                 | gtx3g_exdes_i/gt0_frame_gen/system_reset_r2                                                                         |                5 |             32 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/data_count_r0                                                         | gtx3g_exdes_i/gt0_frame_check/system_reset_r2                                                                       |                8 |             32 |
|  gtx3g_exdes_i/drpclk_in_i                                        |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/SR[0]                                              |               16 |             33 |
|  gtx3g_exdes_i/drpclk_in_i                                        |                                                                                                     | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/SR[0]                                              |               14 |             33 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |                                                                                                     | gtx3g_exdes_i/gt0_frame_check/system_reset_r2                                                                       |               10 |             39 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i                                                       | rst_generator_inst_0/sysrst                                                                                         |               10 |             65 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |                                                                                                     |                                                                                                                     |               43 |            179 |
|  gtx3g_exdes_i/drpclk_in_i                                        |                                                                                                     |                                                                                                                     |               52 |            204 |
|  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT | rst_generator_inst_0/E[0]                                                                           |                                                                                                                     |               44 |            224 |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 3      |                     6 |
| 4      |                     4 |
| 5      |                     2 |
| 7      |                     2 |
| 8      |                    26 |
| 9      |                     3 |
| 10     |                     5 |
| 13     |                     2 |
| 15     |                     1 |
| 16+    |                    39 |
+--------+-----------------------+


