; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_mean_pow_sub_12(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %7 = shl i32 %6, 3, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = and i32 %8, 31, !dbg !12
  %10 = and i32 %8, 7, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %12 = icmp slt i32 %11, 2048, !dbg !14
  %13 = lshr i32 %8, 5, !dbg !15
  %14 = lshr i32 %8, 3, !dbg !15
  %15 = and i32 %14, 31, !dbg !15
  %.frozen = freeze i32 %11, !dbg !16
  %16 = sdiv i32 %.frozen, 32, !dbg !16
  %17 = mul i32 %16, 32, !dbg !17
  %.decomposed = sub i32 %.frozen, %17, !dbg !17
  %18 = shl nuw nsw i32 %15, 7, !dbg !18
  %19 = shl i32 %16, 7, !dbg !19
  %20 = or disjoint i32 %19, %15, !dbg !20
  %21 = or disjoint i32 %20, 32, !dbg !20
  %22 = or disjoint i32 %20, 64, !dbg !20
  %23 = or disjoint i32 %20, 96, !dbg !20
  %24 = sdiv i32 %20, 32, !dbg !21
  %25 = sdiv i32 %21, 32, !dbg !21
  %26 = sdiv i32 %22, 32, !dbg !21
  %27 = sdiv i32 %23, 32, !dbg !21
  %28 = srem i32 %24, 32, !dbg !22
  %29 = srem i32 %25, 32, !dbg !22
  %30 = srem i32 %26, 32, !dbg !22
  %31 = srem i32 %27, 32, !dbg !22
  %32 = shl nsw i32 %28, 12, !dbg !23
  %33 = shl nsw i32 %29, 12, !dbg !23
  %34 = shl nsw i32 %30, 12, !dbg !23
  %35 = shl nsw i32 %31, 12, !dbg !23
  %36 = shl nsw i32 %.decomposed, 13, !dbg !24
  %37 = add i32 %20, %36, !dbg !25
  %38 = add i32 %21, %36, !dbg !25
  %39 = add i32 %22, %36, !dbg !25
  %40 = add i32 %23, %36, !dbg !25
  %41 = sdiv i32 %37, 131072, !dbg !26
  %42 = sdiv i32 %38, 131072, !dbg !26
  %43 = sdiv i32 %39, 131072, !dbg !26
  %44 = sdiv i32 %40, 131072, !dbg !26
  %45 = shl nsw i32 %41, 17, !dbg !27
  %46 = shl nsw i32 %42, 17, !dbg !27
  %47 = shl nsw i32 %43, 17, !dbg !27
  %48 = shl nsw i32 %44, 17, !dbg !27
  %49 = sdiv i32 %37, 1024, !dbg !28
  %50 = sdiv i32 %38, 1024, !dbg !28
  %51 = sdiv i32 %39, 1024, !dbg !28
  %52 = sdiv i32 %40, 1024, !dbg !28
  %53 = srem i32 %49, 128, !dbg !29
  %54 = srem i32 %50, 128, !dbg !29
  %55 = srem i32 %51, 128, !dbg !29
  %56 = srem i32 %52, 128, !dbg !29
  %57 = add i32 %53, %45, !dbg !30
  %58 = add i32 %57, %18, !dbg !31
  %59 = add i32 %58, %32, !dbg !32
  %60 = add i32 %54, %46, !dbg !30
  %61 = add i32 %60, %18, !dbg !31
  %62 = add i32 %61, %33, !dbg !32
  %63 = add i32 %55, %47, !dbg !30
  %64 = add i32 %63, %18, !dbg !31
  %65 = add i32 %64, %34, !dbg !32
  %66 = add i32 %56, %48, !dbg !30
  %67 = add i32 %66, %18, !dbg !31
  %68 = add i32 %67, %35, !dbg !32
  %69 = sext i32 %59 to i64, !dbg !33
  %70 = getelementptr float, ptr addrspace(1) %0, i64 %69, !dbg !33
  %71 = sext i32 %62 to i64, !dbg !33
  %72 = getelementptr float, ptr addrspace(1) %0, i64 %71, !dbg !33
  %73 = sext i32 %65 to i64, !dbg !33
  %74 = getelementptr float, ptr addrspace(1) %0, i64 %73, !dbg !33
  %75 = sext i32 %68 to i64, !dbg !33
  %76 = getelementptr float, ptr addrspace(1) %0, i64 %75, !dbg !33
  %77 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %70, i1 %12, i32 0, i1 %12) #3, !dbg !34
  %78 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %72, i1 %12, i32 0, i1 %12) #3, !dbg !34
  %79 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %74, i1 %12, i32 0, i1 %12) #3, !dbg !34
  %80 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %76, i1 %12, i32 0, i1 %12) #3, !dbg !34
  %81 = sext i32 %53 to i64, !dbg !35
  %82 = getelementptr float, ptr addrspace(1) %1, i64 %81, !dbg !35
  %83 = sext i32 %54 to i64, !dbg !35
  %84 = getelementptr float, ptr addrspace(1) %1, i64 %83, !dbg !35
  %85 = sext i32 %55 to i64, !dbg !35
  %86 = getelementptr float, ptr addrspace(1) %1, i64 %85, !dbg !35
  %87 = sext i32 %56 to i64, !dbg !35
  %88 = getelementptr float, ptr addrspace(1) %1, i64 %87, !dbg !35
  %89 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %82, i1 %12, i32 0, i1 %12) #3, !dbg !36
  %90 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %84, i1 %12, i32 0, i1 %12) #3, !dbg !36
  %91 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %86, i1 %12, i32 0, i1 %12) #3, !dbg !36
  %92 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %88, i1 %12, i32 0, i1 %12) #3, !dbg !36
  %93 = or disjoint i32 %18, 262144, !dbg !37
  %94 = add i32 %57, %93, !dbg !38
  %95 = add i32 %94, %32, !dbg !39
  %96 = add i32 %60, %93, !dbg !38
  %97 = add i32 %96, %33, !dbg !39
  %98 = add i32 %63, %93, !dbg !38
  %99 = add i32 %98, %34, !dbg !39
  %100 = add i32 %66, %93, !dbg !38
  %101 = add i32 %100, %35, !dbg !39
  %102 = sext i32 %95 to i64, !dbg !40
  %103 = getelementptr float, ptr addrspace(1) %0, i64 %102, !dbg !40
  %104 = sext i32 %97 to i64, !dbg !40
  %105 = getelementptr float, ptr addrspace(1) %0, i64 %104, !dbg !40
  %106 = sext i32 %99 to i64, !dbg !40
  %107 = getelementptr float, ptr addrspace(1) %0, i64 %106, !dbg !40
  %108 = sext i32 %101 to i64, !dbg !40
  %109 = getelementptr float, ptr addrspace(1) %0, i64 %108, !dbg !40
  %110 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %103, i1 %12, i32 0, i1 %12) #3, !dbg !41
  %111 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %105, i1 %12, i32 0, i1 %12) #3, !dbg !41
  %112 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %107, i1 %12, i32 0, i1 %12) #3, !dbg !41
  %113 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %109, i1 %12, i32 0, i1 %12) #3, !dbg !41
  %114 = insertelement <2 x i32> poison, i32 %77, i64 0, !dbg !34
  %115 = insertelement <2 x i32> %114, i32 %78, i64 1, !dbg !34
  %116 = bitcast <2 x i32> %115 to <2 x float>, !dbg !34
  %117 = insertelement <2 x i32> poison, i32 %89, i64 0, !dbg !36
  %118 = insertelement <2 x i32> %117, i32 %90, i64 1, !dbg !36
  %119 = bitcast <2 x i32> %118 to <2 x float>, !dbg !36
  %120 = insertelement <2 x i32> poison, i32 %110, i64 0, !dbg !41
  %121 = insertelement <2 x i32> %120, i32 %111, i64 1, !dbg !41
  %122 = bitcast <2 x i32> %121 to <2 x float>, !dbg !41
  %123 = fadd <2 x float> %116, %119, !dbg !42
  %124 = fadd <2 x float> %119, %122, !dbg !43
  %125 = fsub <2 x float> %123, %124, !dbg !44
  %126 = fmul <2 x float> %125, %125, !dbg !45
  %127 = insertelement <2 x i32> poison, i32 %79, i64 0, !dbg !34
  %128 = insertelement <2 x i32> %127, i32 %80, i64 1, !dbg !34
  %129 = bitcast <2 x i32> %128 to <2 x float>, !dbg !34
  %130 = insertelement <2 x i32> poison, i32 %91, i64 0, !dbg !36
  %131 = insertelement <2 x i32> %130, i32 %92, i64 1, !dbg !36
  %132 = bitcast <2 x i32> %131 to <2 x float>, !dbg !36
  %133 = insertelement <2 x i32> poison, i32 %112, i64 0, !dbg !41
  %134 = insertelement <2 x i32> %133, i32 %113, i64 1, !dbg !41
  %135 = bitcast <2 x i32> %134 to <2 x float>, !dbg !41
  %136 = fadd <2 x float> %129, %132, !dbg !42
  %137 = fadd <2 x float> %132, %135, !dbg !43
  %138 = fsub <2 x float> %136, %137, !dbg !44
  %139 = fmul <2 x float> %138, %138, !dbg !45
  %shift = shufflevector <2 x float> %126, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !46
  %140 = fadd <2 x float> %126, %shift, !dbg !46
  %141 = fadd <2 x float> %140, %139, !dbg !46
  %shift1 = shufflevector <2 x float> %139, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !46
  %142 = fadd <2 x float> %141, %shift1, !dbg !46
  %143 = extractelement <2 x float> %142, i64 0, !dbg !46
  %144 = select i1 %12, float %143, float 0.000000e+00, !dbg !46
  %145 = bitcast float %144 to i32, !dbg !51
  %146 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %145, i32 16, i32 31), !dbg !51
  %147 = bitcast i32 %146 to float, !dbg !51
  %148 = fadd float %144, %147, !dbg !46
  %149 = bitcast float %148 to i32, !dbg !51
  %150 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %149, i32 8, i32 31), !dbg !51
  %151 = bitcast i32 %150 to float, !dbg !51
  %152 = fadd float %148, %151, !dbg !46
  %153 = lshr i32 %9, 3, !dbg !51
  %154 = icmp samesign ult i32 %9, 8, !dbg !51
  %155 = and i32 %13, 7, !dbg !51
  %156 = shl nuw nsw i32 %10, 3, !dbg !51
  %157 = or disjoint i32 %156, %155, !dbg !51
  %158 = getelementptr float, ptr addrspace(3) @global_smem, i32 %157, !dbg !51
  %159 = bitcast float %152 to <1 x i32>, !dbg !51
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %158, <1 x i32> %159, i1 %154) #3, !dbg !51
  tail call void @llvm.nvvm.barrier0(), !dbg !51
  %160 = icmp slt i32 %8, 64, !dbg !51
  %161 = getelementptr float, ptr addrspace(3) @global_smem, i32 %8, !dbg !51
  %162 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %161, i1 %160) #3, !dbg !51
  %163 = bitcast i32 %162 to float, !dbg !51
  %164 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %162, i32 4, i32 31), !dbg !51
  %165 = bitcast i32 %164 to float, !dbg !51
  %166 = fadd float %163, %165, !dbg !46
  %167 = bitcast float %166 to i32, !dbg !51
  %168 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %167, i32 2, i32 31), !dbg !51
  %169 = bitcast i32 %168 to float, !dbg !51
  %170 = fadd float %166, %169, !dbg !46
  %171 = bitcast float %170 to i32, !dbg !51
  %172 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %171, i32 1, i32 31), !dbg !51
  %173 = bitcast i32 %172 to float, !dbg !51
  %174 = fadd float %170, %173, !dbg !46
  %175 = icmp eq i32 %10, 0, !dbg !51
  %176 = and i1 %160, %175, !dbg !51
  %177 = bitcast float %174 to <1 x i32>, !dbg !51
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %161, <1 x i32> %177, i1 %176) #3, !dbg !51
  tail call void @llvm.nvvm.barrier0(), !dbg !51
  %178 = getelementptr float, ptr addrspace(3) @global_smem, i32 %156, !dbg !51
  %179 = load i32, ptr addrspace(3) %178, align 16, !dbg !51
  %180 = sext i32 %11 to i64, !dbg !52
  %181 = getelementptr float, ptr addrspace(1) %2, i64 %180, !dbg !52
  %182 = shl nuw nsw i32 %155, 2, !dbg !53
  %183 = or disjoint i32 %182, %153, !dbg !53
  %184 = icmp eq i32 %183, 0, !dbg !53
  %185 = and i1 %184, %12, !dbg !53
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %179, ptr addrspace(1) %181, i1 %185) #3, !dbg !53
  ret void, !dbg !54
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c5rbpenr2izbfijc3owxy5dzs5og2o4gpvbi6evi2eqyxorlv3yn.py", directory: "inductor_cache/5r")
!4 = !{ptr @triton_per_fused_mean_pow_sub_12, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_mean_pow_sub_12, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_mean_pow_sub_12", linkageName: "triton_per_fused_mean_pow_sub_12", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 19, scope: !7)
!17 = !DILocation(line: 30, column: 19, scope: !7)
!18 = !DILocation(line: 33, column: 36, scope: !7)
!19 = !DILocation(line: 33, column: 66, scope: !7)
!20 = !DILocation(line: 33, column: 62, scope: !7)
!21 = !DILocation(line: 33, column: 73, scope: !7)
!22 = !DILocation(line: 33, column: 79, scope: !7)
!23 = !DILocation(line: 33, column: 55, scope: !7)
!24 = !DILocation(line: 33, column: 114, scope: !7)
!25 = !DILocation(line: 33, column: 109, scope: !7)
!26 = !DILocation(line: 33, column: 121, scope: !7)
!27 = !DILocation(line: 33, column: 94, scope: !7)
!28 = !DILocation(line: 33, column: 161, scope: !7)
!29 = !DILocation(line: 33, column: 169, scope: !7)
!30 = !DILocation(line: 33, column: 48, scope: !7)
!31 = !DILocation(line: 33, column: 86, scope: !7)
!32 = !DILocation(line: 33, column: 133, scope: !7)
!33 = !DILocation(line: 33, column: 30, scope: !7)
!34 = !DILocation(line: 33, column: 177, scope: !7)
!35 = !DILocation(line: 34, column: 31, scope: !7)
!36 = !DILocation(line: 34, column: 74, scope: !7)
!37 = !DILocation(line: 35, column: 39, scope: !7)
!38 = !DILocation(line: 35, column: 95, scope: !7)
!39 = !DILocation(line: 35, column: 142, scope: !7)
!40 = !DILocation(line: 35, column: 30, scope: !7)
!41 = !DILocation(line: 35, column: 186, scope: !7)
!42 = !DILocation(line: 36, column: 18, scope: !7)
!43 = !DILocation(line: 37, column: 18, scope: !7)
!44 = !DILocation(line: 38, column: 18, scope: !7)
!45 = !DILocation(line: 39, column: 18, scope: !7)
!46 = !DILocation(line: 256, column: 15, scope: !47, inlinedAt: !50)
!47 = distinct !DILexicalBlockFile(scope: !49, file: !48, discriminator: 0)
!48 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!49 = distinct !DILexicalBlockFile(scope: !7, file: !48, discriminator: 0)
!50 = !DILocation(line: 42, column: 25, scope: !7)
!51 = !DILocation(line: 267, column: 36, scope: !49, inlinedAt: !50)
!52 = !DILocation(line: 43, column: 25, scope: !7)
!53 = !DILocation(line: 43, column: 37, scope: !7)
!54 = !DILocation(line: 43, column: 4, scope: !7)
