Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Nov 13 01:14:55 2024
| Host         : aceLap running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_digital_part_timing_summary_routed.rpt -pb top_digital_part_timing_summary_routed.pb -rpx top_digital_part_timing_summary_routed.rpx -warn_on_violation
| Design       : top_digital_part
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   5           
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: controller_xor_I/I1_XOR_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.409        0.000                      0                 1091        0.106        0.000                      0                 1091        9.500        0.000                       0                   648  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                14.409        0.000                      0                 1091        0.106        0.000                      0                 1091        9.500        0.000                       0                   648  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       14.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.409ns  (required time - arrival time)
  Source:                 controller_bos_I/PRS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 0.589ns (10.781%)  route 4.874ns (89.219%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 24.657 - 20.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.463     4.954    controller_bos_I/CLK
    SLICE_X89Y98         FDRE                                         r  controller_bos_I/PRS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     5.333 r  controller_bos_I/PRS_reg[2]/Q
                         net (fo=160, routed)         2.275     7.608    controller_bos_I/PRS[2]
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.713 r  controller_bos_I/TO_SEND[127]_i_2/O
                         net (fo=128, routed)         2.599    10.312    controller_bos_I/TO_SEND[127]_i_2_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.105    10.417 r  controller_bos_I/TO_SEND[126]_i_1/O
                         net (fo=1, routed)           0.000    10.417    controller_bos_I/TO_SEND[126]_i_1_n_0
    SLICE_X86Y100        FDRE                                         r  controller_bos_I/TO_SEND_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    U22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.338    24.657    controller_bos_I/CLK
    SLICE_X86Y100        FDRE                                         r  controller_bos_I/TO_SEND_reg[126]/C
                         clock pessimism              0.172    24.829    
                         clock uncertainty           -0.035    24.794    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.032    24.826    controller_bos_I/TO_SEND_reg[126]
  -------------------------------------------------------------------
                         required time                         24.826    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                 14.409    

Slack (MET) :             14.564ns  (required time - arrival time)
  Source:                 controller_bos_I/PRS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.589ns (10.902%)  route 4.814ns (89.098%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 24.671 - 20.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.463     4.954    controller_bos_I/CLK
    SLICE_X89Y98         FDRE                                         r  controller_bos_I/PRS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     5.333 r  controller_bos_I/PRS_reg[2]/Q
                         net (fo=160, routed)         2.275     7.608    controller_bos_I/PRS[2]
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.713 r  controller_bos_I/TO_SEND[127]_i_2/O
                         net (fo=128, routed)         2.539    10.251    controller_bos_I/TO_SEND[127]_i_2_n_0
    SLICE_X86Y97         LUT6 (Prop_lut6_I5_O)        0.105    10.356 r  controller_bos_I/TO_SEND[102]_i_1/O
                         net (fo=1, routed)           0.000    10.356    controller_bos_I/TO_SEND[102]_i_1_n_0
    SLICE_X86Y97         FDRE                                         r  controller_bos_I/TO_SEND_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    U22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.352    24.671    controller_bos_I/CLK
    SLICE_X86Y97         FDRE                                         r  controller_bos_I/TO_SEND_reg[102]/C
                         clock pessimism              0.255    24.926    
                         clock uncertainty           -0.035    24.890    
    SLICE_X86Y97         FDRE (Setup_fdre_C_D)        0.030    24.920    controller_bos_I/TO_SEND_reg[102]
  -------------------------------------------------------------------
                         required time                         24.920    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                 14.564    

Slack (MET) :             14.614ns  (required time - arrival time)
  Source:                 spi_I/CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_I/MISO_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.215ns (22.690%)  route 4.140ns (77.310%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 24.671 - 20.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.463     4.954    spi_I/CLK
    SLICE_X89Y96         FDRE                                         r  spi_I/CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.379     5.333 r  spi_I/CNT_reg[1]/Q
                         net (fo=79, routed)          2.404     7.736    controller_bos_I/MISO_tristate_oe_i_16_0[1]
    SLICE_X87Y91         LUT6 (Prop_lut6_I3_O)        0.105     7.841 r  controller_bos_I/MISO_tristate_oe_i_73/O
                         net (fo=1, routed)           0.571     8.412    controller_bos_I/MISO_tristate_oe_i_73_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I0_O)        0.105     8.517 r  controller_bos_I/MISO_tristate_oe_i_42/O
                         net (fo=1, routed)           0.000     8.517    controller_bos_I/MISO_tristate_oe_i_42_n_0
    SLICE_X87Y90         MUXF7 (Prop_muxf7_I0_O)      0.178     8.695 r  controller_bos_I/MISO_tristate_oe_reg_i_24/O
                         net (fo=1, routed)           0.000     8.695    controller_bos_I/MISO_tristate_oe_reg_i_24_n_0
    SLICE_X87Y90         MUXF8 (Prop_muxf8_I1_O)      0.079     8.774 r  controller_bos_I/MISO_tristate_oe_reg_i_7/O
                         net (fo=1, routed)           0.910     9.684    spi_I/MISO_tristate_oe_reg_2
    SLICE_X88Y94         LUT6 (Prop_lut6_I1_O)        0.264     9.948 r  spi_I/MISO_tristate_oe_i_3/O
                         net (fo=1, routed)           0.255    10.203    spi_I/MISO_tristate_oe_i_3_n_0
    SLICE_X89Y94         LUT6 (Prop_lut6_I3_O)        0.105    10.308 r  spi_I/MISO_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000    10.308    spi_I/MISO_tristate_oe_i_1_n_0
    SLICE_X89Y94         FDRE                                         r  spi_I/MISO_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    U22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.352    24.671    spi_I/CLK
    SLICE_X89Y94         FDRE                                         r  spi_I/MISO_tristate_oe_reg/C
                         clock pessimism              0.255    24.926    
                         clock uncertainty           -0.035    24.890    
    SLICE_X89Y94         FDRE (Setup_fdre_C_D)        0.032    24.922    spi_I/MISO_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                         24.922    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                 14.614    

Slack (MET) :             14.687ns  (required time - arrival time)
  Source:                 controller_bos_I/PRS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[92]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.484ns (9.560%)  route 4.579ns (90.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 24.669 - 20.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.463     4.954    controller_bos_I/CLK
    SLICE_X89Y98         FDRE                                         r  controller_bos_I/PRS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     5.333 r  controller_bos_I/PRS_reg[1]/Q
                         net (fo=160, routed)         2.764     8.096    controller_bos_I/PRS[1]
    SLICE_X88Y93         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  controller_bos_I/TO_SEND[135]_i_1/O
                         net (fo=136, routed)         1.815    10.016    controller_bos_I/TO_SEND[135]_i_1_n_0
    SLICE_X83Y97         FDRE                                         r  controller_bos_I/TO_SEND_reg[92]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    U22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.350    24.669    controller_bos_I/CLK
    SLICE_X83Y97         FDRE                                         r  controller_bos_I/TO_SEND_reg[92]/C
                         clock pessimism              0.238    24.907    
                         clock uncertainty           -0.035    24.871    
    SLICE_X83Y97         FDRE (Setup_fdre_C_CE)      -0.168    24.703    controller_bos_I/TO_SEND_reg[92]
  -------------------------------------------------------------------
                         required time                         24.703    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                 14.687    

Slack (MET) :             14.687ns  (required time - arrival time)
  Source:                 controller_bos_I/PRS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[94]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.484ns (9.560%)  route 4.579ns (90.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 24.669 - 20.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.463     4.954    controller_bos_I/CLK
    SLICE_X89Y98         FDRE                                         r  controller_bos_I/PRS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     5.333 r  controller_bos_I/PRS_reg[1]/Q
                         net (fo=160, routed)         2.764     8.096    controller_bos_I/PRS[1]
    SLICE_X88Y93         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  controller_bos_I/TO_SEND[135]_i_1/O
                         net (fo=136, routed)         1.815    10.016    controller_bos_I/TO_SEND[135]_i_1_n_0
    SLICE_X83Y97         FDRE                                         r  controller_bos_I/TO_SEND_reg[94]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    U22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.350    24.669    controller_bos_I/CLK
    SLICE_X83Y97         FDRE                                         r  controller_bos_I/TO_SEND_reg[94]/C
                         clock pessimism              0.238    24.907    
                         clock uncertainty           -0.035    24.871    
    SLICE_X83Y97         FDRE (Setup_fdre_C_CE)      -0.168    24.703    controller_bos_I/TO_SEND_reg[94]
  -------------------------------------------------------------------
                         required time                         24.703    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                 14.687    

Slack (MET) :             14.687ns  (required time - arrival time)
  Source:                 controller_bos_I/PRS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[99]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.484ns (9.560%)  route 4.579ns (90.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 24.669 - 20.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.463     4.954    controller_bos_I/CLK
    SLICE_X89Y98         FDRE                                         r  controller_bos_I/PRS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     5.333 r  controller_bos_I/PRS_reg[1]/Q
                         net (fo=160, routed)         2.764     8.096    controller_bos_I/PRS[1]
    SLICE_X88Y93         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  controller_bos_I/TO_SEND[135]_i_1/O
                         net (fo=136, routed)         1.815    10.016    controller_bos_I/TO_SEND[135]_i_1_n_0
    SLICE_X83Y97         FDRE                                         r  controller_bos_I/TO_SEND_reg[99]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    U22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.350    24.669    controller_bos_I/CLK
    SLICE_X83Y97         FDRE                                         r  controller_bos_I/TO_SEND_reg[99]/C
                         clock pessimism              0.238    24.907    
                         clock uncertainty           -0.035    24.871    
    SLICE_X83Y97         FDRE (Setup_fdre_C_CE)      -0.168    24.703    controller_bos_I/TO_SEND_reg[99]
  -------------------------------------------------------------------
                         required time                         24.703    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                 14.687    

Slack (MET) :             14.690ns  (required time - arrival time)
  Source:                 controller_bos_I/PRS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 0.589ns (11.158%)  route 4.690ns (88.842%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 24.671 - 20.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.463     4.954    controller_bos_I/CLK
    SLICE_X89Y98         FDRE                                         r  controller_bos_I/PRS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     5.333 r  controller_bos_I/PRS_reg[2]/Q
                         net (fo=160, routed)         2.275     7.608    controller_bos_I/PRS[2]
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.713 r  controller_bos_I/TO_SEND[127]_i_2/O
                         net (fo=128, routed)         2.415    10.128    controller_bos_I/TO_SEND[127]_i_2_n_0
    SLICE_X87Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.233 r  controller_bos_I/TO_SEND[115]_i_1/O
                         net (fo=1, routed)           0.000    10.233    controller_bos_I/TO_SEND[115]_i_1_n_0
    SLICE_X87Y98         FDRE                                         r  controller_bos_I/TO_SEND_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    U22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.352    24.671    controller_bos_I/CLK
    SLICE_X87Y98         FDRE                                         r  controller_bos_I/TO_SEND_reg[115]/C
                         clock pessimism              0.255    24.926    
                         clock uncertainty           -0.035    24.890    
    SLICE_X87Y98         FDRE (Setup_fdre_C_D)        0.032    24.922    controller_bos_I/TO_SEND_reg[115]
  -------------------------------------------------------------------
                         required time                         24.922    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                 14.690    

Slack (MET) :             14.690ns  (required time - arrival time)
  Source:                 controller_bos_I/PRS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 0.589ns (11.158%)  route 4.690ns (88.842%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 24.671 - 20.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.463     4.954    controller_bos_I/CLK
    SLICE_X89Y98         FDRE                                         r  controller_bos_I/PRS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     5.333 r  controller_bos_I/PRS_reg[2]/Q
                         net (fo=160, routed)         2.275     7.608    controller_bos_I/PRS[2]
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.105     7.713 r  controller_bos_I/TO_SEND[127]_i_2/O
                         net (fo=128, routed)         2.415    10.128    controller_bos_I/TO_SEND[127]_i_2_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.233 r  controller_bos_I/TO_SEND[117]_i_1/O
                         net (fo=1, routed)           0.000    10.233    controller_bos_I/TO_SEND[117]_i_1_n_0
    SLICE_X86Y98         FDRE                                         r  controller_bos_I/TO_SEND_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    U22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.352    24.671    controller_bos_I/CLK
    SLICE_X86Y98         FDRE                                         r  controller_bos_I/TO_SEND_reg[117]/C
                         clock pessimism              0.255    24.926    
                         clock uncertainty           -0.035    24.890    
    SLICE_X86Y98         FDRE (Setup_fdre_C_D)        0.032    24.922    controller_bos_I/TO_SEND_reg[117]
  -------------------------------------------------------------------
                         required time                         24.922    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                 14.690    

Slack (MET) :             14.751ns  (required time - arrival time)
  Source:                 controller_bos_I/PRS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.484ns (9.590%)  route 4.563ns (90.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.463     4.954    controller_bos_I/CLK
    SLICE_X89Y98         FDRE                                         r  controller_bos_I/PRS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     5.333 r  controller_bos_I/PRS_reg[1]/Q
                         net (fo=160, routed)         2.764     8.096    controller_bos_I/PRS[1]
    SLICE_X88Y93         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  controller_bos_I/TO_SEND[135]_i_1/O
                         net (fo=136, routed)         1.799    10.001    controller_bos_I/TO_SEND[135]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  controller_bos_I/TO_SEND_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    U22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.349    24.668    controller_bos_I/CLK
    SLICE_X88Y87         FDRE                                         r  controller_bos_I/TO_SEND_reg[10]/C
                         clock pessimism              0.255    24.923    
                         clock uncertainty           -0.035    24.887    
    SLICE_X88Y87         FDRE (Setup_fdre_C_CE)      -0.136    24.751    controller_bos_I/TO_SEND_reg[10]
  -------------------------------------------------------------------
                         required time                         24.751    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                 14.751    

Slack (MET) :             14.751ns  (required time - arrival time)
  Source:                 controller_bos_I/PRS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.484ns (9.590%)  route 4.563ns (90.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.463     4.954    controller_bos_I/CLK
    SLICE_X89Y98         FDRE                                         r  controller_bos_I/PRS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     5.333 r  controller_bos_I/PRS_reg[1]/Q
                         net (fo=160, routed)         2.764     8.096    controller_bos_I/PRS[1]
    SLICE_X88Y93         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  controller_bos_I/TO_SEND[135]_i_1/O
                         net (fo=136, routed)         1.799    10.001    controller_bos_I/TO_SEND[135]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  controller_bos_I/TO_SEND_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    U22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.349    24.668    controller_bos_I/CLK
    SLICE_X88Y87         FDRE                                         r  controller_bos_I/TO_SEND_reg[11]/C
                         clock pessimism              0.255    24.923    
                         clock uncertainty           -0.035    24.887    
    SLICE_X88Y87         FDRE (Setup_fdre_C_CE)      -0.136    24.751    controller_bos_I/TO_SEND_reg[11]
  -------------------------------------------------------------------
                         required time                         24.751    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                 14.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 controller_bos_I/PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.497%)  route 0.310ns (62.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.606     1.689    controller_bos_I/CLK
    SLICE_X87Y97         FDRE                                         r  controller_bos_I/PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  controller_bos_I/PRS_reg[0]/Q
                         net (fo=160, routed)         0.310     2.140    controller_bos_I/PRS[0]
    SLICE_X88Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.185 r  controller_bos_I/TO_SEND[132]_i_1/O
                         net (fo=1, routed)           0.000     2.185    controller_bos_I/TO_SEND[132]_i_1_n_0
    SLICE_X88Y100        FDRE                                         r  controller_bos_I/TO_SEND_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.875     2.213    controller_bos_I/CLK
    SLICE_X88Y100        FDRE                                         r  controller_bos_I/TO_SEND_reg[132]/C
                         clock pessimism             -0.253     1.959    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.120     2.079    controller_bos_I/TO_SEND_reg[132]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 controller_bos_I/PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.197%)  route 0.314ns (62.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.606     1.689    controller_bos_I/CLK
    SLICE_X87Y97         FDRE                                         r  controller_bos_I/PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  controller_bos_I/PRS_reg[0]/Q
                         net (fo=160, routed)         0.314     2.144    controller_bos_I/PRS[0]
    SLICE_X88Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.189 r  controller_bos_I/TO_SEND[135]_i_2/O
                         net (fo=1, routed)           0.000     2.189    controller_bos_I/TO_SEND[135]_i_2_n_0
    SLICE_X88Y100        FDRE                                         r  controller_bos_I/TO_SEND_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.875     2.213    controller_bos_I/CLK
    SLICE_X88Y100        FDRE                                         r  controller_bos_I/TO_SEND_reg[135]/C
                         clock pessimism             -0.253     1.959    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.121     2.080    controller_bos_I/TO_SEND_reg[135]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 spi_I/B_SSEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_I/B_SSEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.605     1.688    spi_I/CLK
    SLICE_X89Y95         FDRE                                         r  spi_I/B_SSEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y95         FDRE (Prop_fdre_C_Q)         0.141     1.829 r  spi_I/B_SSEL_reg[0]/Q
                         net (fo=1, routed)           0.055     1.885    spi_I/B_SSEL[0]
    SLICE_X89Y95         FDRE                                         r  spi_I/B_SSEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.877     2.214    spi_I/CLK
    SLICE_X89Y95         FDRE                                         r  spi_I/B_SSEL_reg[1]/C
                         clock pessimism             -0.525     1.688    
    SLICE_X89Y95         FDRE (Hold_fdre_C_D)         0.075     1.763    spi_I/B_SSEL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 spi_I/B_MOSI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_I/B_MOSI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.601     1.684    spi_I/CLK
    SLICE_X87Y85         FDRE                                         r  spi_I/B_MOSI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  spi_I/B_MOSI_reg[0]/Q
                         net (fo=1, routed)           0.055     1.881    spi_I/B_MOSI[0]
    SLICE_X87Y85         FDRE                                         r  spi_I/B_MOSI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.872     2.209    spi_I/CLK
    SLICE_X87Y85         FDRE                                         r  spi_I/B_MOSI_reg[1]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.075     1.759    spi_I/B_MOSI_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 controller_bos_I/PRS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.827%)  route 0.077ns (29.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.606     1.689    controller_bos_I/CLK
    SLICE_X89Y98         FDRE                                         r  controller_bos_I/PRS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  controller_bos_I/PRS_reg[3]/Q
                         net (fo=160, routed)         0.077     1.907    controller_bos_I/PRS[3]
    SLICE_X88Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.952 r  controller_bos_I/TO_SEND[134]_i_1/O
                         net (fo=1, routed)           0.000     1.952    controller_bos_I/TO_SEND[134]_i_1_n_0
    SLICE_X88Y98         FDRE                                         r  controller_bos_I/TO_SEND_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.878     2.215    controller_bos_I/CLK
    SLICE_X88Y98         FDRE                                         r  controller_bos_I/TO_SEND_reg[134]/C
                         clock pessimism             -0.512     1.702    
    SLICE_X88Y98         FDRE (Hold_fdre_C_D)         0.121     1.823    controller_bos_I/TO_SEND_reg[134]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 spi_I/B_SCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_I/B_SCK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.606     1.689    spi_I/CLK
    SLICE_X89Y97         FDRE                                         r  spi_I/B_SCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y97         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  spi_I/B_SCK_reg[0]/Q
                         net (fo=5, routed)           0.067     1.897    spi_I/B_SCK[0]
    SLICE_X89Y97         FDRE                                         r  spi_I/B_SCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.878     2.215    spi_I/CLK
    SLICE_X89Y97         FDRE                                         r  spi_I/B_SCK_reg[1]/C
                         clock pessimism             -0.525     1.689    
    SLICE_X89Y97         FDRE (Hold_fdre_C_D)         0.075     1.764    spi_I/B_SCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 spi_I/RECEIVED_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.626%)  route 0.093ns (33.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.603     1.686    spi_I/CLK
    SLICE_X85Y100        FDRE                                         r  spi_I/RECEIVED_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.141     1.827 r  spi_I/RECEIVED_reg[114]/Q
                         net (fo=3, routed)           0.093     1.921    controller_bos_I/RECEIVED_BUF_reg[135]_1[114]
    SLICE_X84Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.966 r  controller_bos_I/TO_SEND[114]_i_1/O
                         net (fo=1, routed)           0.000     1.966    controller_bos_I/TO_SEND[114]_i_1_n_0
    SLICE_X84Y100        FDRE                                         r  controller_bos_I/TO_SEND_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.874     2.212    controller_bos_I/CLK
    SLICE_X84Y100        FDRE                                         r  controller_bos_I/TO_SEND_reg[114]/C
                         clock pessimism             -0.512     1.699    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.121     1.820    controller_bos_I/TO_SEND_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 spi_I/RECEIVED_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_bos_I/TO_SEND_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.467%)  route 0.098ns (34.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.603     1.686    spi_I/CLK
    SLICE_X85Y100        FDRE                                         r  spi_I/RECEIVED_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.141     1.827 r  spi_I/RECEIVED_reg[110]/Q
                         net (fo=3, routed)           0.098     1.925    controller_bos_I/RECEIVED_BUF_reg[135]_1[110]
    SLICE_X84Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.970 r  controller_bos_I/TO_SEND[110]_i_1/O
                         net (fo=1, routed)           0.000     1.970    controller_bos_I/TO_SEND[110]_i_1_n_0
    SLICE_X84Y100        FDRE                                         r  controller_bos_I/TO_SEND_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.874     2.212    controller_bos_I/CLK
    SLICE_X84Y100        FDRE                                         r  controller_bos_I/TO_SEND_reg[110]/C
                         clock pessimism             -0.512     1.699    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.120     1.819    controller_bos_I/TO_SEND_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 spi_I/B_RECEIVED_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_I/B_RECEIVED_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.246ns (45.038%)  route 0.300ns (54.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.604     1.687    spi_I/CLK
    SLICE_X88Y101        FDRE                                         r  spi_I/B_RECEIVED_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.148     1.835 r  spi_I/B_RECEIVED_reg[133]/Q
                         net (fo=2, routed)           0.300     2.136    spi_I/in6[134]
    SLICE_X88Y99         LUT2 (Prop_lut2_I1_O)        0.098     2.234 r  spi_I/B_RECEIVED[134]_i_1/O
                         net (fo=1, routed)           0.000     2.234    spi_I/B_RECEIVED[134]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  spi_I/B_RECEIVED_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.878     2.215    spi_I/CLK
    SLICE_X88Y99         FDRE                                         r  spi_I/B_RECEIVED_reg[134]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.121     2.082    spi_I/B_RECEIVED_reg[134]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 spi_I/B_RECEIVED_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_I/RECEIVED_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.592%)  route 0.127ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.604     1.687    spi_I/CLK
    SLICE_X87Y100        FDRE                                         r  spi_I/B_RECEIVED_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.141     1.828 r  spi_I/B_RECEIVED_reg[126]/Q
                         net (fo=2, routed)           0.127     1.955    spi_I/in6[127]
    SLICE_X85Y100        FDRE                                         r  spi_I/RECEIVED_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.874     2.212    spi_I/CLK
    SLICE_X85Y100        FDRE                                         r  spi_I/RECEIVED_reg[126]/C
                         clock pessimism             -0.487     1.724    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.078     1.802    spi_I/RECEIVED_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X89Y94   MISO_OBUFT_inst_i_1/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X89Y94   MISO_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X89Y94   MISO_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X89Y94   MISO_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X89Y94   MISO_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y87   controller_bos_I/CNT_VAL_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X82Y88   controller_bos_I/CNT_VAL_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_I/MISO_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.937ns  (logic 3.692ns (62.189%)  route 2.245ns (37.811%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.463     4.954    spi_I/CLK
    SLICE_X89Y94         FDRE                                         r  spi_I/MISO_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.379     5.333 r  spi_I/MISO_tristate_oe_reg/Q
                         net (fo=1, routed)           2.245     7.578    MISO_OBUF
    T2                   OBUFT (Prop_obuft_I_O)       3.313    10.891 r  MISO_OBUFT_inst/O
                         net (fo=0)                   0.000    10.891    MISO
    T2                                                                r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_xor_I/RESET_XOR_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.903ns  (logic 0.379ns (41.994%)  route 0.524ns (58.006%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.452     4.943    controller_xor_I/CLK
    SLICE_X81Y89         FDSE                                         r  controller_xor_I/RESET_XOR_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDSE (Prop_fdse_C_Q)         0.379     5.322 f  controller_xor_I/RESET_XOR_reg_inv/Q
                         net (fo=1, routed)           0.524     5.845    XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/RESET_XOR
    SLICE_X81Y88         LDCE                                         f  XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_xor_I/I1_XOR_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.762ns  (logic 0.379ns (49.707%)  route 0.383ns (50.293%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.452     4.943    controller_xor_I/CLK
    SLICE_X81Y89         FDRE                                         r  controller_xor_I/I1_XOR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.379     5.322 r  controller_xor_I/I1_XOR_reg/Q
                         net (fo=2, routed)           0.383     5.705    XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/I2_XOR
    SLICE_X81Y88         LDCE                                         r  XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_xor_I/I1_XOR_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.711%)  route 0.148ns (51.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.598     1.681    controller_xor_I/CLK
    SLICE_X81Y89         FDRE                                         r  controller_xor_I/I1_XOR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.141     1.822 r  controller_xor_I/I1_XOR_reg/Q
                         net (fo=2, routed)           0.148     1.971    XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/I2_XOR
    SLICE_X81Y88         LDCE                                         r  XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_xor_I/RESET_XOR_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.929%)  route 0.204ns (59.071%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.598     1.681    controller_xor_I/CLK
    SLICE_X81Y89         FDSE                                         r  controller_xor_I/RESET_XOR_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDSE (Prop_fdse_C_Q)         0.141     1.822 f  controller_xor_I/RESET_XOR_reg_inv/Q
                         net (fo=1, routed)           0.204     2.026    XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/RESET_XOR
    SLICE_X81Y88         LDCE                                         f  XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 0.965ns (48.651%)  route 1.019ns (51.349%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.605     1.688    CLK_IBUF_BUFG
    SLICE_X89Y94         FDRE                                         r  MISO_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141     1.829 r  MISO_OBUFT_inst_i_1/Q
                         net (fo=1, routed)           1.019     2.848    MISO_TRI
    T2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.672 r  MISO_OBUFT_inst/O
                         net (fo=0)                   0.000     3.672    MISO
    T2                                                                r  MISO (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           650 Endpoints
Min Delay           650 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            controller_bos_I/TO_SEND_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.374ns  (logic 1.531ns (18.286%)  route 6.843ns (81.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.643     5.069    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.174 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         3.201     8.374    controller_bos_I/p_0_in
    SLICE_X89Y91         FDRE                                         r  controller_bos_I/TO_SEND_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362     1.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.351     4.670    controller_bos_I/CLK
    SLICE_X89Y91         FDRE                                         r  controller_bos_I/TO_SEND_reg[45]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            controller_bos_I/TO_SEND_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.374ns  (logic 1.531ns (18.286%)  route 6.843ns (81.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.643     5.069    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.174 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         3.201     8.374    controller_bos_I/p_0_in
    SLICE_X89Y91         FDRE                                         r  controller_bos_I/TO_SEND_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362     1.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.351     4.670    controller_bos_I/CLK
    SLICE_X89Y91         FDRE                                         r  controller_bos_I/TO_SEND_reg[46]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            controller_bos_I/TO_SEND_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.374ns  (logic 1.531ns (18.286%)  route 6.843ns (81.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.643     5.069    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.174 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         3.201     8.374    controller_bos_I/p_0_in
    SLICE_X89Y91         FDRE                                         r  controller_bos_I/TO_SEND_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362     1.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.351     4.670    controller_bos_I/CLK
    SLICE_X89Y91         FDRE                                         r  controller_bos_I/TO_SEND_reg[47]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/RECEIVED_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.374ns  (logic 1.531ns (18.286%)  route 6.843ns (81.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.643     5.069    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.174 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         3.201     8.374    spi_I/SR[0]
    SLICE_X88Y91         FDRE                                         r  spi_I/RECEIVED_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362     1.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.351     4.670    spi_I/CLK
    SLICE_X88Y91         FDRE                                         r  spi_I/RECEIVED_reg[41]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            controller_bos_I/RECEIVED_BUF_reg[94]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.103ns  (logic 1.531ns (18.899%)  route 6.571ns (81.101%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.643     5.069    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.174 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         2.929     8.103    controller_bos_I/p_0_in
    SLICE_X85Y95         FDRE                                         r  controller_bos_I/RECEIVED_BUF_reg[94]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362     1.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.350     4.669    controller_bos_I/CLK
    SLICE_X85Y95         FDRE                                         r  controller_bos_I/RECEIVED_BUF_reg[94]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/RECEIVED_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.874ns  (logic 1.531ns (19.448%)  route 6.343ns (80.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.643     5.069    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.174 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         2.700     7.874    spi_I/SR[0]
    SLICE_X86Y90         FDRE                                         r  spi_I/RECEIVED_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362     1.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.351     4.670    spi_I/CLK
    SLICE_X86Y90         FDRE                                         r  spi_I/RECEIVED_reg[33]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/RECEIVED_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.874ns  (logic 1.531ns (19.448%)  route 6.343ns (80.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.643     5.069    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.174 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         2.700     7.874    spi_I/SR[0]
    SLICE_X86Y90         FDRE                                         r  spi_I/RECEIVED_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362     1.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.351     4.670    spi_I/CLK
    SLICE_X86Y90         FDRE                                         r  spi_I/RECEIVED_reg[35]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/RECEIVED_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.874ns  (logic 1.531ns (19.448%)  route 6.343ns (80.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.643     5.069    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.174 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         2.700     7.874    spi_I/SR[0]
    SLICE_X86Y90         FDRE                                         r  spi_I/RECEIVED_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362     1.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.351     4.670    spi_I/CLK
    SLICE_X86Y90         FDRE                                         r  spi_I/RECEIVED_reg[36]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/RECEIVED_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.874ns  (logic 1.531ns (19.448%)  route 6.343ns (80.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.643     5.069    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.174 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         2.700     7.874    spi_I/SR[0]
    SLICE_X86Y90         FDRE                                         r  spi_I/RECEIVED_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362     1.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.351     4.670    spi_I/CLK
    SLICE_X86Y90         FDRE                                         r  spi_I/RECEIVED_reg[37]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/RECEIVED_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.874ns  (logic 1.531ns (19.448%)  route 6.343ns (80.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.643     5.069    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.174 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         2.700     7.874    spi_I/SR[0]
    SLICE_X86Y90         FDRE                                         r  spi_I/RECEIVED_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         1.362     1.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.242    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.319 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.351     4.670    spi_I/CLK
    SLICE_X86Y90         FDRE                                         r  spi_I/RECEIVED_reg[38]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/G
                            (positive level-sensitive latch)
  Destination:            controller_xor_I/PUF_OUT_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.201ns (48.602%)  route 0.213ns (51.398%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         LDCE                         0.000     0.000 r  XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/G
    SLICE_X81Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/Q
                         net (fo=1, routed)           0.213     0.371    controller_xor_I/PUF_OUT_XOR[0]
    SLICE_X81Y89         LUT4 (Prop_lut4_I0_O)        0.043     0.414 r  controller_xor_I/PUF_OUT_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     0.414    controller_xor_I/PUF_OUT_REG[0]_i_1_n_0
    SLICE_X81Y89         FDRE                                         r  controller_xor_I/PUF_OUT_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.870     2.207    controller_xor_I/CLK
    SLICE_X81Y89         FDRE                                         r  controller_xor_I/PUF_OUT_REG_reg[0]/C

Slack:                    inf
  Source:                 MOSI
                            (input port)
  Destination:            spi_I/B_MOSI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.289ns (34.966%)  route 0.538ns (65.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  MOSI (IN)
                         net (fo=0)                   0.000     0.000    MOSI
    R1                   IBUF (Prop_ibuf_I_O)         0.289     0.289 r  MOSI_IBUF_inst/O
                         net (fo=1, routed)           0.538     0.827    spi_I/D[0]
    SLICE_X87Y85         FDRE                                         r  spi_I/B_MOSI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.872     2.209    spi_I/CLK
    SLICE_X87Y85         FDRE                                         r  spi_I/B_MOSI_reg[0]/C

Slack:                    inf
  Source:                 SSEL
                            (input port)
  Destination:            spi_I/B_SSEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.290ns (34.629%)  route 0.547ns (65.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  SSEL (IN)
                         net (fo=0)                   0.000     0.000    SSEL
    N1                   IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SSEL_IBUF_inst/O
                         net (fo=1, routed)           0.547     0.837    spi_I/B_SSEL_reg[0]_0[0]
    SLICE_X89Y95         FDRE                                         r  spi_I/B_SSEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.877     2.214    spi_I/CLK
    SLICE_X89Y95         FDRE                                         r  spi_I/B_SSEL_reg[0]/C

Slack:                    inf
  Source:                 SCLK
                            (input port)
  Destination:            spi_I/B_SCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.276ns (29.359%)  route 0.665ns (70.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  SCLK (IN)
                         net (fo=0)                   0.000     0.000    SCLK
    U2                   IBUF (Prop_ibuf_I_O)         0.276     0.276 r  SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.665     0.942    spi_I/B_SCK_reg[0]_0[0]
    SLICE_X89Y97         FDRE                                         r  spi_I/B_SCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.878     2.215    spi_I/CLK
    SLICE_X89Y97         FDRE                                         r  spi_I/B_SCK_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/B_RECEIVED_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.308ns (12.667%)  route 2.124ns (87.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.926     2.189    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.234 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         0.199     2.432    spi_I/SR[0]
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.210    spi_I/CLK
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[100]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/B_RECEIVED_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.308ns (12.667%)  route 2.124ns (87.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.926     2.189    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.234 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         0.199     2.432    spi_I/SR[0]
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.210    spi_I/CLK
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[101]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/B_RECEIVED_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.308ns (12.667%)  route 2.124ns (87.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.926     2.189    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.234 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         0.199     2.432    spi_I/SR[0]
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[102]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.210    spi_I/CLK
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[102]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/B_RECEIVED_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.308ns (12.667%)  route 2.124ns (87.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.926     2.189    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.234 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         0.199     2.432    spi_I/SR[0]
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.210    spi_I/CLK
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[103]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/B_RECEIVED_reg[104]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.308ns (12.667%)  route 2.124ns (87.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.926     2.189    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.234 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         0.199     2.432    spi_I/SR[0]
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[104]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.210    spi_I/CLK
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[104]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            spi_I/B_RECEIVED_reg[105]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.308ns (12.667%)  route 2.124ns (87.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    H19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.926     2.189    controller_bos_I/RESET_IBUF
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.234 r  controller_bos_I/FSM_onehot_PRS[2]_i_1/O
                         net (fo=645, routed)         0.199     2.432    spi_I/SR[0]
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[105]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  CLK_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.210    spi_I/CLK
    SLICE_X80Y98         FDRE                                         r  spi_I/B_RECEIVED_reg[105]/C





