#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Aug 25 20:32:15 2021
# Process ID: 387434
# Current directory: /home/adg/GitHub/verilog_test
# Command line: vivado
# Log file: /home/adg/GitHub/verilog_test/vivado.log
# Journal file: /home/adg/GitHub/verilog_test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/adg/GitHub/verilog_test/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 7508.855 ; gain = 79.441 ; free physical = 5567 ; free virtual = 11717
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:67]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 7586.176 ; gain = 0.000 ; free physical = 4796 ; free virtual = 10947
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val dec:  268435466 , hex: 1000000a
Reg val dec: 4060086283 , hex: f200000b
Reg val dec: 2734686220 , hex: a300000c
Reg val dec:  872415245 , hex: 3400000d
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 7630.004 ; gain = 43.828 ; free physical = 4708 ; free virtual = 10861
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:67]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 7664.152 ; gain = 0.000 ; free physical = 4738 ; free virtual = 10890
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 7664.152 ; gain = 0.000 ; free physical = 4738 ; free virtual = 10890
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
              765000 : tb_top.axi_protocol_checker.inst.REP : BIT(         27) :   ERROR : AXI_ERRM_WVALID_STABLE: Once WVALID is asserted, it must remain asserted until WREADY is high. Spec: section A3.2.2.
              775000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
Reg val dec:  268435466 , hex: 1000000a
              795000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
Reg val dec: 4060086283 , hex: f200000b
Reg val dec: 2734686220 , hex: a300000c
Reg val dec:  872415245 , hex: 3400000d
relaunch_sim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 7664.152 ; gain = 0.000 ; free physical = 4718 ; free virtual = 10871
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:67]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7665.016 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10874
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7665.016 ; gain = 0.000 ; free physical = 4722 ; free virtual = 10874
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
              865000 : tb_top.axi_protocol_checker.inst.REP : BIT(         27) :   ERROR : AXI_ERRM_WVALID_STABLE: Once WVALID is asserted, it must remain asserted until WREADY is high. Spec: section A3.2.2.
              875000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
Reg val hex: 1000000a
              895000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
Reg val hex: f200000b
Reg val hex: a300000c
Reg val hex: 3400000d
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 7665.016 ; gain = 0.863 ; free physical = 4713 ; free virtual = 10866
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:67]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7683.023 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10923
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7683.023 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10923
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
              875000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              895000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 7683.023 ; gain = 0.000 ; free physical = 4751 ; free virtual = 10912
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7757.059 ; gain = 0.000 ; free physical = 5327 ; free virtual = 11435
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7757.059 ; gain = 0.000 ; free physical = 5327 ; free virtual = 11435
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
              895000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              915000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 7757.059 ; gain = 0.000 ; free physical = 5322 ; free virtual = 11432
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5286 ; free virtual = 11396
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5286 ; free virtual = 11396
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
              895000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              915000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5276 ; free virtual = 11388
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {500ns} -objects [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
              895000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              915000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5232 ; free virtual = 11344
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5241 ; free virtual = 11352
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5241 ; free virtual = 11352
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5233 ; free virtual = 11346
add_force {/tb_top/AWREADY} -radix hex {0 0ns}
run 500 ns
run 100 ns
run 100 ns
run 100 ns
remove_forces { {/tb_top/AWREADY} }
run 100 ns
             1895000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5207 ; free virtual = 11319
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5207 ; free virtual = 11319
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
              895000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              915000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5196 ; free virtual = 11309
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
ERROR: [VRFC 10-2989] 'WSTRB' is not declared [/home/adg/GitHub/verilog_test/tb_top.v:432]
ERROR: [VRFC 10-2989] 'WSTRB' is not declared [/home/adg/GitHub/verilog_test/tb_top.v:441]
ERROR: [VRFC 10-2865] module 'tb_top' ignored due to previous errors [/home/adg/GitHub/verilog_test/tb_top.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5169 ; free virtual = 11282
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5170 ; free virtual = 11282
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
              895000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              915000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 7796.074 ; gain = 0.000 ; free physical = 5166 ; free virtual = 11279
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7838.094 ; gain = 0.000 ; free physical = 5128 ; free virtual = 11240
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7838.094 ; gain = 0.000 ; free physical = 5128 ; free virtual = 11240
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
              915000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              935000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 7838.094 ; gain = 0.000 ; free physical = 5139 ; free virtual = 11252
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7838.094 ; gain = 0.000 ; free physical = 5123 ; free virtual = 11235
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7838.094 ; gain = 0.000 ; free physical = 5123 ; free virtual = 11235
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
              915000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              935000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 7838.094 ; gain = 0.000 ; free physical = 5118 ; free virtual = 11231
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7871.105 ; gain = 0.000 ; free physical = 5074 ; free virtual = 11188
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7871.105 ; gain = 0.000 ; free physical = 5074 ; free virtual = 11188
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 7871.105 ; gain = 8.000 ; free physical = 5070 ; free virtual = 11185
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7911.125 ; gain = 0.000 ; free physical = 5010 ; free virtual = 11128
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7911.125 ; gain = 0.000 ; free physical = 5010 ; free virtual = 11128
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 7911.125 ; gain = 0.000 ; free physical = 5005 ; free virtual = 11124
add_force {/tb_top/BVALID} -radix hex {1 0ns} -cancel_after 10ns
run 100 ns
add_force {/tb_top/BVALID} -radix hex {1 0ns} -cancel_after 25ns
run 100 ns
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7951.145 ; gain = 0.000 ; free physical = 4969 ; free virtual = 11092
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug 26 13:37:13 2021. For additional details about this file, please refer to the WebTalk help file at /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 26 13:37:13 2021...
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 7951.145 ; gain = 0.000 ; free physical = 4969 ; free virtual = 11091
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 7951.145 ; gain = 0.000 ; free physical = 4969 ; free virtual = 11091
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 7951.145 ; gain = 0.000 ; free physical = 4959 ; free virtual = 11083
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
ERROR: [VRFC 10-2922] 'axi_read2' expects 1 arguments [/home/adg/GitHub/verilog_test/tb_top.v:257]
ERROR: [VRFC 10-2922] 'axi_read2' expects 1 arguments [/home/adg/GitHub/verilog_test/tb_top.v:260]
ERROR: [VRFC 10-2922] 'axi_read2' expects 1 arguments [/home/adg/GitHub/verilog_test/tb_top.v:262]
ERROR: [VRFC 10-2922] 'axi_read2' expects 1 arguments [/home/adg/GitHub/verilog_test/tb_top.v:264]
ERROR: [VRFC 10-2865] module 'tb_top' ignored due to previous errors [/home/adg/GitHub/verilog_test/tb_top.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7967.152 ; gain = 0.000 ; free physical = 4919 ; free virtual = 11042
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7967.152 ; gain = 0.000 ; free physical = 4919 ; free virtual = 11042
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 7967.152 ; gain = 0.000 ; free physical = 4917 ; free virtual = 11041
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8015.176 ; gain = 0.000 ; free physical = 4891 ; free virtual = 11014
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8015.176 ; gain = 0.000 ; free physical = 4891 ; free virtual = 11014
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8015.176 ; gain = 0.000 ; free physical = 4878 ; free virtual = 11003
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ARESETN' is not permitted [/home/adg/GitHub/verilog_test/tb_top.v:428]
ERROR: [VRFC 10-2865] module 'tb_top' ignored due to previous errors [/home/adg/GitHub/verilog_test/tb_top.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8015.176 ; gain = 0.000 ; free physical = 4863 ; free virtual = 10986
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8015.176 ; gain = 0.000 ; free physical = 4863 ; free virtual = 10987
Time resolution is 1 ps
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
              955000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              975000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 8015.176 ; gain = 0.000 ; free physical = 4860 ; free virtual = 10985
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8039.188 ; gain = 0.000 ; free physical = 4808 ; free virtual = 10960
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8039.188 ; gain = 0.000 ; free physical = 4808 ; free virtual = 10960
Time resolution is 1 ps
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
              955000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              975000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8039.188 ; gain = 0.000 ; free physical = 4804 ; free virtual = 10957
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8047.191 ; gain = 0.000 ; free physical = 4792 ; free virtual = 10945
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8047.191 ; gain = 0.000 ; free physical = 4792 ; free virtual = 10945
Time resolution is 1 ps
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
              955000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              975000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 8047.191 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10945
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8047.191 ; gain = 0.000 ; free physical = 4793 ; free virtual = 10945
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8047.191 ; gain = 0.000 ; free physical = 4793 ; free virtual = 10945
Time resolution is 1 ps
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
Reg val hex: 00000000
              955000 : tb_top.axi_protocol_checker.inst.REP : BIT(         32) :   ERROR : AXI_ERRS_BRESP_AW: A slave must not give a write response before the write address. Spec: section A3.3.1 and figure A3-7.
              975000 : tb_top.axi_protocol_checker.inst.REP : BIT(         24) :   ERROR : AXI_ERRM_WDATA_STABLE: WDATA must remain stable when WVALID is asserted and WREADY low. Spec: section A3.2.1.
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8047.191 ; gain = 0.000 ; free physical = 4787 ; free virtual = 10941
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8047.191 ; gain = 0.000 ; free physical = 4788 ; free virtual = 10941
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8047.191 ; gain = 0.000 ; free physical = 4789 ; free virtual = 10941
Time resolution is 1 ps
Error AXI RRESP not equal 0
Reg val hex: 00000000
Error AXI RRESP not equal 0
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8047.191 ; gain = 0.000 ; free physical = 4784 ; free virtual = 10938
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:81]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8055.195 ; gain = 0.000 ; free physical = 4766 ; free virtual = 10919
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8055.195 ; gain = 0.000 ; free physical = 4766 ; free virtual = 10919
Time resolution is 1 ps
Error AXI RRESP not equal 0
Reg val hex: 00000000
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 8055.195 ; gain = 0.000 ; free physical = 4766 ; free virtual = 10919
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:83]
ERROR: [VRFC 10-1280] procedural assignment to a non-register raddr is not permitted, left-hand side should be reg/integer/time/genvar [/home/adg/GitHub/verilog_test/tb_top.v:550]
ERROR: [VRFC 10-1280] procedural assignment to a non-register raddr is not permitted, left-hand side should be reg/integer/time/genvar [/home/adg/GitHub/verilog_test/tb_top.v:554]
ERROR: [VRFC 10-2865] module 'tb_top' ignored due to previous errors [/home/adg/GitHub/verilog_test/tb_top.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:83]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8071.203 ; gain = 0.000 ; free physical = 4783 ; free virtual = 10958
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8071.203 ; gain = 0.000 ; free physical = 4783 ; free virtual = 10958
Time resolution is 1 ps
Reg val hex: 1feb000a
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 8071.203 ; gain = 0.000 ; free physical = 4780 ; free virtual = 10957
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:84]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8103.219 ; gain = 0.000 ; free physical = 4773 ; free virtual = 10949
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8103.219 ; gain = 0.000 ; free physical = 4774 ; free virtual = 10949
Time resolution is 1 ps
Reg val hex: 1feb000a
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 8103.219 ; gain = 0.000 ; free physical = 4772 ; free virtual = 10948
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:84]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8111.223 ; gain = 0.000 ; free physical = 4775 ; free virtual = 10950
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8111.223 ; gain = 0.000 ; free physical = 4775 ; free virtual = 10950
Time resolution is 1 ps
Reg val hex: 1feb000a
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8111.223 ; gain = 0.000 ; free physical = 4768 ; free virtual = 10945
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:84]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8127.230 ; gain = 0.000 ; free physical = 4757 ; free virtual = 10933
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8127.230 ; gain = 0.000 ; free physical = 4757 ; free virtual = 10933
Time resolution is 1 ps
Reg val hex: 1feb000a
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 8127.230 ; gain = 8.000 ; free physical = 4755 ; free virtual = 10932
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:84]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8151.242 ; gain = 0.000 ; free physical = 4755 ; free virtual = 10931
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8151.242 ; gain = 0.000 ; free physical = 4755 ; free virtual = 10931
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8151.242 ; gain = 0.000 ; free physical = 4753 ; free virtual = 10930
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:84]
ERROR: [VRFC 10-2934] 'axi_protocol_checker' is already declared [/home/adg/GitHub/verilog_test/tb_top.v:214]
ERROR: [VRFC 10-2865] module 'tb_top' ignored due to previous errors [/home/adg/GitHub/verilog_test/tb_top.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:84]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8167.250 ; gain = 0.000 ; free physical = 4723 ; free virtual = 10913
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8167.250 ; gain = 0.000 ; free physical = 4724 ; free virtual = 10913
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 8167.250 ; gain = 0.000 ; free physical = 4718 ; free virtual = 10910
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8223.277 ; gain = 0.000 ; free physical = 4736 ; free virtual = 10912
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8223.277 ; gain = 0.000 ; free physical = 4736 ; free virtual = 10912
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8223.277 ; gain = 0.000 ; free physical = 4732 ; free virtual = 10911
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8247.289 ; gain = 0.000 ; free physical = 4692 ; free virtual = 10870
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8247.289 ; gain = 0.000 ; free physical = 4692 ; free virtual = 10870
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 8247.289 ; gain = 0.000 ; free physical = 4685 ; free virtual = 10865
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8247.289 ; gain = 0.000 ; free physical = 4685 ; free virtual = 10863
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8247.289 ; gain = 0.000 ; free physical = 4685 ; free virtual = 10863
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8247.289 ; gain = 0.000 ; free physical = 4676 ; free virtual = 10857
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8247.289 ; gain = 0.000 ; free physical = 4660 ; free virtual = 10838
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8247.289 ; gain = 0.000 ; free physical = 4660 ; free virtual = 10838
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
              545000 : tb_top.axi_protocol_checker2.inst.REP : BIT(         62) :   ERROR : AXI_ERRS_RDATA_STABLE: RDATA must remain stable when RVALID is asserted and RREADY low. Spec: section A3.2.1.
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8247.289 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10836
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8287.309 ; gain = 0.000 ; free physical = 4651 ; free virtual = 10829
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8287.309 ; gain = 0.000 ; free physical = 4651 ; free virtual = 10829
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
              545000 : tb_top.axi_protocol_checker2.inst.REP : BIT(         62) :   ERROR : AXI_ERRS_RDATA_STABLE: RDATA must remain stable when RVALID is asserted and RREADY low. Spec: section A3.2.1.
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8287.309 ; gain = 0.000 ; free physical = 4642 ; free virtual = 10823
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4645 ; free virtual = 10823
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4645 ; free virtual = 10823
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
              545000 : tb_top.axi_protocol_checker2.inst.REP : BIT(         62) :   ERROR : AXI_ERRS_RDATA_STABLE: RDATA must remain stable when RVALID is asserted and RREADY low. Spec: section A3.2.1.
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4634 ; free virtual = 10815
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4645 ; free virtual = 10823
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4645 ; free virtual = 10823
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
              545000 : tb_top.axi_protocol_checker2.inst.REP : BIT(         62) :   ERROR : AXI_ERRS_RDATA_STABLE: RDATA must remain stable when RVALID is asserted and RREADY low. Spec: section A3.2.1.
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4638 ; free virtual = 10819
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4638 ; free virtual = 10817
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4638 ; free virtual = 10817
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4631 ; free virtual = 10813
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4638 ; free virtual = 10817
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4638 ; free virtual = 10817
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 8303.316 ; gain = 0.000 ; free physical = 4630 ; free virtual = 10811
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8311.320 ; gain = 0.000 ; free physical = 4634 ; free virtual = 10813
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8311.320 ; gain = 0.000 ; free physical = 4634 ; free virtual = 10813
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
              555000 : tb_top.axi_protocol_checker2.inst.REP : BIT(         62) :   ERROR : AXI_ERRS_RDATA_STABLE: RDATA must remain stable when RVALID is asserted and RREADY low. Spec: section A3.2.1.
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8311.320 ; gain = 0.000 ; free physical = 4625 ; free virtual = 10807
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8335.332 ; gain = 0.000 ; free physical = 4631 ; free virtual = 10811
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8335.332 ; gain = 0.000 ; free physical = 4631 ; free virtual = 10811
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 8335.332 ; gain = 0.000 ; free physical = 4624 ; free virtual = 10805
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8343.336 ; gain = 0.000 ; free physical = 4632 ; free virtual = 10812
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8343.336 ; gain = 0.000 ; free physical = 4632 ; free virtual = 10812
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8343.336 ; gain = 0.000 ; free physical = 4625 ; free virtual = 10807
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8383.355 ; gain = 0.000 ; free physical = 4615 ; free virtual = 10795
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8383.355 ; gain = 0.000 ; free physical = 4615 ; free virtual = 10795
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8383.355 ; gain = 0.000 ; free physical = 4608 ; free virtual = 10790
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:85]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:298]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:538]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8383.355 ; gain = 0.000 ; free physical = 4613 ; free virtual = 10793
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8383.355 ; gain = 0.000 ; free physical = 4613 ; free virtual = 10793
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8383.355 ; gain = 0.000 ; free physical = 4607 ; free virtual = 10790
update_compile_order -fileset sim_1
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'axi_intfc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_intfc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj axi_intfc_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'axi_intfc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot axi_intfc_behav xil_defaultlib.axi_intfc -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot axi_intfc_behav xil_defaultlib.axi_intfc -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.axi_intfc
Built simulation snapshot axi_intfc_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/axi_intfc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/axi_intfc_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug 26 20:43:15 2021. For additional details about this file, please refer to the WebTalk help file at /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 26 20:43:15 2021...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8503.414 ; gain = 0.000 ; free physical = 4724 ; free virtual = 10914
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8503.414 ; gain = 0.000 ; free physical = 4724 ; free virtual = 10914
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 8503.414 ; gain = 8.000 ; free physical = 4717 ; free virtual = 10909
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'axi_intfc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_intfc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj axi_intfc_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'axi_intfc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot axi_intfc_behav xil_defaultlib.axi_intfc -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot axi_intfc_behav xil_defaultlib.axi_intfc -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8543.434 ; gain = 0.000 ; free physical = 4700 ; free virtual = 10892
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:543]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8543.434 ; gain = 0.000 ; free physical = 4713 ; free virtual = 10903
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8543.434 ; gain = 0.000 ; free physical = 4713 ; free virtual = 10903
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8543.434 ; gain = 0.000 ; free physical = 4707 ; free virtual = 10899
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8575.449 ; gain = 0.000 ; free physical = 4701 ; free virtual = 10891
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8575.449 ; gain = 0.000 ; free physical = 4701 ; free virtual = 10891
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 1000000a
Reg val hex: f200000b
Reg val hex: a300000c
Reg val hex: 3400000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8575.449 ; gain = 0.000 ; free physical = 4694 ; free virtual = 10886
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
ERROR: [VRFC 10-156] */ outside comment [/home/adg/GitHub/verilog_test/tb_top.v:657]
ERROR: [VRFC 10-2865] module 'tb_top' ignored due to previous errors [/home/adg/GitHub/verilog_test/tb_top.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
ERROR: [VRFC 10-156] */ outside comment [/home/adg/GitHub/verilog_test/tb_top.v:658]
ERROR: [VRFC 10-2865] module 'tb_top' ignored due to previous errors [/home/adg/GitHub/verilog_test/tb_top.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
ERROR: [VRFC 10-156] */ outside comment [/home/adg/GitHub/verilog_test/tb_top.v:659]
ERROR: [VRFC 10-2865] module 'tb_top' ignored due to previous errors [/home/adg/GitHub/verilog_test/tb_top.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
ERROR: [VRFC 10-156] */ outside comment [/home/adg/GitHub/verilog_test/tb_top.v:659]
ERROR: [VRFC 10-2865] module 'tb_top' ignored due to previous errors [/home/adg/GitHub/verilog_test/tb_top.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8575.449 ; gain = 0.000 ; free physical = 4274 ; free virtual = 10720
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8575.449 ; gain = 0.000 ; free physical = 4274 ; free virtual = 10720
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 00000000
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 8577.449 ; gain = 2.000 ; free physical = 4266 ; free virtual = 10714
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4406 ; free virtual = 10877
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4406 ; free virtual = 10877
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d

Time: 625 ns Started: 625 ns Scope: /tb_top/axi_protocol_checker2/inst/REP File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5068
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 625 ns  Iteration: 0  Process: /tb_top/axi_protocol_checker2/inst/REP//tb_top/axi_protocol_checker2/inst/REP  Scope: tb_top.axi_protocol_checker2.inst.REP  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5069
********************
Reg val hex: 00000000
Reg val hex: 1feb000b
Reg val hex: 1feb000c
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4399 ; free virtual = 10873
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4484 ; free virtual = 10947
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4484 ; free virtual = 10947
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d

Time: 625 ns Started: 625 ns Scope: /tb_top/axi_protocol_checker2/inst/REP File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5068
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 625 ns  Iteration: 0  Process: /tb_top/axi_protocol_checker2/inst/REP//tb_top/axi_protocol_checker2/inst/REP  Scope: tb_top.axi_protocol_checker2.inst.REP  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5069
********************
Reg val hex: 00000000
Reg val hex: 1feb000b
Reg val hex: 1feb000c
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4477 ; free virtual = 10943
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4482 ; free virtual = 10945
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4482 ; free virtual = 10945
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 00000000
Reg val hex: 1feb000b
Reg val hex: 1feb000c
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4475 ; free virtual = 10940
run all
Reg val hex: 1feb000d
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4454 ; free virtual = 10934
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4470 ; free virtual = 10943
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4470 ; free virtual = 10943
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 00000000
Reg val hex: 1feb000b
Reg val hex: 1feb000c
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 8642.484 ; gain = 0.000 ; free physical = 4473 ; free virtual = 10939
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8684.500 ; gain = 0.000 ; free physical = 4428 ; free virtual = 10889
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8684.500 ; gain = 0.000 ; free physical = 4428 ; free virtual = 10889
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 00000000
Reg val hex: 1feb000b
Reg val hex: 1feb000c
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 8684.500 ; gain = 0.000 ; free physical = 4421 ; free virtual = 10884
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8748.531 ; gain = 0.000 ; free physical = 5017 ; free virtual = 11499
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 27 14:14:48 2021. For additional details about this file, please refer to the WebTalk help file at /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 27 14:14:48 2021...
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 8748.531 ; gain = 0.000 ; free physical = 5018 ; free virtual = 11500
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 8748.531 ; gain = 0.000 ; free physical = 5018 ; free virtual = 11500
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 8748.531 ; gain = 0.000 ; free physical = 5009 ; free virtual = 11493
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8761.539 ; gain = 0.000 ; free physical = 5014 ; free virtual = 11496
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8761.539 ; gain = 0.000 ; free physical = 5014 ; free virtual = 11496
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 00000000
Reg val hex: 00000000
Reg val hex: 00000000
Reg val hex: 00000000
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8761.539 ; gain = 0.000 ; free physical = 5002 ; free virtual = 11487
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8777.547 ; gain = 0.000 ; free physical = 4909 ; free virtual = 11393
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8777.547 ; gain = 0.000 ; free physical = 4909 ; free virtual = 11393
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 1000000a
Reg val hex: f200000b
Reg val hex: a300000c
Reg val hex: 3400000d
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 8777.547 ; gain = 0.000 ; free physical = 4536 ; free virtual = 11036
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8787.559 ; gain = 0.000 ; free physical = 4989 ; free virtual = 11475
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8787.559 ; gain = 0.000 ; free physical = 4989 ; free virtual = 11476
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 1000000a
Reg val hex: 1feb000b
Reg val hex: a300000c
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8787.559 ; gain = 0.000 ; free physical = 4983 ; free virtual = 11473
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8793.555 ; gain = 0.000 ; free physical = 5007 ; free virtual = 11494
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8793.555 ; gain = 0.000 ; free physical = 5007 ; free virtual = 11494
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 100fffff
Reg val hex: 1feb000b
Reg val hex: a00fffff
Reg val hex: 1feb000d
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8793.555 ; gain = 0.000 ; free physical = 4997 ; free virtual = 11487
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8817.574 ; gain = 0.000 ; free physical = 4994 ; free virtual = 11481
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8817.574 ; gain = 0.000 ; free physical = 4994 ; free virtual = 11481
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 100fffff
Reg val hex: 200fffff
Reg val hex: 300fffff
Reg val hex: 400fffff
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 8817.574 ; gain = 0.000 ; free physical = 4984 ; free virtual = 11474
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8825.570 ; gain = 0.000 ; free physical = 4990 ; free virtual = 11478
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8825.570 ; gain = 0.000 ; free physical = 4990 ; free virtual = 11478
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 100fffff
Reg val hex: 200fffff
Reg val hex: 300fffff
Reg val hex: 400fffff
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8825.570 ; gain = 0.000 ; free physical = 4983 ; free virtual = 11473
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:90]
WARNING: [VRFC 10-159] /* in comment [/home/adg/GitHub/verilog_test/tb_top.v:542]
xvhdl --incr --relax -prj tb_top_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.top(par1=1,par2=2,par3=3)
Compiling architecture rtl of entity xil_defaultlib.count4 [count4_default]
Compiling module xil_defaultlib.axi_slave
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8849.582 ; gain = 0.000 ; free physical = 4994 ; free virtual = 11482
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8849.582 ; gain = 0.000 ; free physical = 4994 ; free virtual = 11482
Time resolution is 1 ps
Reg val hex: 1feb000a
Reg val hex: 1feb000b
Reg val hex: 1feb000c
Reg val hex: 1feb000d
********************
Reg val hex: 100fffff
Reg val hex: 200fffff
Reg val hex: 300fffff
Reg val hex: 400fffff
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8849.582 ; gain = 0.000 ; free physical = 4985 ; free virtual = 11475
