INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:25:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.622ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.839ns (38.243%)  route 2.970ns (61.757%))
  Logic Levels:           14  (CARRY4=6 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1510, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X16Y171        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y171        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=20, routed)          0.439     1.201    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X15Y171        LUT4 (Prop_lut4_I3_O)        0.043     1.244 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.244    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.495 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.495    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.602 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[2]
                         net (fo=42, routed)          0.614     2.216    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_5
    SLICE_X18Y178        LUT4 (Prop_lut4_I1_O)        0.118     2.334 f  lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_3/O
                         net (fo=1, routed)           0.520     2.854    lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_3_n_0
    SLICE_X16Y177        LUT6 (Prop_lut6_I1_O)        0.043     2.897 f  lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_1/O
                         net (fo=2, routed)           0.154     3.051    load2/data_tehb/control/D[4]
    SLICE_X16Y177        LUT5 (Prop_lut5_I1_O)        0.043     3.094 f  load2/data_tehb/control/sXsYExnXY_c1[3]_i_12/O
                         net (fo=1, routed)           0.435     3.529    load2/data_tehb/control/sXsYExnXY_c1[3]_i_12_n_0
    SLICE_X14Y176        LUT6 (Prop_lut6_I4_O)        0.043     3.572 r  load2/data_tehb/control/sXsYExnXY_c1[3]_i_5/O
                         net (fo=5, routed)           0.171     3.744    lsq1/handshake_lsq_lsq1_core/zero__0
    SLICE_X14Y175        LUT6 (Prop_lut6_I5_O)        0.043     3.787 f  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.102     3.889    mem_controller2/read_arbiter/data/exnR[0]
    SLICE_X14Y175        LUT6 (Prop_lut6_I5_O)        0.043     3.932 r  mem_controller2/read_arbiter/data/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.172     4.104    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X12Y175        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.291 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.291    addf0/operator/ltOp_carry__2_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.413 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.194     4.607    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X15Y175        LUT6 (Prop_lut6_I5_O)        0.127     4.734 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.168     4.902    addf0/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X13Y175        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.164 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.164    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.317 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     5.317    addf0/operator/expDiff_c0[5]
    SLICE_X13Y176        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1510, unset)         0.483     3.683    addf0/operator/clk
    SLICE_X13Y176        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X13Y176        FDRE (Setup_fdre_C_D)        0.048     3.695    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                 -1.622    




