
ubuntu-preinstalled/timedatectl:     file format elf32-littlearm


Disassembly of section .init:

00001684 <.init>:
    1684:	push	{r3, lr}
    1688:	bl	1e78 <log_oom_internal@plt+0x390>
    168c:	pop	{r3, pc}

Disassembly of section .plt:

00001690 <localtime_r@plt-0x14>:
    1690:	push	{lr}		; (str lr, [sp, #-4]!)
    1694:	ldr	lr, [pc, #4]	; 16a0 <localtime_r@plt-0x4>
    1698:	add	lr, pc, lr
    169c:	ldr	pc, [lr, #8]!
    16a0:	andeq	r5, r1, r8, lsr #15

000016a4 <localtime_r@plt>:
    16a4:	add	ip, pc, #0, 12
    16a8:	add	ip, ip, #86016	; 0x15000
    16ac:	ldr	pc, [ip, #1960]!	; 0x7a8

000016b0 <sd_bus_match_signal@plt>:
    16b0:	add	ip, pc, #0, 12
    16b4:	add	ip, ip, #86016	; 0x15000
    16b8:	ldr	pc, [ip, #1952]!	; 0x7a0

000016bc <version@plt>:
    16bc:	add	ip, pc, #0, 12
    16c0:	add	ip, ip, #86016	; 0x15000
    16c4:	ldr	pc, [ip, #1944]!	; 0x798

000016c8 <sd_event_loop@plt>:
    16c8:	add	ip, pc, #0, 12
    16cc:	add	ip, ip, #86016	; 0x15000
    16d0:	ldr	pc, [ip, #1936]!	; 0x790

000016d4 <table_add_cell_stringf@plt>:
    16d4:	add	ip, pc, #0, 12
    16d8:	add	ip, ip, #86016	; 0x15000
    16dc:	ldr	pc, [ip, #1928]!	; 0x788

000016e0 <free@plt>:
    16e0:	add	ip, pc, #0, 12
    16e4:	add	ip, ip, #86016	; 0x15000
    16e8:	ldr	pc, [ip, #1920]!	; 0x780

000016ec <log_open@plt>:
    16ec:	add	ip, pc, #0, 12
    16f0:	add	ip, ip, #86016	; 0x15000
    16f4:	ldr	pc, [ip, #1912]!	; 0x778

000016f8 <log_show_color@plt>:
    16f8:	add	ip, pc, #0, 12
    16fc:	add	ip, ip, #86016	; 0x15000
    1700:	ldr	pc, [ip, #1904]!	; 0x770

00001704 <log_assert_failed_unreachable_realm@plt>:
    1704:	add	ip, pc, #0, 12
    1708:	add	ip, ip, #86016	; 0x15000
    170c:	ldr	pc, [ip, #1896]!	; 0x768

00001710 <table_add_cell_full@plt>:
    1710:	add	ip, pc, #0, 12
    1714:	add	ip, ip, #86016	; 0x15000
    1718:	ldr	pc, [ip, #1888]!	; 0x760

0000171c <polkit_agent_open_if_enabled@plt>:
    171c:	add	ip, pc, #0, 12
    1720:	add	ip, ip, #86016	; 0x15000
    1724:	ldr	pc, [ip, #1880]!	; 0x758

00001728 <strcmp_ptr@plt>:
    1728:	add	ip, pc, #0, 12
    172c:	add	ip, ip, #86016	; 0x15000
    1730:	ldr	pc, [ip, #1872]!	; 0x750

00001734 <parse_timestamp@plt>:
    1734:	add	ip, pc, #0, 12
    1738:	add	ip, ip, #86016	; 0x15000
    173c:	ldr	pc, [ip, #1864]!	; 0x748

00001740 <ask_password_agent_close@plt>:
    1740:	add	ip, pc, #0, 12
    1744:	add	ip, ip, #86016	; 0x15000
    1748:	ldr	pc, [ip, #1856]!	; 0x740

0000174c <polkit_agent_close@plt>:
    174c:	add	ip, pc, #0, 12
    1750:	add	ip, ip, #86016	; 0x15000
    1754:	ldr	pc, [ip, #1848]!	; 0x738

00001758 <mac_selinux_finish@plt>:
    1758:	add	ip, pc, #0, 12
    175c:	add	ip, ip, #86016	; 0x15000
    1760:	ldr	pc, [ip, #1840]!	; 0x730

00001764 <table_set_ellipsize_percent@plt>:
    1764:	add	ip, pc, #0, 12
    1768:	add	ip, ip, #86016	; 0x15000
    176c:	ldr	pc, [ip, #1832]!	; 0x728

00001770 <sd_notifyf@plt>:
    1770:	add	ip, pc, #0, 12
    1774:	add	ip, ip, #86016	; 0x15000
    1778:	ldr	pc, [ip, #1824]!	; 0x720

0000177c <sd_event_default@plt>:
    177c:	add	ip, pc, #0, 12
    1780:	add	ip, ip, #86016	; 0x15000
    1784:	ldr	pc, [ip, #1816]!	; 0x718

00001788 <strftime@plt>:
    1788:	add	ip, pc, #0, 12
    178c:	add	ip, ip, #86016	; 0x15000
    1790:	ldr	pc, [ip, #1808]!	; 0x710

00001794 <memset@plt>:
    1794:	add	ip, pc, #0, 12
    1798:	add	ip, ip, #86016	; 0x15000
    179c:	ldr	pc, [ip, #1800]!	; 0x708

000017a0 <log_get_max_level_realm@plt>:
    17a0:	add	ip, pc, #0, 12
    17a4:	add	ip, ip, #86016	; 0x15000
    17a8:	ldr	pc, [ip, #1792]!	; 0x700

000017ac <table_set_header@plt>:
    17ac:	add	ip, pc, #0, 12
    17b0:	add	ip, ip, #86016	; 0x15000
    17b4:	ldr	pc, [ip, #1784]!	; 0x6f8

000017b8 <abort@plt>:
    17b8:	add	ip, pc, #0, 12
    17bc:	add	ip, ip, #86016	; 0x15000
    17c0:	ldr	pc, [ip, #1776]!	; 0x6f0

000017c4 <dispatch_verb@plt>:
    17c4:	add	ip, pc, #0, 12
    17c8:	add	ip, ip, #86016	; 0x15000
    17cc:	ldr	pc, [ip, #1768]!	; 0x6e8

000017d0 <exp2@plt>:
    17d0:	add	ip, pc, #0, 12
    17d4:	add	ip, ip, #86016	; 0x15000
    17d8:	ldr	pc, [ip, #1760]!	; 0x6e0

000017dc <unsetenv@plt>:
    17dc:	add	ip, pc, #0, 12
    17e0:	add	ip, ip, #86016	; 0x15000
    17e4:	ldr	pc, [ip, #1752]!	; 0x6d8

000017e8 <gmtime_r@plt>:
    17e8:	add	ip, pc, #0, 12
    17ec:	add	ip, ip, #86016	; 0x15000
    17f0:	ldr	pc, [ip, #1744]!	; 0x6d0

000017f4 <in_addr_to_string@plt>:
    17f4:	add	ip, pc, #0, 12
    17f8:	add	ip, ip, #86016	; 0x15000
    17fc:	ldr	pc, [ip, #1736]!	; 0x6c8

00001800 <sd_bus_error_free@plt>:
    1800:	add	ip, pc, #0, 12
    1804:	add	ip, ip, #86016	; 0x15000
    1808:	ldr	pc, [ip, #1728]!	; 0x6c0

0000180c <strcpy@plt>:
    180c:	add	ip, pc, #0, 12
    1810:	add	ip, ip, #86016	; 0x15000
    1814:	ldr	pc, [ip, #1720]!	; 0x6b8

00001818 <sd_bus_flush_close_unref@plt>:
    1818:	add	ip, pc, #0, 12
    181c:	add	ip, ip, #86016	; 0x15000
    1820:	ldr	pc, [ip, #1712]!	; 0x6b0

00001824 <tzset@plt>:
    1824:	add	ip, pc, #0, 12
    1828:	add	ip, ip, #86016	; 0x15000
    182c:	ldr	pc, [ip, #1704]!	; 0x6a8

00001830 <sd_bus_message_exit_container@plt>:
    1830:	add	ip, pc, #0, 12
    1834:	add	ip, ip, #86016	; 0x15000
    1838:	ldr	pc, [ip, #1696]!	; 0x6a0

0000183c <bus_map_all_properties@plt>:
    183c:	add	ip, pc, #0, 12
    1840:	add	ip, ip, #86016	; 0x15000
    1844:	ldr	pc, [ip, #1688]!	; 0x698

00001848 <table_new_internal@plt>:
    1848:	add	ip, pc, #0, 12
    184c:	add	ip, ip, #86016	; 0x15000
    1850:	ldr	pc, [ip, #1680]!	; 0x690

00001854 <sd_bus_message_enter_container@plt>:
    1854:	add	ip, pc, #0, 12
    1858:	add	ip, ip, #86016	; 0x15000
    185c:	ldr	pc, [ip, #1672]!	; 0x688

00001860 <table_set_align_percent@plt>:
    1860:	add	ip, pc, #0, 12
    1864:	add	ip, ip, #86016	; 0x15000
    1868:	ldr	pc, [ip, #1664]!	; 0x680

0000186c <sd_bus_message_new_method_call@plt>:
    186c:	add	ip, pc, #0, 12
    1870:	add	ip, ip, #86016	; 0x15000
    1874:	ldr	pc, [ip, #1656]!	; 0x678

00001878 <table_add_many_internal@plt>:
    1878:	add	ip, pc, #0, 12
    187c:	add	ip, ip, #86016	; 0x15000
    1880:	ldr	pc, [ip, #1648]!	; 0x670

00001884 <__stack_chk_fail@plt>:
    1884:	add	ip, pc, #0, 12
    1888:	add	ip, ip, #86016	; 0x15000
    188c:	ldr	pc, [ip, #1640]!	; 0x668

00001890 <terminal_urlify_man@plt>:
    1890:	add	ip, pc, #0, 12
    1894:	add	ip, ip, #86016	; 0x15000
    1898:	ldr	pc, [ip, #1632]!	; 0x660

0000189c <setenv@plt>:
    189c:	add	ip, pc, #0, 12
    18a0:	add	ip, ip, #86016	; 0x15000
    18a4:	ldr	pc, [ip, #1624]!	; 0x658

000018a8 <sd_bus_message_append_strv@plt>:
    18a8:	add	ip, pc, #0, 12
    18ac:	add	ip, ip, #86016	; 0x15000
    18b0:	ldr	pc, [ip, #1616]!	; 0x650

000018b4 <terminal_is_dumb@plt>:
    18b4:	add	ip, pc, #0, 12
    18b8:	add	ip, ip, #86016	; 0x15000
    18bc:	ldr	pc, [ip, #1608]!	; 0x648

000018c0 <sd_bus_attach_event@plt>:
    18c0:	add	ip, pc, #0, 12
    18c4:	add	ip, ip, #86016	; 0x15000
    18c8:	ldr	pc, [ip, #1600]!	; 0x640

000018cc <format_timestamp@plt>:
    18cc:	add	ip, pc, #0, 12
    18d0:	add	ip, ip, #86016	; 0x15000
    18d4:	ldr	pc, [ip, #1592]!	; 0x638

000018d8 <parse_boolean@plt>:
    18d8:	add	ip, pc, #0, 12
    18dc:	add	ip, ip, #86016	; 0x15000
    18e0:	ldr	pc, [ip, #1584]!	; 0x630

000018e4 <sd_bus_message_peek_type@plt>:
    18e4:	add	ip, pc, #0, 12
    18e8:	add	ip, ip, #86016	; 0x15000
    18ec:	ldr	pc, [ip, #1576]!	; 0x628

000018f0 <table_unref@plt>:
    18f0:	add	ip, pc, #0, 12
    18f4:	add	ip, ip, #86016	; 0x15000
    18f8:	ldr	pc, [ip, #1568]!	; 0x620

000018fc <getopt_long@plt>:
    18fc:	add	ip, pc, #0, 12
    1900:	add	ip, ip, #86016	; 0x15000
    1904:	ldr	pc, [ip, #1560]!	; 0x618

00001908 <raise@plt>:
    1908:	add	ip, pc, #0, 12
    190c:	add	ip, ip, #86016	; 0x15000
    1910:	ldr	pc, [ip, #1552]!	; 0x610

00001914 <sd_bus_message_unref@plt>:
    1914:	add	ip, pc, #0, 12
    1918:	add	ip, ip, #86016	; 0x15000
    191c:	ldr	pc, [ip, #1544]!	; 0x608

00001920 <pager_close@plt>:
    1920:	add	ip, pc, #0, 12
    1924:	add	ip, ip, #86016	; 0x15000
    1928:	ldr	pc, [ip, #1536]!	; 0x600

0000192c <table_print@plt>:
    192c:	add	ip, pc, #0, 12
    1930:	add	ip, ip, #86016	; 0x15000
    1934:	ldr	pc, [ip, #1528]!	; 0x5f8

00001938 <sd_bus_message_read@plt>:
    1938:	add	ip, pc, #0, 12
    193c:	add	ip, ip, #86016	; 0x15000
    1940:	ldr	pc, [ip, #1520]!	; 0x5f0

00001944 <bus_print_all_properties@plt>:
    1944:	add	ip, pc, #0, 12
    1948:	add	ip, ip, #86016	; 0x15000
    194c:	ldr	pc, [ip, #1512]!	; 0x5e8

00001950 <sd_bus_message_read_strv@plt>:
    1950:	add	ip, pc, #0, 12
    1954:	add	ip, ip, #86016	; 0x15000
    1958:	ldr	pc, [ip, #1504]!	; 0x5e0

0000195c <setlocale@plt>:
    195c:	add	ip, pc, #0, 12
    1960:	add	ip, ip, #86016	; 0x15000
    1964:	ldr	pc, [ip, #1496]!	; 0x5d8

00001968 <fputc@plt>:
    1968:	add	ip, pc, #0, 12
    196c:	add	ip, ip, #86016	; 0x15000
    1970:	ldr	pc, [ip, #1488]!	; 0x5d0

00001974 <fwrite@plt>:
    1974:	add	ip, pc, #0, 12
    1978:	add	ip, ip, #86016	; 0x15000
    197c:	ldr	pc, [ip, #1480]!	; 0x5c8

00001980 <memcpy@plt>:
    1980:	add	ip, pc, #0, 12
    1984:	add	ip, ip, #86016	; 0x15000
    1988:	ldr	pc, [ip, #1472]!	; 0x5c0

0000198c <strv_extend@plt>:
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #86016	; 0x15000
    1994:	ldr	pc, [ip, #1464]!	; 0x5b8

00001998 <sd_bus_message_read_array@plt>:
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #86016	; 0x15000
    19a0:	ldr	pc, [ip, #1456]!	; 0x5b0

000019a4 <strlen@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #86016	; 0x15000
    19ac:	ldr	pc, [ip, #1448]!	; 0x5a8

000019b0 <strv_print@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #86016	; 0x15000
    19b8:	ldr	pc, [ip, #1440]!	; 0x5a0

000019bc <sd_bus_message_get_bus@plt>:
    19bc:	add	ip, pc, #0, 12
    19c0:	add	ip, ip, #86016	; 0x15000
    19c4:	ldr	pc, [ip, #1432]!	; 0x598

000019c8 <bus_error_message@plt>:
    19c8:	add	ip, pc, #0, 12
    19cc:	add	ip, ip, #86016	; 0x15000
    19d0:	ldr	pc, [ip, #1424]!	; 0x590

000019d4 <strcmp@plt>:
    19d4:	add	ip, pc, #0, 12
    19d8:	add	ip, ip, #86016	; 0x15000
    19dc:	ldr	pc, [ip, #1416]!	; 0x588

000019e0 <log_parse_environment_realm@plt>:
    19e0:	add	ip, pc, #0, 12
    19e4:	add	ip, ip, #86016	; 0x15000
    19e8:	ldr	pc, [ip, #1408]!	; 0x580

000019ec <sd_event_unref@plt>:
    19ec:	add	ip, pc, #0, 12
    19f0:	add	ip, ip, #86016	; 0x15000
    19f4:	ldr	pc, [ip, #1400]!	; 0x578

000019f8 <time@plt>:
    19f8:	add	ip, pc, #0, 12
    19fc:	add	ip, ip, #86016	; 0x15000
    1a00:	ldr	pc, [ip, #1392]!	; 0x570

00001a04 <sd_bus_call_method@plt>:
    1a04:	add	ip, pc, #0, 12
    1a08:	add	ip, ip, #86016	; 0x15000
    1a0c:	ldr	pc, [ip, #1384]!	; 0x568

00001a10 <__errno_location@plt>:
    1a10:	add	ip, pc, #0, 12
    1a14:	add	ip, ip, #86016	; 0x15000
    1a18:	ldr	pc, [ip, #1376]!	; 0x560

00001a1c <sd_bus_call@plt>:
    1a1c:	add	ip, pc, #0, 12
    1a20:	add	ip, ip, #86016	; 0x15000
    1a24:	ldr	pc, [ip, #1368]!	; 0x558

00001a28 <log_assert_failed_realm@plt>:
    1a28:	add	ip, pc, #0, 12
    1a2c:	add	ip, ip, #86016	; 0x15000
    1a30:	ldr	pc, [ip, #1360]!	; 0x550

00001a34 <log_internal_realm@plt>:
    1a34:	add	ip, pc, #0, 12
    1a38:	add	ip, ip, #86016	; 0x15000
    1a3c:	ldr	pc, [ip, #1352]!	; 0x548

00001a40 <format_timespan@plt>:
    1a40:	add	ip, pc, #0, 12
    1a44:	add	ip, ip, #86016	; 0x15000
    1a48:	ldr	pc, [ip, #1344]!	; 0x540

00001a4c <bus_print_property_value@plt>:
    1a4c:	add	ip, pc, #0, 12
    1a50:	add	ip, ip, #86016	; 0x15000
    1a54:	ldr	pc, [ip, #1336]!	; 0x538

00001a58 <pager_open@plt>:
    1a58:	add	ip, pc, #0, 12
    1a5c:	add	ip, ip, #86016	; 0x15000
    1a60:	ldr	pc, [ip, #1328]!	; 0x530

00001a64 <fputs@plt>:
    1a64:	add	ip, pc, #0, 12
    1a68:	add	ip, ip, #86016	; 0x15000
    1a6c:	ldr	pc, [ip, #1320]!	; 0x528

00001a70 <getenv@plt>:
    1a70:	add	ip, pc, #0, 12
    1a74:	add	ip, ip, #86016	; 0x15000
    1a78:	ldr	pc, [ip, #1312]!	; 0x520

00001a7c <__libc_start_main@plt>:
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #86016	; 0x15000
    1a84:	ldr	pc, [ip, #1304]!	; 0x518

00001a88 <colors_enabled@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #86016	; 0x15000
    1a90:	ldr	pc, [ip, #1296]!	; 0x510

00001a94 <__gmon_start__@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #86016	; 0x15000
    1a9c:	ldr	pc, [ip, #1288]!	; 0x508

00001aa0 <sd_bus_message_append@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #86016	; 0x15000
    1aa8:	ldr	pc, [ip, #1280]!	; 0x500

00001aac <__cxa_finalize@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #86016	; 0x15000
    1ab4:	ldr	pc, [ip, #1272]!	; 0x4f8

00001ab8 <parse_ifindex@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #86016	; 0x15000
    1ac0:	ldr	pc, [ip, #1264]!	; 0x4f0

00001ac4 <__printf_chk@plt>:
    1ac4:	add	ip, pc, #0, 12
    1ac8:	add	ip, ip, #86016	; 0x15000
    1acc:	ldr	pc, [ip, #1256]!	; 0x4e8

00001ad0 <bus_connect_transport@plt>:
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #86016	; 0x15000
    1ad8:	ldr	pc, [ip, #1248]!	; 0x4e0

00001adc <table_get_cell@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #86016	; 0x15000
    1ae4:	ldr	pc, [ip, #1240]!	; 0x4d8

00001ae8 <log_oom_internal@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #86016	; 0x15000
    1af0:	ldr	pc, [ip, #1232]!	; 0x4d0

Disassembly of section .text:

00001af8 <.text>:
    1af8:	blmi	fea1459c <log_oom_internal@plt+0xfea12ab4>
    1afc:	push	{r1, r3, r4, r5, r6, sl, lr}
    1b00:	strdlt	r4, [r4], r0
    1b04:	strmi	r4, [r4], -r6, lsr #31
    1b08:			; <UNDEFINED> instruction: 0x460d58d3
    1b0c:	ldrbtmi	r4, [pc], #-2725	; 1b14 <log_oom_internal@plt+0x2c>
    1b10:	movwls	r6, #14363	; 0x381b
    1b14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1b18:	stmibmi	r4!, {r0, r1, r5, r7, r8, r9, fp, lr}
    1b1c:	ldmpl	sl!, {r1, r2, sp}
    1b20:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    1b24:	ldmpl	fp!, {r2, r4, sp, lr}^
    1b28:	andsvs	r9, sp, r2, lsl #12
    1b2c:	svc	0x0016f7ff
    1b30:			; <UNDEFINED> instruction: 0xf7ff2001
    1b34:	ldrtmi	lr, [r0], -r2, ror #27
    1b38:	svc	0x0052f7ff
    1b3c:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    1b40:	vrshr.s64	d20, d20, #64
    1b44:	stccs	0, cr8, [r0, #-844]	; 0xfffffcb4
    1b48:	sbcshi	pc, pc, r0
    1b4c:			; <UNDEFINED> instruction: 0xf8df4e98
    1b50:	ldrbtmi	r8, [lr], #-612	; 0xfffffd9c
    1b54:			; <UNDEFINED> instruction: 0xf50644f8
    1b58:			; <UNDEFINED> instruction: 0xf1087690
    1b5c:	bmi	fe583f84 <log_oom_internal@plt+0xfe58249c>
    1b60:	beq	3dca4 <log_oom_internal@plt+0x3c1bc>
    1b64:			; <UNDEFINED> instruction: 0x46294633
    1b68:			; <UNDEFINED> instruction: 0x4620447a
    1b6c:	andge	pc, r0, sp, asr #17
    1b70:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1b74:	blle	1709384 <log_oom_internal@plt+0x170789c>
    1b78:	svcvc	0x0083f5b2
    1b7c:	rscshi	pc, r5, r0, lsl #5
    1b80:			; <UNDEFINED> instruction: 0xdc112aff
    1b84:			; <UNDEFINED> instruction: 0xf0002a61
    1b88:	mcrrle	0, 9, r8, fp, cr10
    1b8c:			; <UNDEFINED> instruction: 0xf0002a48
    1b90:	bcs	1361de0 <log_oom_internal@plt+0x13602f8>
    1b94:	bmi	fe275fe8 <log_oom_internal@plt+0xfe274500>
    1b98:	ldrbtmi	r2, [sl], #-258	; 0xfffffefe
    1b9c:	andsvs	r4, r1, r8, lsl #23
    1ba0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1ba4:	bfi	r6, r3, #3, #24
    1ba8:	orrvc	pc, r0, #1862270976	; 0x6f000000
    1bac:	bcs	112c1c <log_oom_internal@plt+0x111134>
    1bb0:	rschi	pc, sp, r0, lsl #4
    1bb4:			; <UNDEFINED> instruction: 0xf002e8df
    1bb8:	strbtvs	r6, [r9], #-3699	; 0xfffff18d
    1bbc:	bcs	fc1dac <log_oom_internal@plt+0xfc02c4>
    1bc0:	sbcshi	pc, r3, r0, asr #32
    1bc4:			; <UNDEFINED> instruction: 0xf06f9802
    1bc8:	stmdacs	r0, {r0, r2, r4, r9, sl}
    1bcc:			; <UNDEFINED> instruction: 0xf7ffd07c
    1bd0:	cdpcs	14, 0, cr14, cr0, cr4, {1}
    1bd4:			; <UNDEFINED> instruction: 0xf7ffdb7a
    1bd8:			; <UNDEFINED> instruction: 0xf7ffedb4
    1bdc:			; <UNDEFINED> instruction: 0xf7ffedb8
    1be0:			; <UNDEFINED> instruction: 0xf7ffeea0
    1be4:	blmi	1dfd2d4 <log_oom_internal@plt+0x1dfb7ec>
    1be8:	strdlt	r5, [r4, #-140]!	; 0xffffff74
    1bec:	strcc	r4, [r3], #-2934	; 0xfffff48a
    1bf0:	streq	pc, [r3], #-36	; 0xffffffdc
    1bf4:	adcmi	r5, ip, #16580608	; 0xfd0000
    1bf8:	ldmib	r4, {r0, r2, r9, ip, lr, pc}^
    1bfc:	strcc	r0, [r8], #-768	; 0xfffffd00
    1c00:	adcmi	r4, ip, #152, 14	; 0x2600000
    1c04:	bmi	1c76bf0 <log_oom_internal@plt+0x1c75108>
    1c08:	blmi	1905bd0 <log_oom_internal@plt+0x19040e8>
    1c0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1c10:	blls	dbc80 <log_oom_internal@plt+0xda198>
    1c14:			; <UNDEFINED> instruction: 0xf04f405a
    1c18:			; <UNDEFINED> instruction: 0xf0400300
    1c1c:	strhlt	r8, [r4], -r6
    1c20:			; <UNDEFINED> instruction: 0x87f0e8bd
    1c24:	tstle	ip, r8, ror #20
    1c28:			; <UNDEFINED> instruction: 0xf98af000
    1c2c:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    1c30:	stmdami	r7!, {r0, r1, r4, r8, sl, fp, ip, lr, pc}^
    1c34:	andcs	sl, r0, #2048	; 0x800
    1c38:	stmibvs	r1, {r3, r4, r5, r6, sl, lr}
    1c3c:			; <UNDEFINED> instruction: 0xf7ff6800
    1c40:	cdpne	15, 0, cr14, cr6, cr8, {2}
    1c44:	bmi	18f8970 <log_oom_internal@plt+0x18f6e88>
    1c48:	blls	934f4 <log_oom_internal@plt+0x91a0c>
    1c4c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    1c50:	rscsvc	pc, r0, #8388608	; 0x800000
    1c54:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    1c58:	stmdals	r2, {r1, r2, r9, sl, lr}
    1c5c:	adcsle	r2, r8, r0, lsl #16
    1c60:	bcs	1c3bb3c <log_oom_internal@plt+0x1c3a054>
    1c64:	addhi	pc, r1, r0, asr #32
    1c68:			; <UNDEFINED> instruction: 0x46484b55
    1c6c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1c70:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1c74:	blle	1a8bc7c <log_oom_internal@plt+0x1a8a194>
    1c78:			; <UNDEFINED> instruction: 0xf8882301
    1c7c:	strb	r3, [lr, -r4]!
    1c80:	andcs	r4, r1, #87040	; 0x15400
    1c84:	tstvc	sl, #2063597568	; 0x7b000000
    1c88:	blmi	153ba34 <log_oom_internal@plt+0x1539f4c>
    1c8c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1c90:			; <UNDEFINED> instruction: 0xe764701a
    1c94:	andcs	r4, r1, #83968	; 0x14800
    1c98:	ldrvc	r4, [sl, #-1147]	; 0xfffffb85
    1c9c:	bmi	147ba20 <log_oom_internal@plt+0x1479f38>
    1ca0:	ldmdbvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    1ca4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1ca8:	smmla	r8, r3, r1, r6
    1cac:	andcs	r4, r1, #79872	; 0x13800
    1cb0:	cmpvc	sl, fp, ror r4
    1cb4:	bmi	137ba08 <log_oom_internal@plt+0x1379f20>
    1cb8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1cbc:	blmi	133ba7c <log_oom_internal@plt+0x1339f94>
    1cc0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1cc4:	smlald	r7, sl, sl, r1
    1cc8:	ldreq	pc, [r5], -pc, rrx
    1ccc:	rsbsmi	r4, r2, #1196032	; 0x124000
    1cd0:	ldrbtmi	r2, [r9], #-0
    1cd4:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    1cd8:	andcs	lr, r0, sp, ror r7
    1cdc:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1ce0:	stcle	8, cr2, [r1], #-8
    1ce4:	sbclt	r4, r0, #112, 4
    1ce8:	ldr	r4, [r6, r6, asr #4]!
    1cec:	ldrtmi	r4, [r0], -r2, asr #24
    1cf0:	vpmax.s8	q10, q0, q1
    1cf4:	stmdbmi	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, ip, sp}^
    1cf8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1cfc:	ldrvc	pc, [r3], #-1284	; 0xfffffafc
    1d00:	andcc	r4, r3, #2030043136	; 0x79000000
    1d04:			; <UNDEFINED> instruction: 0xf7ff9400
    1d08:	ldcmi	14, cr14, [lr], #-576	; 0xfffffdc0
    1d0c:	bmi	f935b4 <log_oom_internal@plt+0xf91acc>
    1d10:	cmnvc	ip, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1d14:	ldrbtmi	r4, [ip], #-2365	; 0xfffff6c3
    1d18:			; <UNDEFINED> instruction: 0xf504447a
    1d1c:	ldrbtmi	r7, [r9], #-1043	; 0xfffffbed
    1d20:	strls	r3, [r0], #-515	; 0xfffffdfd
    1d24:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1d28:			; <UNDEFINED> instruction: 0x46314839
    1d2c:	vpmin.s8	d20, d0, d25
    1d30:	ldcmi	3, cr4, [r9], #-348	; 0xfffffea4
    1d34:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    1d38:	andsvc	pc, r9, r0, lsl #10
    1d3c:	andcc	r4, r3, #124, 8	; 0x7c000000
    1d40:	streq	lr, [r0], #-2509	; 0xfffff633
    1d44:			; <UNDEFINED> instruction: 0xf7ff2003
    1d48:			; <UNDEFINED> instruction: 0x4606ee76
    1d4c:	blmi	cfbb68 <log_oom_internal@plt+0xcfa080>
    1d50:	ldmdbmi	r3!, {r4, r6, r9, sl, lr}
    1d54:	andsmi	pc, r9, #64, 4
    1d58:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1d5c:	tstvc	r6, #12582912	; 0xc00000	; <UNPREDICTABLE>
    1d60:			; <UNDEFINED> instruction: 0xf7ff3103
    1d64:	strmi	lr, [r6], -r2, asr #29
    1d68:	stcmi	7, cr14, [lr], #-388	; 0xfffffe7c
    1d6c:	msrmi	CPSR_fsx, #64, 4
    1d70:	andcs	r4, r0, sp, lsr #20
    1d74:	ldrbtmi	r4, [ip], #-2349	; 0xfffff6d3
    1d78:			; <UNDEFINED> instruction: 0xf502447a
    1d7c:	ldrbtmi	r7, [r9], #-531	; 0xfffffded
    1d80:	strtmi	r9, [r2], -r0, lsl #4
    1d84:			; <UNDEFINED> instruction: 0xf7ff3203
    1d88:			; <UNDEFINED> instruction: 0xf7ffecbe
    1d8c:			; <UNDEFINED> instruction: 0xf7ffed7c
    1d90:			; <UNDEFINED> instruction: 0x4606ec96
    1d94:	svclt	0x0000e74b
    1d98:	andeq	r5, r1, r8, asr #6
    1d9c:	andeq	r0, r0, ip, ror r1
    1da0:	andeq	r5, r1, r6, lsr r3
    1da4:	andeq	r0, r0, ip, lsl #3
    1da8:	andeq	r0, r0, r0, lsl #3
    1dac:	andeq	r3, r0, lr, lsr #19
    1db0:	strdeq	r4, [r1], -r6
    1db4:			; <UNDEFINED> instruction: 0x000154b4
    1db8:	andeq	r4, r0, r0, ror #8
    1dbc:	andeq	r5, r1, lr, ror #8
    1dc0:	andeq	r0, r0, r8, lsl #3
    1dc4:	muleq	r0, r0, r1
    1dc8:	muleq	r0, r4, r1
    1dcc:	andeq	r5, r1, r8, lsr r2
    1dd0:	ldrdeq	r5, [r1], -r0
    1dd4:	strdeq	r4, [r1], -sl
    1dd8:	andeq	r5, r1, r4, lsl #7
    1ddc:	andeq	r5, r1, r2, ror r3
    1de0:	andeq	r5, r1, r0, ror r3
    1de4:	andeq	r5, r1, r8, ror #6
    1de8:	andeq	r5, r1, r8, asr r3
    1dec:	andeq	r5, r1, lr, asr #6
    1df0:	andeq	r5, r1, r6, asr #6
    1df4:	andeq	r4, r0, r6, lsr #6
    1df8:	andeq	r4, r0, r4, asr #10
    1dfc:	andeq	r3, r0, r2, lsl #5
    1e00:	andeq	r4, r0, r0, lsr #5
    1e04:	andeq	r4, r0, r6, lsr #10
    1e08:	andeq	r3, r0, r4, ror #4
    1e0c:	andeq	r4, r0, lr, lsl #5
    1e10:	andeq	r4, r0, r8, lsl #10
    1e14:	andeq	r3, r0, r6, asr #4
    1e18:	muleq	r0, r8, r2
    1e1c:	andeq	r4, r0, r4, ror #9
    1e20:	andeq	r3, r0, r2, lsr #4
    1e24:	andeq	r3, r0, r6, lsl #4
    1e28:	andeq	r4, r0, r4, asr #9
    1e2c:	andeq	r4, r0, r6, lsr r2
    1e30:	bleq	3df74 <log_oom_internal@plt+0x3c48c>
    1e34:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1e38:	strbtmi	fp, [sl], -r2, lsl #24
    1e3c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1e40:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1e44:	ldrmi	sl, [sl], #776	; 0x308
    1e48:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1e4c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1e50:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1e54:			; <UNDEFINED> instruction: 0xf85a4b06
    1e58:	stmdami	r6, {r0, r1, ip, sp}
    1e5c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1e60:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1e64:	stc	7, cr15, [r8], #1020	; 0x3fc
    1e68:	andeq	r4, r1, r0, ror #31
    1e6c:	andeq	r0, r0, r4, lsr #3
    1e70:	muleq	r0, r8, r1
    1e74:	andeq	r0, r0, r4, lsl #3
    1e78:	ldr	r3, [pc, #20]	; 1e94 <log_oom_internal@plt+0x3ac>
    1e7c:	ldr	r2, [pc, #20]	; 1e98 <log_oom_internal@plt+0x3b0>
    1e80:	add	r3, pc, r3
    1e84:	ldr	r2, [r3, r2]
    1e88:	cmp	r2, #0
    1e8c:	bxeq	lr
    1e90:	b	1a94 <__gmon_start__@plt>
    1e94:	andeq	r4, r1, r0, asr #31
    1e98:	andeq	r0, r0, ip, lsr #3
    1e9c:	blmi	1d3ebc <log_oom_internal@plt+0x1d23d4>
    1ea0:	bmi	1d3088 <log_oom_internal@plt+0x1d15a0>
    1ea4:	addmi	r4, r3, #2063597568	; 0x7b000000
    1ea8:	andle	r4, r3, sl, ror r4
    1eac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1eb0:	ldrmi	fp, [r8, -r3, lsl #2]
    1eb4:	svclt	0x00004770
    1eb8:	andeq	r5, r1, r4, ror #2
    1ebc:	andeq	r5, r1, r0, ror #2
    1ec0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    1ec4:	andeq	r0, r0, r0, lsr #3
    1ec8:	stmdbmi	r9, {r3, fp, lr}
    1ecc:	bmi	2530b4 <log_oom_internal@plt+0x2515cc>
    1ed0:	bne	2530bc <log_oom_internal@plt+0x2515d4>
    1ed4:	svceq	0x00cb447a
    1ed8:			; <UNDEFINED> instruction: 0x01a1eb03
    1edc:	andle	r1, r3, r9, asr #32
    1ee0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1ee4:	ldrmi	fp, [r8, -r3, lsl #2]
    1ee8:	svclt	0x00004770
    1eec:	andeq	r5, r1, r8, lsr r1
    1ef0:	andeq	r5, r1, r4, lsr r1
    1ef4:	andeq	r4, r1, r0, ror pc
    1ef8:			; <UNDEFINED> instruction: 0x000001b0
    1efc:	blmi	2af324 <log_oom_internal@plt+0x2ad83c>
    1f00:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1f04:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1f08:	blmi	2704bc <log_oom_internal@plt+0x26e9d4>
    1f0c:	ldrdlt	r5, [r3, -r3]!
    1f10:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1f14:			; <UNDEFINED> instruction: 0xf7ff6818
    1f18:			; <UNDEFINED> instruction: 0xf7ffedca
    1f1c:	blmi	1c1e20 <log_oom_internal@plt+0x1c0338>
    1f20:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1f24:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1f28:	andeq	r5, r1, r2, lsl #2
    1f2c:	andeq	r4, r1, r0, asr #30
    1f30:			; <UNDEFINED> instruction: 0x000001b4
    1f34:	andeq	r5, r1, sl, ror #1
    1f38:	andeq	r5, r1, r2, ror #1
    1f3c:	svclt	0x0000e7c4
    1f40:	addlt	fp, r7, r0, lsr r5
    1f44:	bge	114ff8 <log_oom_internal@plt+0x113510>
    1f48:	strcs	r4, [r0, #-2859]	; 0xfffff4d5
    1f4c:	stmdbmi	fp!, {r2, r3, r4, r5, r6, sl, lr}
    1f50:	stmiapl	r3!, {r0, r1, r3, r5, fp, lr}^
    1f54:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1f58:	ldmdavs	fp, {r1, r3, r5, sl, fp, lr}
    1f5c:			; <UNDEFINED> instruction: 0xf04f9305
    1f60:	strls	r0, [r4, #-768]	; 0xfffffd00
    1f64:	ldc	7, cr15, [r4], {255}	; 0xff
    1f68:	adcmi	r4, r8, #124, 8	; 0x7c000000
    1f6c:	blmi	9b8c40 <log_oom_internal@plt+0x9b7158>
    1f70:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1f74:	stc	7, cr15, [r8, #1020]	; 0x3fc
    1f78:	blmi	930bc0 <log_oom_internal@plt+0x92f0d8>
    1f7c:	movwls	r4, #13435	; 0x347b
    1f80:	stc	7, cr15, [r2, #1020]	; 0x3fc
    1f84:	bllt	628b98 <log_oom_internal@plt+0x6270b0>
    1f88:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    1f8c:	andcs	r9, r1, r4, lsl #24
    1f90:	andls	r4, r0, #32, 18	; 0x80000
    1f94:	strls	r4, [r1], #-1578	; 0xfffff9d6
    1f98:	strcs	r4, [r0], #-1145	; 0xfffffb87
    1f9c:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    1fa0:			; <UNDEFINED> instruction: 0xf7ff9804
    1fa4:	bmi	73ce24 <log_oom_internal@plt+0x73b33c>
    1fa8:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    1fac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1fb0:	subsmi	r9, sl, r5, lsl #22
    1fb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1fb8:			; <UNDEFINED> instruction: 0x4620d119
    1fbc:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    1fc0:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    1fc4:			; <UNDEFINED> instruction: 0xf7ff9303
    1fc8:	blls	fd550 <log_oom_internal@plt+0xfba68>
    1fcc:	sbcsle	r2, fp, r0, lsl #16
    1fd0:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
    1fd4:	ldmdbmi	r3, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1fd8:	blmi	4d3880 <log_oom_internal@plt+0x4d1d98>
    1fdc:	adccc	pc, sl, #64, 4
    1fe0:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    1fe4:			; <UNDEFINED> instruction: 0xf7ff3103
    1fe8:	strmi	lr, [r4], -r0, lsl #27
    1fec:			; <UNDEFINED> instruction: 0xf7ffe7d8
    1ff0:	svclt	0x0000ec4a
    1ff4:	strdeq	r4, [r1], -r8
    1ff8:	andeq	r0, r0, ip, ror r1
    1ffc:	andeq	r3, r0, r4, asr r7
    2000:	andeq	r3, r0, sl, lsl r0
    2004:	ldrdeq	r4, [r1], -ip
    2008:	andeq	r0, r0, r8, lsr #3
    200c:	andeq	r3, r0, r4, asr r5
    2010:	andeq	r3, r0, r6, asr #10
    2014:	andeq	r3, r0, r4
    2018:	muleq	r1, sl, lr
    201c:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    2020:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    2024:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    2028:	andeq	r4, r0, sl, asr r2
    202c:	svclt	0x0000e788
    2030:	push	{r1, r4, r5, fp, lr}
    2034:			; <UNDEFINED> instruction: 0x468841f0
    2038:	ldrbtmi	r4, [r8], #-2353	; 0xfffff6cf
    203c:	addlt	r4, sl, r1, lsr sp
    2040:			; <UNDEFINED> instruction: 0x46174b31
    2044:	ldrbtmi	r5, [sp], #-2113	; 0xfffff7bf
    2048:	strcs	r4, [r0], #-1147	; 0xfffffb85
    204c:	tstls	r9, r9, lsl #16
    2050:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    2054:	ldmdavs	r8, {r0, r3, r5, fp, ip, sp, lr}
    2058:	strls	sl, [r6], #-3590	; 0xfffff1fa
    205c:	strmi	lr, [r7], #-2509	; 0xfffff633
    2060:	bl	1740064 <log_oom_internal@plt+0x173e57c>
    2064:	ldrtmi	r4, [r8], -r9, lsr #22
    2068:	stmdavc	r9!, {r0, r3, r5, r9, fp, lr}
    206c:			; <UNDEFINED> instruction: 0xf8d8447b
    2070:	ldrbtmi	ip, [sl], #-4
    2074:	stmib	sp, {r0, r1, r2, r5, r8, sl, fp, lr}^
    2078:	bmi	9cb880 <log_oom_internal@plt+0x9c9d98>
    207c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    2080:	ldrmi	ip, [r9], -r4, lsl #2
    2084:	ldrbtmi	r9, [sl], #-1283	; 0xfffffafd
    2088:			; <UNDEFINED> instruction: 0xf7ff9402
    208c:	mcrne	12, 0, lr, cr5, cr12, {5}
    2090:			; <UNDEFINED> instruction: 0x4630db10
    2094:	bl	fed40098 <log_oom_internal@plt+0xfed3e5b0>
    2098:	blmi	654920 <log_oom_internal@plt+0x652e38>
    209c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    20a0:	blls	25c110 <log_oom_internal@plt+0x25a628>
    20a4:			; <UNDEFINED> instruction: 0xf04f405a
    20a8:			; <UNDEFINED> instruction: 0xd1240300
    20ac:	andlt	r4, sl, r0, lsr #12
    20b0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    20b4:			; <UNDEFINED> instruction: 0xf7ff4620
    20b8:	stmdacs	r2, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    20bc:	rsbmi	fp, ip, #888	; 0x378
    20c0:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    20c4:	strtmi	sp, [r9], -r5, ror #27
    20c8:			; <UNDEFINED> instruction: 0xf7ff4630
    20cc:	bmi	53d2cc <log_oom_internal@plt+0x53b7e4>
    20d0:	qadd16mi	r4, r9, r4
    20d4:	vst3.16	{d20-d22}, [pc :256], sl
    20d8:			; <UNDEFINED> instruction: 0xf1027388
    20dc:	bmi	483104 <log_oom_internal@plt+0x48161c>
    20e0:	ldrbtmi	r9, [pc], #-1024	; 20e8 <log_oom_internal@plt+0x600>
    20e4:	smlsdxls	r1, sl, r4, r4
    20e8:	andcs	r9, r3, r2
    20ec:			; <UNDEFINED> instruction: 0xf7ff4402
    20f0:	strmi	lr, [r4], -r2, lsr #25
    20f4:			; <UNDEFINED> instruction: 0xf7ffe7cd
    20f8:	svclt	0x0000ebc6
    20fc:	andeq	r4, r1, sl, lsl #28
    2100:	andeq	r0, r0, ip, ror r1
    2104:			; <UNDEFINED> instruction: 0x00014fba
    2108:	andeq	r4, r1, r0, asr #31
    210c:	andeq	r3, r0, r8, ror #8
    2110:	muleq	r0, lr, r4
    2114:	muleq	r0, r0, r4
    2118:	andeq	r3, r0, sl, ror #8
    211c:	andeq	r4, r1, r8, lsr #27
    2120:	andeq	r4, r0, r8, ror #2
    2124:	andeq	r3, r0, sl, lsr r4
    2128:	muleq	r0, r8, lr
    212c:	blmi	1754aa4 <log_oom_internal@plt+0x1752fbc>
    2130:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2134:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    2138:	ldmdavs	fp, {r9, sl, sp}
    213c:			; <UNDEFINED> instruction: 0xf04f930b
    2140:	stmib	sp, {r8, r9}^
    2144:	strls	r6, [sl], -r8, lsl #12
    2148:	stmdacs	r0, {r0, r1, r2, r9, sl, ip, pc}
    214c:	strmi	sp, [pc], -fp, rrx
    2150:	rsbsle	r2, r5, r0, lsl #18
    2154:	strmi	r4, [r8], -r5, lsl #12
    2158:	stc	7, cr15, [lr], #1020	; 0x3fc
    215c:	svclt	0x00c81e04
    2160:	stcle	13, cr10, [r2], #-32	; 0xffffffe0
    2164:	addhi	pc, ip, r0
    2168:	strtmi	r4, [r8], -pc, asr #20
    216c:	vstrge	d4, [r8, #-316]	; 0xfffffec4
    2170:	stmdbmi	pc, {r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    2174:	andls	r4, r3, #2063597568	; 0x7b000000
    2178:	blge	1e6d80 <log_oom_internal@plt+0x1e5298>
    217c:	ldrbtmi	r4, [r9], #-2637	; 0xfffff5b3
    2180:	movwpl	lr, #6605	; 0x19cd
    2184:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    2188:	ldrbtmi	r9, [fp], #-1796	; 0xfffff8fc
    218c:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    2190:	blle	a899a8 <log_oom_internal@plt+0xa87ec0>
    2194:	bge	1946c0 <log_oom_internal@plt+0x192bd8>
    2198:	ldrtmi	r9, [r3], -r7, lsl #16
    219c:			; <UNDEFINED> instruction: 0xf7ff4479
    21a0:	vmlsne.f64	d14, d20, d12
    21a4:	stcls	15, cr11, [r6], {168}	; 0xa8
    21a8:	stmdals	r7, {r0, r1, r4, r8, r9, fp, ip, lr, pc}
    21ac:			; <UNDEFINED> instruction: 0xf7ffb108
    21b0:			; <UNDEFINED> instruction: 0x4628ebb2
    21b4:	bl	9401b8 <log_oom_internal@plt+0x93e6d0>
    21b8:	blmi	e94ac4 <log_oom_internal@plt+0xe92fdc>
    21bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    21c0:	blls	2dc230 <log_oom_internal@plt+0x2da748>
    21c4:			; <UNDEFINED> instruction: 0xf04f405a
    21c8:	cmnle	r6, r0, lsl #6
    21cc:	andlt	r4, sp, r0, lsr #12
    21d0:			; <UNDEFINED> instruction: 0x4630bdf0
    21d4:	b	ff9401d8 <log_oom_internal@plt+0xff93e6f0>
    21d8:	ldcle	8, cr2, [pc], #-8	; 21d8 <log_oom_internal@plt+0x6f0>
    21dc:	sbclt	r4, r0, #96, 4
    21e0:	stmdals	r7, {r2, r6, r9, lr}
    21e4:	mvnle	r2, r0, lsl #16
    21e8:	ldrtmi	lr, [r0], -r3, ror #15
    21ec:	b	ff6401f0 <log_oom_internal@plt+0xff63e708>
    21f0:	ldclle	8, cr2, [r3, #8]!
    21f4:	strtmi	r4, [r8], -r1, lsr #12
    21f8:	bl	ff9c01fc <log_oom_internal@plt+0xff9be714>
    21fc:			; <UNDEFINED> instruction: 0x4e324a31
    2200:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
    2204:	cmpvc	r6, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2208:	smlsdxls	r2, lr, r4, r4
    220c:	andls	r9, r3, r1, lsl #12
    2210:	eoreq	pc, ip, r2, lsl #2
    2214:	andls	r4, r0, sp, lsr #20
    2218:	ldrbtmi	r2, [sl], #-3
    221c:			; <UNDEFINED> instruction: 0xf7ff4402
    2220:	strmi	lr, [r4], -sl, lsl #24
    2224:	stcmi	7, cr14, [sl], #-772	; 0xfffffcfc
    2228:	movtcc	pc, #25152	; 0x6240	; <UNPREDICTABLE>
    222c:	stmdbmi	sl!, {r0, r3, r5, r9, fp, lr}
    2230:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2234:	ldrbtmi	r3, [r9], #-1048	; 0xfffffbe8
    2238:	strls	r3, [r0], #-515	; 0xfffffdfd
    223c:	bl	ffd40240 <log_oom_internal@plt+0xffd3e758>
    2240:	strmi	r4, [r8], -r6, lsr #24
    2244:	vpmax.s8	d20, d0, d22
    2248:	stmdbmi	r6!, {r0, r1, r2, r6, r8, r9, ip, sp}
    224c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2250:	ldrbtmi	r3, [r9], #-1048	; 0xfffffbe8
    2254:	strls	r3, [r0], #-515	; 0xfffffdfd
    2258:	bl	ff9c025c <log_oom_internal@plt+0xff9be774>
    225c:	strtmi	r4, [r1], -r2, lsr #16
    2260:	vst1.8	{d20-d21}, [pc :128], r2
    2264:	mcrmi	3, 1, r7, cr2, cr7, {2}
    2268:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    226c:	ldrbtmi	r3, [lr], #-44	; 0xffffffd4
    2270:	stmib	sp, {r0, r1, r9, ip, sp}^
    2274:	andcs	r0, r3, r0, lsl #12
    2278:	bl	ff74027c <log_oom_internal@plt+0xff73e794>
    227c:	ldr	r4, [r4, r4, lsl #12]
    2280:			; <UNDEFINED> instruction: 0xf44f4c1c
    2284:	bmi	71efd8 <log_oom_internal@plt+0x71d4f0>
    2288:	ldrbtmi	r4, [ip], #-2332	; 0xfffff6e4
    228c:	ldrcc	r4, [r8], #-1146	; 0xfffffb86
    2290:	andcc	r4, r3, #2030043136	; 0x79000000
    2294:			; <UNDEFINED> instruction: 0xf7ff9400
    2298:			; <UNDEFINED> instruction: 0xf7ffebc8
    229c:	svclt	0x0000eaf4
    22a0:	andeq	r4, r1, r4, lsl sp
    22a4:	andeq	r0, r0, ip, ror r1
    22a8:	andeq	r3, r0, ip, asr sl
    22ac:	andeq	r3, r0, r0, lsr r4
    22b0:	andeq	r3, r0, sl, lsl #8
    22b4:	andeq	r3, r0, r6, ror #7
    22b8:			; <UNDEFINED> instruction: 0x000033be
    22bc:	andeq	r3, r0, r4, asr #8
    22c0:	andeq	r4, r1, r8, lsl #25
    22c4:	andeq	r4, r0, sl, lsr r0
    22c8:	andeq	r3, r0, ip, lsr #7
    22cc:	andeq	r2, r0, r2, ror #26
    22d0:	andeq	r4, r0, ip
    22d4:	andeq	r2, r0, sl, asr #26
    22d8:	andeq	r3, r0, r2, lsl #6
    22dc:	strdeq	r3, [r0], -r0
    22e0:	andeq	r2, r0, lr, lsr #26
    22e4:	andeq	r3, r0, sl, ror #5
    22e8:	ldrdeq	r3, [r0], -r4
    22ec:	andeq	r2, r0, r2, lsl sp
    22f0:	andeq	r3, r0, r6, ror r3
    22f4:			; <UNDEFINED> instruction: 0x00003fb2
    22f8:	strdeq	r2, [r0], -r0
    22fc:			; <UNDEFINED> instruction: 0x000032b0
    2300:	blmi	f543f8 <log_oom_internal@plt+0xf52910>
    2304:	ldrblt	r4, [r0, #1144]!	; 0x478
    2308:	stmiapl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    230c:	ldrmi	r2, [r5], -r0, lsl #14
    2310:	movwls	r6, #38939	; 0x981b
    2314:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2318:	strvc	lr, [r6, -sp, asr #19]
    231c:	bcs	27f44 <log_oom_internal@plt+0x2645c>
    2320:	stmdavs	r9, {r0, r1, r2, r4, r6, ip, lr, pc}^
    2324:			; <UNDEFINED> instruction: 0xf7ff4610
    2328:	cdpne	15, 0, cr15, cr4, cr1, {0}
    232c:	mcrge	15, 0, fp, cr6, cr8, {5}
    2330:	bmi	cb8fb0 <log_oom_internal@plt+0xcb74c8>
    2334:	blmi	cadb54 <log_oom_internal@plt+0xcac06c>
    2338:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    233c:	ldmdavs	r8, {r0, r4, fp, ip, sp, lr}
    2340:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2344:	blmi	c14c08 <log_oom_internal@plt+0xc13120>
    2348:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    234c:	ldrbtmi	r4, [fp], #-2351	; 0xfffff6d1
    2350:	andvc	lr, r2, #3358720	; 0x334000
    2354:	strcc	lr, [r0], -sp, asr #19
    2358:	blmi	b53544 <log_oom_internal@plt+0xb51a5c>
    235c:	strls	r4, [r4], #-2605	; 0xfffff5d3
    2360:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2364:	bl	13c0368 <log_oom_internal@plt+0x13be880>
    2368:	svclt	0x00a81e04
    236c:	blle	3d3c64 <log_oom_internal@plt+0x3d217c>
    2370:			; <UNDEFINED> instruction: 0xf7ff4630
    2374:	bmi	a3cc94 <log_oom_internal@plt+0xa3b1ac>
    2378:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    237c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2380:	subsmi	r9, sl, r9, lsl #22
    2384:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2388:			; <UNDEFINED> instruction: 0x4620d131
    238c:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    2390:			; <UNDEFINED> instruction: 0xf7ff4638
    2394:	stmdacs	r2, {r1, r2, r9, fp, sp, lr, pc}
    2398:	rsbmi	fp, r4, #888	; 0x378
    239c:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    23a0:	strtmi	sp, [r1], -r6, ror #27
    23a4:			; <UNDEFINED> instruction: 0xf7ff4630
    23a8:	bmi	73cff0 <log_oom_internal@plt+0x73b508>
    23ac:	ldcmi	6, cr4, [ip, #-132]	; 0xffffff7c
    23b0:	vqshl.s8	q10, q13, q0
    23b4:			; <UNDEFINED> instruction: 0xf102339f
    23b8:	bmi	6834f0 <log_oom_internal@plt+0x681a08>
    23bc:	ldrbtmi	r9, [sp], #-1024	; 0xfffffc00
    23c0:	strls	r4, [r1, #-1146]	; 0xfffffb86
    23c4:	andcs	r9, r3, r2
    23c8:			; <UNDEFINED> instruction: 0xf7ff4402
    23cc:			; <UNDEFINED> instruction: 0x4604eb34
    23d0:	ldcmi	7, cr14, [r5], {206}	; 0xce
    23d4:	bmi	553c1c <log_oom_internal@plt+0x552134>
    23d8:	orrcc	pc, sp, #64, 4
    23dc:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    23e0:	strbcc	r4, [r0], #-1146	; 0xfffffb86
    23e4:	andcc	r4, r3, #2030043136	; 0x79000000
    23e8:			; <UNDEFINED> instruction: 0xf7ff9400
    23ec:			; <UNDEFINED> instruction: 0xf7ffeb1e
    23f0:	svclt	0x0000ea4a
    23f4:	andeq	r4, r1, r0, asr #22
    23f8:	andeq	r0, r0, ip, ror r1
    23fc:	andeq	r4, r1, r8, asr #25
    2400:	andeq	r4, r1, lr, asr #25
    2404:	andeq	r3, r0, r2, lsr #13
    2408:			; <UNDEFINED> instruction: 0x000032ba
    240c:	andeq	r3, r0, r0, lsr r2
    2410:	andeq	r3, r0, r8, ror #3
    2414:	andeq	r3, r0, sl, lsl #4
    2418:	andeq	r4, r1, sl, asr #21
    241c:	andeq	r3, r0, ip, lsl #29
    2420:	andeq	r3, r0, sl, asr r2
    2424:			; <UNDEFINED> instruction: 0x00002bbc
    2428:	andeq	r3, r0, lr, asr lr
    242c:	muleq	r0, ip, fp
    2430:	andeq	r3, r0, r4, asr r1
    2434:	mvnsmi	lr, sp, lsr #18
    2438:	stmdbmi	sl!, {r3, r7, r9, sl, lr}^
    243c:	blmi	1aae66c <log_oom_internal@plt+0x1aacb84>
    2440:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
    2444:	stmiapl	fp, {r1, r2, r4, r9, sl, lr}^
    2448:	movwls	r6, #38939	; 0x981b
    244c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2450:	strvc	lr, [r6, -sp, asr #19]
    2454:	strls	r9, [r5, -r8, lsl #14]
    2458:			; <UNDEFINED> instruction: 0xf0002a00
    245c:			; <UNDEFINED> instruction: 0xf8d8809c
    2460:	ldrmi	r1, [r0], -r4
    2464:	mcr2	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2468:	blle	1a89c84 <log_oom_internal@plt+0x1a8819c>
    246c:	blmi	1814df0 <log_oom_internal@plt+0x1813308>
    2470:	cfstrdmi	mvd4, [r0], #-488	; 0xfffffe18
    2474:	ldmdavc	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    2478:	ldmdavs	r8, {r2, r3, r4, r5, r6, sl, lr}
    247c:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2480:	blmi	1794dfc <log_oom_internal@plt+0x1793314>
    2484:	ldrbtmi	sl, [sl], #-2309	; 0xfffff6fb
    2488:	strcs	lr, [r0], #-2509	; 0xfffff633
    248c:	ldrbtmi	r4, [fp], #-2652	; 0xfffff5a4
    2490:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    2494:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2498:	blle	f09cb0 <log_oom_internal@plt+0xf081c8>
    249c:			; <UNDEFINED> instruction: 0x462a4959
    24a0:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    24a4:	b	fff404a8 <log_oom_internal@plt+0xfff3e9c0>
    24a8:	blle	1a89cc4 <log_oom_internal@plt+0x1a881dc>
    24ac:			; <UNDEFINED> instruction: 0xf1089805
    24b0:			; <UNDEFINED> instruction: 0xf7ff0108
    24b4:			; <UNDEFINED> instruction: 0x1e04e9fa
    24b8:			; <UNDEFINED> instruction: 0x4630db59
    24bc:	vmlage.f16	s18, s12, s10	; <UNPREDICTABLE>
    24c0:	movwcs	r2, #512	; 0x200
    24c4:	strls	r9, [r0], -r1, lsl #14
    24c8:	b	fea404cc <log_oom_internal@plt+0xfea3e9e4>
    24cc:	svclt	0x00a81e04
    24d0:	ble	dd3dcc <log_oom_internal@plt+0xdd22e4>
    24d4:			; <UNDEFINED> instruction: 0xf7ff4638
    24d8:	stmdacs	r2, {r2, r5, r6, r8, fp, sp, lr, pc}
    24dc:	rsbmi	fp, r0, #888	; 0x378
    24e0:	submi	fp, r5, #192, 4
    24e4:	strtmi	sp, [r1], -lr, lsr #26
    24e8:			; <UNDEFINED> instruction: 0xf7ff4630
    24ec:	bmi	11bceac <log_oom_internal@plt+0x11bb3c4>
    24f0:	stclmi	6, cr4, [r6, #-132]	; 0xffffff7c
    24f4:	vqshl.s8	q10, q13, q0
    24f8:			; <UNDEFINED> instruction: 0xf1023383
    24fc:	bmi	11036b4 <log_oom_internal@plt+0x1101bcc>
    2500:	strls	r4, [r0], #-1149	; 0xfffffb83
    2504:	strls	r4, [r1, #-1146]	; 0xfffffb86
    2508:	andcs	r9, r3, r2
    250c:			; <UNDEFINED> instruction: 0xf7ff4402
    2510:			; <UNDEFINED> instruction: 0x4605ea92
    2514:			; <UNDEFINED> instruction: 0x4638e016
    2518:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    251c:	stcle	8, cr2, [fp, #-8]!
    2520:			; <UNDEFINED> instruction: 0x46214d3c
    2524:	vpmin.s8	d20, d0, d28
    2528:	ldcmi	3, cr3, [ip], #-476	; 0xfffffe24
    252c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    2530:	strbtcc	r4, [ip], #-1148	; 0xfffffb84
    2534:	strls	r2, [r1, #-3]
    2538:	strls	r4, [r0], #-1026	; 0xfffffbfe
    253c:	b	1ec0540 <log_oom_internal@plt+0x1ebea58>
    2540:	cfmadd32ge	mvax0, mvfx4, mvfx6, mvfx5
    2544:	tstlt	r8, r5, lsl #16
    2548:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    254c:			; <UNDEFINED> instruction: 0xf7ff4630
    2550:	bmi	cfcab8 <log_oom_internal@plt+0xcfafd0>
    2554:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    2558:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    255c:	subsmi	r9, sl, r9, lsl #22
    2560:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2564:			; <UNDEFINED> instruction: 0x4628d13c
    2568:	pop	{r1, r3, ip, sp, pc}
    256c:			; <UNDEFINED> instruction: 0x463881f0
    2570:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2574:	ldcle	8, cr2, [ip], {2}
    2578:	cdpge	2, 0, cr4, cr6, cr0, {3}
    257c:	submi	fp, r5, #192, 4
    2580:	ldrtmi	lr, [r8], -r0, ror #15
    2584:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2588:	ldcle	8, cr2, [ip], {2}
    258c:	cdpge	2, 0, cr4, cr6, cr8, {3}
    2590:	submi	fp, r5, #192, 4
    2594:	stcmi	7, cr14, [r3], #-856	; 0xfffffca8
    2598:	bmi	8d3de0 <log_oom_internal@plt+0x8d22f8>
    259c:	msrcc	SPSR_sxc, #64, 4
    25a0:	ldrbtmi	r4, [ip], #-2338	; 0xfffff6de
    25a4:	ldrbcc	r4, [r8], #-1146	; 0xfffffb86
    25a8:	andcc	r4, r3, #2030043136	; 0x79000000
    25ac:			; <UNDEFINED> instruction: 0xf7ff9400
    25b0:	vldrmi	s28, [pc, #-240]	; 24c8 <log_oom_internal@plt+0x9e0>
    25b4:	bmi	7d3e40 <log_oom_internal@plt+0x7d2358>
    25b8:	cmncc	pc, #64, 4	; <UNPREDICTABLE>
    25bc:	ldrbtmi	r4, [sp], #-3102	; 0xfffff3e2
    25c0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    25c4:	ldcmi	7, cr14, [sp], {181}	; 0xb5
    25c8:	cfmsub32mi	mvax1, mvfx4, mvfx13, mvfx9
    25cc:	cmncc	fp, #64, 4	; <UNPREDICTABLE>
    25d0:	ldrbtmi	r4, [ip], #-2588	; 0xfffff5e4
    25d4:	strbtcc	r4, [ip], #-1150	; 0xfffffb82
    25d8:	andcs	r4, r3, sl, ror r4
    25dc:	str	r9, [fp, r1, lsl #12]!
    25e0:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25e4:	andeq	r4, r1, r2, lsl #20
    25e8:	andeq	r0, r0, ip, ror r1
    25ec:	muleq	r1, r0, fp
    25f0:	muleq	r1, r4, fp
    25f4:	ldrdeq	r3, [r0], -r0
    25f8:	andeq	r3, r0, r2, asr #1
    25fc:	ldrdeq	r3, [r0], -lr
    2600:	strdeq	r3, [r0], -r6
    2604:	andeq	r3, r0, sl, asr #10
    2608:	andeq	r3, r0, r8, asr #26
    260c:	andeq	r3, r0, r4, asr r1
    2610:	andeq	r2, r0, r8, ror sl
    2614:	strheq	r3, [r0], -r8
    2618:	andeq	r2, r0, lr, asr #20
    261c:	andeq	r3, r0, ip, lsl #26
    2620:	andeq	r4, r1, lr, ror #17
    2624:	muleq	r0, sl, ip
    2628:	ldrdeq	r2, [r0], -r8
    262c:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    2630:	andeq	r3, r0, r6, lsr #32
    2634:			; <UNDEFINED> instruction: 0x000029bc
    2638:	andeq	r3, r0, sl, ror ip
    263c:	andeq	r3, r0, sl, ror #24
    2640:	andeq	r3, r0, r0, lsl r0
    2644:	andeq	r2, r0, r4, lsr #19
    2648:			; <UNDEFINED> instruction: 0x4610b570
    264c:	bcs	2e864 <log_oom_internal@plt+0x2cd7c>
    2650:	ldmdbmi	pc, {r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
    2654:	strls	r2, [r3], #-1024	; 0xfffffc00
    2658:	blmi	793844 <log_oom_internal@plt+0x791d5c>
    265c:	stmdbvc	sp, {r1, r3, r9, sl, lr}
    2660:	ldrbtmi	r6, [fp], #-2194	; 0xfffff76e
    2664:	andls	r7, r0, #1196032	; 0x124000
    2668:	strne	lr, [r1, #-2509]	; 0xfffff633
    266c:	ldmdbmi	fp, {r1, r3, r4, r9, fp, lr}
    2670:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2674:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2678:	strtmi	r1, [r0], -r5, lsl #28
    267c:	andlt	sp, r4, r1, lsl #22
    2680:			; <UNDEFINED> instruction: 0xf7ffbd70
    2684:	stmdacs	r2, {r1, r2, r3, r7, fp, sp, lr, pc}
    2688:	rsbmi	fp, r8, #888	; 0x378
    268c:	submi	fp, r0, #192, 4
    2690:	ldcmi	13, cr13, [r3], {245}	; 0xf5
    2694:	bmi	4d3f40 <log_oom_internal@plt+0x4d2458>
    2698:	teqcc	fp, #64, 4	; <UNPREDICTABLE>
    269c:	ldrbtmi	r4, [ip], #-3602	; 0xfffff1ee
    26a0:	ldrcc	r4, [r0], #1146	; 0x47a
    26a4:	andcs	r4, r3, lr, ror r4
    26a8:	strmi	lr, [r0], -sp, asr #19
    26ac:			; <UNDEFINED> instruction: 0xf7ff4402
    26b0:	strb	lr, [r4, r2, asr #19]!
    26b4:			; <UNDEFINED> instruction: 0xf44f4c0d
    26b8:	bmi	35f3f0 <log_oom_internal@plt+0x35d908>
    26bc:	ldrbtmi	r4, [ip], #-2317	; 0xfffff6f3
    26c0:	strcc	r4, [r0], #1146	; 0x47a
    26c4:	andcc	r4, r3, #2030043136	; 0x79000000
    26c8:			; <UNDEFINED> instruction: 0xf7ff9400
    26cc:	svclt	0x0000e9ae
    26d0:			; <UNDEFINED> instruction: 0x000149b0
    26d4:	muleq	r0, r7, r4
    26d8:	andeq	r3, r0, r4
    26dc:	andeq	r3, r0, lr, lsl r0
    26e0:	muleq	r0, lr, fp
    26e4:	ldrdeq	r2, [r0], -ip
    26e8:	andeq	r3, r0, r8
    26ec:	andeq	r3, r0, lr, ror fp
    26f0:			; <UNDEFINED> instruction: 0x000028bc
    26f4:	andeq	r2, r0, r4, ror lr
    26f8:			; <UNDEFINED> instruction: 0x4610b570
    26fc:	cmnlt	sl, #132	; 0x84
    2700:	strcs	r4, [r0], #-2332	; 0xfffff6e4
    2704:	strtmi	r9, [r3], -r3, lsl #8
    2708:	bmi	6d38f4 <log_oom_internal@plt+0x6d1e0c>
    270c:	ldrbtmi	r7, [sl], #-2381	; 0xfffff6b3
    2710:	stmvs	r9, {r1, r2, r3, r8, fp, ip, sp, lr}
    2714:	strpl	lr, [r1], -sp, asr #19
    2718:	ldmdbmi	r8, {r8, ip, pc}
    271c:			; <UNDEFINED> instruction: 0xf7ff4479
    2720:			; <UNDEFINED> instruction: 0x1e05e912
    2724:	blle	53fac <log_oom_internal@plt+0x524c4>
    2728:	ldcllt	0, cr11, [r0, #-16]!
    272c:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2730:	svclt	0x00de2802
    2734:	sbclt	r4, r0, #104, 4	; 0x80000006
    2738:	lfmle	f4, 2, [r5, #256]!	; 0x100
    273c:			; <UNDEFINED> instruction: 0x46294c10
    2740:	mvncs	r4, #16, 20	; 0x10000
    2744:	ldrbtmi	r4, [ip], #-3600	; 0xfffff1f0
    2748:	ldrtcc	r4, [r0], #1146	; 0x47a
    274c:	andcs	r4, r3, lr, ror r4
    2750:	strmi	lr, [r0], -sp, asr #19
    2754:			; <UNDEFINED> instruction: 0xf7ff4402
    2758:	strb	lr, [r5, lr, ror #18]!
    275c:	bicscs	r4, r5, #2816	; 0xb00
    2760:	stmdbmi	ip, {r0, r1, r3, r9, fp, lr}
    2764:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2768:	ldrbtmi	r3, [r9], #-1184	; 0xfffffb60
    276c:	strls	r3, [r0], #-515	; 0xfffffdfd
    2770:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2774:	andeq	r4, r1, r0, lsl #18
    2778:	andeq	r2, r0, r2, ror #27
    277c:			; <UNDEFINED> instruction: 0x00002db8
    2780:	strdeq	r3, [r0], -r6
    2784:	andeq	r2, r0, r4, lsr r8
    2788:	andeq	r2, r0, r0, ror #30
    278c:	ldrdeq	r3, [r0], -r8
    2790:	andeq	r2, r0, r6, lsl r8
    2794:	andeq	r2, r0, lr, asr #27
    2798:	svcmi	0x00f0e92d
    279c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    27a0:	addscs	r8, r8, #2048	; 0x800
    27a4:			; <UNDEFINED> instruction: 0x4678f8df
    27a8:			; <UNDEFINED> instruction: 0xf8df2100
    27ac:	ldrbtmi	r8, [ip], #-1656	; 0xfffff988
    27b0:	cfstr32vc	mvfx15, [fp, #-692]	; 0xfffffd4c
    27b4:	blge	1893b9c <log_oom_internal@plt+0x18920b4>
    27b8:	mrcge	13, 0, sl, cr14, cr15, {0}
    27bc:			; <UNDEFINED> instruction: 0xf8df4618
    27c0:	stmiapl	r3!, {r3, r5, r6, r9, sl, ip, sp}^
    27c4:	ldmdavs	fp, {sl, sp}
    27c8:			; <UNDEFINED> instruction: 0xf04f9389
    27cc:			; <UNDEFINED> instruction: 0xf7fe0300
    27d0:	eorvs	lr, ip, r2, ror #31
    27d4:	strmi	lr, [r1], #-2501	; 0xfffff63b
    27d8:	svccs	0x00006034
    27dc:	orrshi	pc, r1, #0
    27e0:			; <UNDEFINED> instruction: 0xf8df2302
    27e4:	stmib	sp, {r3, r6, r9, sl, sp}^
    27e8:			; <UNDEFINED> instruction: 0xf8df3500
    27ec:	ldrbtmi	r1, [sl], #-1604	; 0xfffff9bc
    27f0:			; <UNDEFINED> instruction: 0x3640f8df
    27f4:	ldrbtmi	r9, [r9], #-3
    27f8:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    27fc:			; <UNDEFINED> instruction: 0xf7ff9602
    2800:	mcrne	8, 0, lr, cr7, cr14, {0}
    2804:	adcshi	pc, r9, #192, 4
    2808:			; <UNDEFINED> instruction: 0x362cf8df
    280c:	blvc	6d3a00 <log_oom_internal@plt+0x6d1f18>
    2810:			; <UNDEFINED> instruction: 0xf0402b00
    2814:			; <UNDEFINED> instruction: 0xf8df82a2
    2818:	andcs	r1, r0, #36, 12	; 0x2400000
    281c:			; <UNDEFINED> instruction: 0x0620f8df
    2820:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2824:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2828:	stmdacs	r0, {r2, r9, sl, lr}
    282c:	cmphi	lr, #0	; <UNPREDICTABLE>
    2830:			; <UNDEFINED> instruction: 0xf7fe2100
    2834:	andcs	lr, r0, #188, 30	; 0x2f0
    2838:			; <UNDEFINED> instruction: 0x46204611
    283c:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2840:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2844:	cmnhi	lr, #0	; <UNPREDICTABLE>
    2848:	rsbcs	r4, r4, #1048576	; 0x100000
    284c:			; <UNDEFINED> instruction: 0xf7fe4620
    2850:	ldrtmi	lr, [r9], -sl, lsl #31
    2854:	strtmi	r2, [r0], -r4, ror #4
    2858:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    285c:	andcs	r2, r1, #0, 2
    2860:			; <UNDEFINED> instruction: 0xf7ff4620
    2864:			; <UNDEFINED> instruction: 0x4601e93c
    2868:			; <UNDEFINED> instruction: 0xf0002800
    286c:	rsbcs	r8, r4, #-2080374782	; 0x84000002
    2870:			; <UNDEFINED> instruction: 0xf7fe4620
    2874:			; <UNDEFINED> instruction: 0xf8dfef78
    2878:			; <UNDEFINED> instruction: 0xf04f35cc
    287c:	andcs	r3, r1, #4177920	; 0x3fc000
    2880:	tstcs	r0, fp, ror r4
    2884:	stmib	sp, {r5, r9, sl, lr}^
    2888:			; <UNDEFINED> instruction: 0xf8cd9903
    288c:			; <UNDEFINED> instruction: 0xf8cd9008
    2890:			; <UNDEFINED> instruction: 0xf8cd9004
    2894:			; <UNDEFINED> instruction: 0xf7fe9000
    2898:			; <UNDEFINED> instruction: 0xf1b0ef3c
    289c:	vmlal.s8	q8, d0, d0
    28a0:	svcls	0x0062830f
    28a4:			; <UNDEFINED> instruction: 0xf8df2100
    28a8:	strtmi	r2, [r0], -r0, lsr #11
    28ac:	ldrbtmi	r9, [sl], #-2915	; 0xfffff49d
    28b0:			; <UNDEFINED> instruction: 0xf7fe9700
    28b4:			; <UNDEFINED> instruction: 0xf1b0ef10
    28b8:	vmlal.s8	q8, d0, d0
    28bc:			; <UNDEFINED> instruction: 0xf8df8283
    28c0:	andcs	r3, r1, #140, 10	; 0x23000000
    28c4:	strtmi	r2, [r0], -r0, lsl #2
    28c8:			; <UNDEFINED> instruction: 0xf8cd447b
    28cc:			; <UNDEFINED> instruction: 0xf8cd9010
    28d0:			; <UNDEFINED> instruction: 0xf8cd900c
    28d4:	stmib	sp, {r3, ip, pc}^
    28d8:			; <UNDEFINED> instruction: 0xf7fe9900
    28dc:	mcrne	15, 0, lr, cr7, cr10, {0}
    28e0:	tsthi	sp, #192, 4	; <UNPREDICTABLE>
    28e4:			; <UNDEFINED> instruction: 0xf04fab22
    28e8:			; <UNDEFINED> instruction: 0xf04f0800
    28ec:	cmpcs	r0, r0, lsl #18
    28f0:	bcc	43e118 <log_oom_internal@plt+0x43c630>
    28f4:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    28f8:	cmncs	r4, #3620864	; 0x374000
    28fc:	bvc	fe93fd38 <log_oom_internal@plt+0xfe93e250>
    2900:	beq	43e168 <log_oom_internal@plt+0x43c680>
    2904:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2908:	cmncs	r8, #3620864	; 0x374000
    290c:	stmib	sp, {r6, r8, sp}^
    2910:	strmi	r8, [r3], r0, lsl #18
    2914:			; <UNDEFINED> instruction: 0xf7ffa842
    2918:	ldmib	sp, {r2, r4, r7, fp, sp, lr, pc}^
    291c:	cmpcs	r0, r6, ror #6
    2920:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2924:	ldrbmi	r4, [r0], -r4, lsl #13
    2928:			; <UNDEFINED> instruction: 0xf7ff46e0
    292c:			; <UNDEFINED> instruction: 0xf8dfe88a
    2930:	ldrbmi	r2, [fp], -r0, lsr #10
    2934:	andhi	pc, r0, sp, asr #17
    2938:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    293c:	strtmi	r9, [r0], -r1
    2940:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2944:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    2948:	msrhi	SPSR_fsxc, #192, 4
    294c:	orrcs	lr, r2, #3620864	; 0x374000
    2950:			; <UNDEFINED> instruction: 0xf0004313
    2954:	ldmib	sp, {r0, r2, r8, r9, pc}^
    2958:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r8, r9, sp}^
    295c:	addmi	r0, fp, #120, 2
    2960:	movwcs	lr, #51661	; 0xc9cd
    2964:	addmi	fp, r2, #8, 30
    2968:	teqhi	r0, #192	; 0xc0	; <UNPREDICTABLE>
    296c:	ldmdavc	ip!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    2970:			; <UNDEFINED> instruction: 0xbc7ae9dd
    2974:	stmib	sp, {r5, r6, r7, r8, sl, lr}^
    2978:	svclt	0x00087812
    297c:	stmib	sp, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^
    2980:			; <UNDEFINED> instruction: 0xf0c0bc14
    2984:	bne	4e3618 <log_oom_internal@plt+0x4e1b30>
    2988:	blls	3675c8 <log_oom_internal@plt+0x365ae0>
    298c:	movweq	lr, #7011	; 0x1b63
    2990:	bl	fede75d4 <log_oom_internal@plt+0xfede5aec>
    2994:	tstls	r0, #738197504	; 0x2c000000
    2998:	movweq	lr, #52072	; 0xcb68
    299c:	ldmib	sp, {r0, r4, r8, r9, ip, pc}^
    29a0:	ldmib	sp, {r4, fp, ip, sp, lr}^
    29a4:	strbmi	r2, [r3, #-782]	; 0xfffffcf2
    29a8:	adcsmi	fp, sl, #8, 30
    29ac:	movwhi	pc, #57536	; 0xe0c0	; <UNPREDICTABLE>
    29b0:	stmdavc	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    29b4:	tstls	r6, #3866624	; 0x3b0000
    29b8:	ldmib	sp, {r0, r1, r6, r9, sl, lr}^
    29bc:	bl	1060a0c <log_oom_internal@plt+0x105ef24>
    29c0:	ldmib	sp, {r0, r1, r8, r9}^
    29c4:	tstls	r7, #20, 2
    29c8:	tstls	r8, #3866624	; 0x3b0000
    29cc:	movweq	lr, #6984	; 0x1b48
    29d0:	ldmib	sp, {r0, r3, r4, r8, r9, ip, pc}^
    29d4:	ldmib	sp, {r3, r4, fp, ip, sp, lr}^
    29d8:	strbmi	r0, [r1, #-278]	; 0xfffffeea
    29dc:	adcsmi	fp, r8, #8, 30
    29e0:	ldmib	sp, {r0, r3, r5, r8, r9, sl, fp, ip, sp, pc}^
    29e4:			; <UNDEFINED> instruction: 0x463b7816
    29e8:			; <UNDEFINED> instruction: 0x0118e9dd
    29ec:	bne	6942e0 <log_oom_internal@plt+0x6927f8>
    29f0:	movweq	lr, #7016	; 0x1b68
    29f4:	bleq	14bd338 <log_oom_internal@plt+0x14bb850>
    29f8:	b	12e93b0 <log_oom_internal@plt+0x12e78c8>
    29fc:	ldmdaeq	fp, {r0, r1, r6, r7, r8, r9, fp, ip, sp, lr}^
    2a00:	bcs	e7638 <log_oom_internal@plt+0xe5b50>
    2a04:	svclt	0x00889b72
    2a08:	tstls	r0, #0, 4
    2a0c:	tstls	sl, #117760	; 0x1cc00
    2a10:	tstls	fp, #116, 22	; 0x1d000
    2a14:	tstls	ip, #119808	; 0x1d400
    2a18:			; <UNDEFINED> instruction: 0xf8dfd806
    2a1c:	ldrbtmi	r3, [fp], #-1080	; 0xfffffbc8
    2a20:	orreq	lr, r2, #3072	; 0xc00
    2a24:			; <UNDEFINED> instruction: 0x2090f8d3
    2a28:	strteq	pc, [ip], #-2271	; 0xfffff721
    2a2c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2a30:			; <UNDEFINED> instruction: 0xf04f9200
    2a34:			; <UNDEFINED> instruction: 0xf8df0e14
    2a38:	ldrbtmi	r2, [r8], #-1060	; 0xfffffbdc
    2a3c:	strbmi	r9, [r3], -pc, ror #18
    2a40:	ldrbtmi	r9, [sl], #-6
    2a44:	andls	r9, r2, #7143424	; 0x6d0000
    2a48:	ldrgt	pc, [r4], #-2271	; 0xfffff721
    2a4c:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    2a50:	strdls	r4, [r8, -ip]
    2a54:	eorgt	pc, r8, sp, asr #17
    2a58:			; <UNDEFINED> instruction: 0xf04f447a
    2a5c:	andls	r0, r4, ip, lsl ip
    2a60:	strtmi	r4, [r0], -r1, asr #12
    2a64:	eorhi	pc, r4, sp, asr #17
    2a68:	andshi	pc, r4, sp, asr #17
    2a6c:	andhi	pc, r4, sp, asr #17
    2a70:	eorgt	pc, ip, sp, asr #17
    2a74:	ands	pc, ip, sp, asr #17
    2a78:	and	pc, ip, sp, asr #17
    2a7c:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    2a80:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    2a84:	msrhi	CPSR_s, #192, 4
    2a88:	blcs	6984c <log_oom_internal@plt+0x67d64>
    2a8c:	tsthi	r0, #64, 4	; <UNPREDICTABLE>
    2a90:	tstcs	r0, r6, ror fp
    2a94:			; <UNDEFINED> instruction: 0x46204af4
    2a98:	ldrbtmi	fp, [sl], #-2587	; 0xfffff5e5
    2a9c:	mrc	7, 0, APSR_nzcv, cr10, cr14, {7}
    2aa0:			; <UNDEFINED> instruction: 0xf1b84680
    2aa4:			; <UNDEFINED> instruction: 0xf2c00f00
    2aa8:	blmi	ffc2367c <log_oom_internal@plt+0xffc21b94>
    2aac:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2ab0:	tstcs	r0, r1, lsl #4
    2ab4:			; <UNDEFINED> instruction: 0x4620447b
    2ab8:	andshi	pc, r0, sp, asr #17
    2abc:	andhi	pc, ip, sp, asr #17
    2ac0:	andhi	pc, r8, sp, asr #17
    2ac4:	stmdahi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2ac8:	mcr	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2acc:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    2ad0:	movwhi	pc, #58048	; 0xe2c0	; <UNPREDICTABLE>
    2ad4:	bvc	1c3e250 <log_oom_internal@plt+0x1c3c768>
    2ad8:	bleq	ff9fe5c0 <log_oom_internal@plt+0xff9fcad8>
    2adc:	mrc	7, 3, APSR_nzcv, cr8, cr14, {7}
    2ae0:	blvc	ff2fe164 <log_oom_internal@plt+0xff2fc67c>
    2ae4:	blvc	1fe36c <log_oom_internal@plt+0x1fc884>
    2ae8:	bleq	5fdc34 <log_oom_internal@plt+0x5fc14c>
    2aec:			; <UNDEFINED> instruction: 0xf964f002
    2af0:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    2af4:	strmi	r2, [r1], r0, lsl #6
    2af8:			; <UNDEFINED> instruction: 0xf002460f
    2afc:			; <UNDEFINED> instruction: 0x4648f93d
    2b00:	tstmi	r3, #59768832	; 0x3900000
    2b04:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    2b08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b0c:			; <UNDEFINED> instruction: 0xf04fbf14
    2b10:			; <UNDEFINED> instruction: 0xf04f0c01
    2b14:	strbtmi	r0, [r1], r0, lsl #24
    2b18:			; <UNDEFINED> instruction: 0xf92ef002
    2b1c:	movwls	r2, #768	; 0x300
    2b20:	andeq	lr, r0, #25600	; 0x6400
    2b24:	beq	43e38c <log_oom_internal@plt+0x43c8a4>
    2b28:	movweq	lr, #15169	; 0x3b41
    2b2c:	mrsls	r2, (UNDEF: 17)
    2b30:			; <UNDEFINED> instruction: 0xf7fe2140
    2b34:	svcls	0x0070ef86
    2b38:	smlabtcs	r0, sp, sl, r4
    2b3c:	smlsdxls	r0, sl, r4, r4
    2b40:	strtmi	r4, [r0], -r3, lsl #12
    2b44:	stcl	7, cr15, [r6, #1016]	; 0x3f8
    2b48:	tstls	sp, r1, lsl #28
    2b4c:	rschi	pc, r0, #192, 4
    2b50:	smlabtcs	r0, r8, fp, r4
    2b54:	strtmi	r2, [r0], -r1, lsl #4
    2b58:			; <UNDEFINED> instruction: 0xf8cd447b
    2b5c:			; <UNDEFINED> instruction: 0xf8cd8010
    2b60:			; <UNDEFINED> instruction: 0xf8cd800c
    2b64:	stmib	sp, {r3, pc}^
    2b68:			; <UNDEFINED> instruction: 0xf7fe8800
    2b6c:	mcrne	13, 0, lr, cr1, cr2, {6}
    2b70:	vorr.i32	d25, #13	; 0x0000000d
    2b74:	blls	4236f8 <log_oom_internal@plt+0x421c10>
    2b78:			; <UNDEFINED> instruction: 0xee18991b
    2b7c:	ldmdaeq	sl, {r4, r9, fp}^
    2b80:	movwls	r2, #768	; 0x300
    2b84:	b	10a97f4 <log_oom_internal@plt+0x10a7d0c>
    2b88:	ldmdaeq	fp, {r0, r1, r6, r7, r9, ip, sp, lr}^
    2b8c:			; <UNDEFINED> instruction: 0xf04f1852
    2b90:	mrsls	r0, (UNDEF: 17)
    2b94:	bl	10e900c <log_oom_internal@plt+0x10e7524>
    2b98:	strmi	r0, [fp], -r1, lsl #2
    2b9c:			; <UNDEFINED> instruction: 0xf7fe2140
    2ba0:	movwcs	lr, #3920	; 0xf50
    2ba4:	stmib	sp, {r6, r8, sp}^
    2ba8:	ldmib	sp, {r8, r9, ip, sp}^
    2bac:	strmi	r2, [r1], sl, ror #6
    2bb0:			; <UNDEFINED> instruction: 0xf7fe4650
    2bb4:	bmi	fec3e8d4 <log_oom_internal@plt+0xfec3cdec>
    2bb8:	strbmi	r2, [fp], -r0, lsl #2
    2bbc:	andls	r4, r0, sl, ror r4
    2bc0:			; <UNDEFINED> instruction: 0xf7fe4620
    2bc4:	cdpne	13, 0, cr14, cr1, cr8, {4}
    2bc8:	vorr.i32	d25, #0	; 0x00000000
    2bcc:	blmi	feae36e0 <log_oom_internal@plt+0xfeae1bf8>
    2bd0:	andcs	r2, r1, #0, 2
    2bd4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    2bd8:	andshi	pc, r0, sp, asr #17
    2bdc:	andhi	pc, ip, sp, asr #17
    2be0:	andhi	pc, r8, sp, asr #17
    2be4:	stmdahi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2be8:	ldc	7, cr15, [r2, #1016]	; 0x3f8
    2bec:	vmull.p8	<illegal reg q8.5>, d0, d1
    2bf0:	ldmib	sp, {r0, r2, r4, r6, r7, r9, pc}^
    2bf4:	ldmib	sp, {r1, r2, r4, r8, r9, sp}^
    2bf8:	addmi	r0, fp, #24, 2
    2bfc:	addmi	fp, r2, #8, 30
    2c00:	sbchi	pc, r8, #192	; 0xc0
    2c04:	rsbshi	pc, r8, #14614528	; 0xdf0000
    2c08:			; <UNDEFINED> instruction: 0x465a44f8
    2c0c:	cmpcs	r0, ip, lsl #22
    2c10:	beq	43e478 <log_oom_internal@plt+0x43c990>
    2c14:	beq	3ed58 <log_oom_internal@plt+0x3d270>
    2c18:	bleq	3ed5c <log_oom_internal@plt+0x3d274>
    2c1c:	blge	3d358 <log_oom_internal@plt+0x3b870>
    2c20:	svc	0x000ef7fe
    2c24:			; <UNDEFINED> instruction: 0x21004a97
    2c28:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
    2c2c:	strtmi	r9, [r0], -r0
    2c30:	ldcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    2c34:	tstls	ip, r1, lsl #28
    2c38:	addshi	pc, ip, #192, 4
    2c3c:			; <UNDEFINED> instruction: 0x0112e9dd
    2c40:	stmdavc	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    2c44:	blge	3d380 <log_oom_internal@plt+0x3b898>
    2c48:			; <UNDEFINED> instruction: 0xee181a3a
    2c4c:	bl	1a05494 <log_oom_internal@plt+0x1a039ac>
    2c50:	ldmib	sp, {r0, r8, r9}^
    2c54:	ldmibne	r2, {r2, r4, fp, ip, sp, lr}^
    2c58:	streq	pc, [r1, -pc, asr #32]
    2c5c:	bl	10d4568 <log_oom_internal@plt+0x10d2a80>
    2c60:	strmi	r0, [fp], -r1, lsl #2
    2c64:			; <UNDEFINED> instruction: 0xf7fe2140
    2c68:	ldmib	sp, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    2c6c:	smlalbbcs	r2, r0, r4, r3
    2c70:	blge	3d3ac <log_oom_internal@plt+0x3b8c4>
    2c74:	ldmdage	r2!, {r2, r7, r9, sl, lr}
    2c78:			; <UNDEFINED> instruction: 0xf7fe46e2
    2c7c:	bmi	fe0be80c <log_oom_internal@plt+0xfe0bcd24>
    2c80:	ldmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
    2c84:			; <UNDEFINED> instruction: 0xf04f8982
    2c88:	ldrbtmi	r0, [sl], #-3605	; 0xfffff1eb
    2c8c:	ldrsbgt	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
    2c90:	ldrtmi	r9, [fp], -r2, lsl #4
    2c94:	ldrbtmi	r4, [ip], #2686	; 0xa7e
    2c98:	andge	pc, r0, sp, asr #17
    2c9c:	beq	73ede0 <log_oom_internal@plt+0x73d2f8>
    2ca0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    2ca4:			; <UNDEFINED> instruction: 0xf8cd8908
    2ca8:	smladls	r5, r8, r0, ip
    2cac:	strls	r9, [r1, -r3, lsl #14]
    2cb0:	eorge	pc, r8, sp, asr #17
    2cb4:	ands	pc, ip, sp, asr #17
    2cb8:	strtmi	r9, [r0], -r4
    2cbc:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    2cc0:	vmull.p8	<illegal reg q8.5>, d0, d1
    2cc4:			; <UNDEFINED> instruction: 0xf89d827c
    2cc8:			; <UNDEFINED> instruction: 0xf1b88200
    2ccc:			; <UNDEFINED> instruction: 0xd1260f00
    2cd0:			; <UNDEFINED> instruction: 0x463a4b70
    2cd4:			; <UNDEFINED> instruction: 0xf04f4641
    2cd8:	ldrbtmi	r3, [fp], #-2047	; 0xfffff801
    2cdc:	strls	r4, [r4, -r0, lsr #12]
    2ce0:	strvc	lr, [r2, -sp, asr #19]
    2ce4:	strvc	lr, [r0, -sp, asr #19]
    2ce8:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2cec:	tstls	ip, r1, lsl #28
    2cf0:	addhi	pc, r7, #192, 4
    2cf4:	ldrdeq	lr, [r6, sp]
    2cf8:			; <UNDEFINED> instruction: 0xf810f002
    2cfc:	blvs	11be380 <log_oom_internal@plt+0x11bc898>
    2d00:	ldrbtmi	r4, [sl], #-2661	; 0xfffff59b
    2d04:	bleq	5fde10 <log_oom_internal@plt+0x5fc328>
    2d08:	strtmi	r4, [r0], -r1, asr #12
    2d0c:	blvc	1be5b0 <log_oom_internal@plt+0x1bcac8>
    2d10:	blvc	3e34c <log_oom_internal@plt+0x3c864>
    2d14:	ldcl	7, cr15, [lr], {254}	; 0xfe
    2d18:	vmull.p8	<illegal reg q8.5>, d0, d1
    2d1c:	tstcs	r0, r1, ror #4
    2d20:			; <UNDEFINED> instruction: 0xf7fe4620
    2d24:	cdpne	14, 0, cr14, cr1, cr4, {0}
    2d28:	ble	1467160 <log_oom_internal@plt+0x1465678>
    2d2c:			; <UNDEFINED> instruction: 0xf7fe2000
    2d30:	stmdbls	ip, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    2d34:	stclle	8, cr2, [fp, #-8]
    2d38:	vrecps.f32	q10, q0, q4
    2d3c:	bmi	160b9e0 <log_oom_internal@plt+0x1609ef8>
    2d40:	ldrbtmi	r4, [pc], #-2136	; 2d48 <log_oom_internal@plt+0x1260>
    2d44:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    2d48:	stmib	sp, {r3, r4, r5, r6, r7, r9, ip, sp}^
    2d4c:	strmi	r2, [r2], -r0, lsl #14
    2d50:	andcc	r2, r3, #3
    2d54:	mcr	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2d58:			; <UNDEFINED> instruction: 0xf7fee03a
    2d5c:	stmdacs	r0, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    2d60:	cfldrdge	mvd15, [r9, #-508]	; 0xfffffe04
    2d64:	andcs	r4, r7, #80, 22	; 0x14000
    2d68:	tstcs	r1, r0, asr r8
    2d6c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2d70:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2d74:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    2d78:	strtmi	lr, [r0], -sp, asr #10
    2d7c:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    2d80:	svclt	0x00de2802
    2d84:	rsclt	r4, r4, #124, 4	; 0xc0000007
    2d88:	sfmle	f4, 4, [r6], #-400	; 0xfffffe70
    2d8c:	tstlt	r8, r0, lsr r8
    2d90:	stcl	7, cr15, [r0, #1016]	; 0x3f8
    2d94:			; <UNDEFINED> instruction: 0xf7fe4628
    2d98:	stmdals	r3!, {r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    2d9c:	stc	7, cr15, [r0], #1016	; 0x3f8
    2da0:	blmi	8556b4 <log_oom_internal@plt+0x853bcc>
    2da4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2da8:	blls	fe25ce18 <log_oom_internal@plt+0xfe25b330>
    2dac:			; <UNDEFINED> instruction: 0xf04f405a
    2db0:			; <UNDEFINED> instruction: 0xf0400300
    2db4:			; <UNDEFINED> instruction: 0x462081bd
    2db8:	cfstr32vc	mvfx15, [fp, #-52]	; 0xffffffcc
    2dbc:	blhi	be0b8 <log_oom_internal@plt+0xbc5d0>
    2dc0:	svchi	0x00f0e8bd
    2dc4:			; <UNDEFINED> instruction: 0xf7fe2000
    2dc8:	stmdacs	r2, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    2dcc:	msrhi	SP_svc, r0
    2dd0:			; <UNDEFINED> instruction: 0xf7fe4620
    2dd4:	strcs	lr, [r0], #-3470	; 0xfffff272
    2dd8:			; <UNDEFINED> instruction: 0x4639e7d8
    2ddc:			; <UNDEFINED> instruction: 0xf7fe4628
    2de0:	bmi	d3e5b8 <log_oom_internal@plt+0xd3cad0>
    2de4:	ldrsbgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    2de8:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    2dec:	orrscs	pc, pc, #64, 4
    2df0:	ldrbeq	pc, [ip], #258	; 0x102	; <UNPREDICTABLE>
    2df4:	ldrbtmi	r4, [ip], #2609	; 0xa31
    2df8:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    2dfc:	andgt	pc, r4, sp, asr #17
    2e00:	andcs	r9, r3, r2
    2e04:			; <UNDEFINED> instruction: 0xf7fe4402
    2e08:			; <UNDEFINED> instruction: 0x4604ee16
    2e0c:	svclt	0x0000e7be
    2e10:	andeq	r0, r0, r0
    2e14:	bicmi	ip, sp, r5, ror #26
    2e18:	andeq	r0, r0, r0
    2e1c:	cdpcc	0, 15, cr0, cr0, cr0, {0}
    2e20:	muleq	r1, r6, r6
    2e24:	muleq	r1, r0, r6
    2e28:	andeq	r0, r0, ip, ror r1
    2e2c:	andeq	r2, r0, r6, lsl #29
    2e30:	muleq	r0, sl, lr
    2e34:	andeq	r4, r1, lr, asr #4
    2e38:	strdeq	r4, [r1], -ip
    2e3c:	ldrdeq	r2, [r0], -r8
    2e40:	ldrdeq	r2, [r0], -lr
    2e44:	andeq	r2, r0, ip, asr #29
    2e48:	andeq	r2, r0, sl, asr #29
    2e4c:			; <UNDEFINED> instruction: 0x00002eb8
    2e50:	andeq	r2, r0, r6, asr lr
    2e54:	andeq	r4, r1, sl, lsr #32
    2e58:	andeq	r2, r0, r6, asr #27
    2e5c:	andeq	r2, r0, sl, asr #27
    2e60:	andeq	r2, r0, r4, lsr #27
    2e64:	muleq	r0, r4, sp
    2e68:	andeq	r2, r0, lr, ror sp
    2e6c:	andeq	r2, r0, r8, ror #26
    2e70:	andeq	r2, r0, ip, ror #25
    2e74:	ldrdeq	r2, [r0], -r8
    2e78:	andeq	r2, r0, r4, lsl #25
    2e7c:	andeq	r2, r0, sl, ror ip
    2e80:	andeq	r2, r0, r8, asr #21
    2e84:	andeq	r2, r0, lr, lsr #24
    2e88:	ldrdeq	r2, [r0], -lr
    2e8c:	andeq	r2, r0, r2, lsl fp
    2e90:	andeq	r2, r0, r0, asr #23
    2e94:	muleq	r0, r6, fp
    2e98:	andeq	r2, r0, sl, ror fp
    2e9c:	andeq	r2, r0, r6, ror sl
    2ea0:	strdeq	r3, [r0], -r8
    2ea4:	andeq	r2, r0, r6, lsr r2
    2ea8:	muleq	r0, ip, r1
    2eac:	andeq	r2, r0, r0, lsl #19
    2eb0:	andeq	r4, r1, r0, lsr #1
    2eb4:	andeq	r3, r0, r2, asr r4
    2eb8:	ldrdeq	r2, [r0], -lr
    2ebc:	andeq	r2, r0, r2, lsl #3
    2ec0:			; <UNDEFINED> instruction: 0xf7fe2000
    2ec4:	stmdacs	r2, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    2ec8:	svcmi	0x00d6dd82
    2ecc:	ldmmi	r6, {r0, r6, r9, sl, lr}^
    2ed0:	bicsvc	pc, r8, #1325400064	; 0x4f000000
    2ed4:	ldrbtmi	r4, [pc], #-2773	; 2edc <log_oom_internal@plt+0x13f4>
    2ed8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    2edc:	stmib	sp, {r3, r4, r5, r6, r7, ip, sp}^
    2ee0:	andcc	r0, r3, #0, 14
    2ee4:			; <UNDEFINED> instruction: 0xf7fe2003
    2ee8:	ldrb	lr, [r1, -r6, lsr #27]!
    2eec:	vpadd.i8	q10, q8, q0
    2ef0:	ldmibmi	r0, {r0, r1, r2, r4, r7, r9, ip}^
    2ef4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2ef8:	strdcc	r3, [r3, -r8]
    2efc:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    2f00:	stclmi	7, cr14, [sp], {105}	; 0x69
    2f04:	bmi	ff3547ec <log_oom_internal@plt+0xff352d04>
    2f08:	msrvc	CPSR_sc, #1325400064	; 0x4f000000
    2f0c:	ldrbtmi	r4, [ip], #-2508	; 0xfffff634
    2f10:	strbcc	r4, [r0], #1146	; 0x47a
    2f14:	andcc	r4, r3, #2030043136	; 0x79000000
    2f18:			; <UNDEFINED> instruction: 0xf7fe9400
    2f1c:	andcs	lr, r0, r6, lsl #27
    2f20:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    2f24:			; <UNDEFINED> instruction: 0xf77f2802
    2f28:			; <UNDEFINED> instruction: 0xf8dfaf53
    2f2c:			; <UNDEFINED> instruction: 0x4639c318
    2f30:	vst2.<illegal width 64>	{d20-d21}, [pc], r5
    2f34:	bmi	ff15feac <log_oom_internal@plt+0xff15e3c4>
    2f38:	ldrbtmi	r4, [r8], #-1276	; 0xfffffb04
    2f3c:	rscscc	r4, r8, sl, ror r4
    2f40:	strb	r4, [ip, r7, ror #12]
    2f44:	sha1c.32	q10, q8, q1
    2f48:	bmi	ff087dbc <log_oom_internal@plt+0xff0862d4>
    2f4c:	ldrbtmi	r4, [ip], #-2498	; 0xfffff63e
    2f50:			; <UNDEFINED> instruction: 0xf504447a
    2f54:	ldrbtmi	r7, [r9], #-1160	; 0xfffffb78
    2f58:	strls	r3, [r0], #-515	; 0xfffffdfd
    2f5c:	stcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2f60:	movwcs	r4, #6846	; 0x1abe
    2f64:			; <UNDEFINED> instruction: 0x4619201c
    2f68:	andls	r4, r0, #2046820352	; 0x7a000000
    2f6c:			; <UNDEFINED> instruction: 0x90014abc
    2f70:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    2f74:	stc	7, cr15, [r0], {254}	; 0xfe
    2f78:	blle	1e0a79c <log_oom_internal@plt+0x1e08cb4>
    2f7c:	strtmi	r2, [r0], -r0, lsl #2
    2f80:	ldcl	7, cr15, [r4], {254}	; 0xfe
    2f84:			; <UNDEFINED> instruction: 0xf6bf1e07
    2f88:	andcs	sl, r0, r3, lsr #30
    2f8c:	stc	7, cr15, [r8], {254}	; 0xfe
    2f90:			; <UNDEFINED> instruction: 0xf77f2802
    2f94:			; <UNDEFINED> instruction: 0xf8dfaf1d
    2f98:	ldrtmi	ip, [r9], -ip, asr #5
    2f9c:	vst1.32	{d20-d21}, [pc :256], r2
    2fa0:	ldmmi	r2!, {r0, r2, r5, r6, r7, r8, r9, ip, sp, lr}
    2fa4:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    2fa8:	rscscc	r4, r8, #120, 8	; 0x78000000
    2fac:	strb	r4, [ip], r7, ror #12
    2fb0:			; <UNDEFINED> instruction: 0xf2404caf
    2fb4:	bmi	febc7e38 <log_oom_internal@plt+0xfebc6350>
    2fb8:	ldrbtmi	r4, [ip], #-2479	; 0xfffff651
    2fbc:			; <UNDEFINED> instruction: 0xf504447a
    2fc0:	ldrbtmi	r7, [r9], #-1160	; 0xfffffb78
    2fc4:	strls	r3, [r0], #-515	; 0xfffffdfd
    2fc8:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2fcc:			; <UNDEFINED> instruction: 0xf7fe2000
    2fd0:	stmdacs	r2, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2fd4:	tstcs	r0, sl, lsr ip
    2fd8:			; <UNDEFINED> instruction: 0xf7fe4620
    2fdc:	cdpne	12, 0, cr14, cr7, cr8, {5}
    2fe0:	mrcge	6, 7, APSR_nzcv, cr6, cr15, {5}
    2fe4:			; <UNDEFINED> instruction: 0xf7fe2000
    2fe8:	stmdacs	r2, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    2fec:	mrcge	7, 7, APSR_nzcv, cr0, cr15, {3}
    2ff0:	addgt	pc, r8, #14614528	; 0xdf0000
    2ff4:	bmi	fe8948e0 <log_oom_internal@plt+0xfe892df8>
    2ff8:	bicsne	pc, r3, #64, 4
    2ffc:	ldrbtmi	r4, [ip], #2209	; 0x8a1
    3000:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3004:			; <UNDEFINED> instruction: 0x466732f8
    3008:	strcs	lr, [r0, -sp, asr #19]
    300c:	andcs	r1, r3, r2, asr #25
    3010:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    3014:	svcmi	0x009ce6dc
    3018:	ldmmi	ip, {r0, r6, r9, sl, lr}
    301c:	bicsvc	pc, sl, #1325400064	; 0x4f000000
    3020:	ldrbtmi	r4, [pc], #-2715	; 3028 <log_oom_internal@plt+0x1540>
    3024:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    3028:	andcs	lr, r0, r8, asr r7
    302c:	bl	fee4102c <log_oom_internal@plt+0xfee3f544>
    3030:			; <UNDEFINED> instruction: 0xf77f2802
    3034:	bmi	fe5eeb70 <log_oom_internal@plt+0xfe5ed088>
    3038:	svcmi	0x00974641
    303c:			; <UNDEFINED> instruction: 0x13bff240
    3040:	ldrbtmi	r4, [sl], #-2198	; 0xfffff76a
    3044:	rscscc	r4, r8, #2130706432	; 0x7f000000
    3048:			; <UNDEFINED> instruction: 0xe7dd4478
    304c:	vst2.32	{d20-d21}, [pc :64], r4
    3050:	bmi	fe51fff8 <log_oom_internal@plt+0xfe51e510>
    3054:	svcmi	0x00942100
    3058:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    305c:	ldrbtmi	r3, [pc], #-248	; 3064 <log_oom_internal@plt+0x157c>
    3060:	stmib	sp, {r0, r1, r9, ip, sp}^
    3064:	andcs	r0, r3, r0, lsl #14
    3068:	stcl	7, cr15, [r4], #1016	; 0x3f8
    306c:			; <UNDEFINED> instruction: 0x2000e7b3
    3070:	bl	fe5c1070 <log_oom_internal@plt+0xfe5bf588>
    3074:			; <UNDEFINED> instruction: 0xf77f2802
    3078:			; <UNDEFINED> instruction: 0xf8dfaeab
    307c:			; <UNDEFINED> instruction: 0x4639c230
    3080:	vst1.32	{d20-d21}, [pc], fp
    3084:	stmmi	fp, {r0, r1, r5, r6, r7, r8, r9, ip, sp, lr}
    3088:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    308c:			; <UNDEFINED> instruction: 0xe7b94478
    3090:			; <UNDEFINED> instruction: 0xf7fe2000
    3094:	stmdacs	r2, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    3098:	mrcge	7, 4, APSR_nzcv, cr10, cr15, {3}
    309c:	strbmi	r4, [r1], -r6, lsl #31
    30a0:	vpmax.s8	d20, d16, d6
    30a4:	stmmi	r6, {r0, r4, r5, r6, r7, r8, r9, ip}
    30a8:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    30ac:			; <UNDEFINED> instruction: 0xe64b4478
    30b0:	ldclcc	0, cr15, [pc], #316	; 31f4 <log_oom_internal@plt+0x170c>
    30b4:	blge	1d949c4 <log_oom_internal@plt+0x1d92edc>
    30b8:	strtmi	r2, [r0], -r0, lsl #2
    30bc:			; <UNDEFINED> instruction: 0xcc03e9cd
    30c0:	andgt	pc, r8, sp, asr #17
    30c4:			; <UNDEFINED> instruction: 0xcc00e9cd
    30c8:	bl	8c10c8 <log_oom_internal@plt+0x8bf5e0>
    30cc:	strbt	r4, [r8], #1664	; 0x680
    30d0:			; <UNDEFINED> instruction: 0xf7fe2000
    30d4:	stmdacs	r2, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    30d8:	mrcge	7, 3, APSR_nzcv, cr10, cr15, {3}
    30dc:			; <UNDEFINED> instruction: 0x46494f79
    30e0:	vst1.16	{d20-d21}, [pc :256], r9
    30e4:	ldmdami	r9!, {r0, r2, r4, r5, r6, r7, r8, r9, ip, sp, lr}^
    30e8:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    30ec:			; <UNDEFINED> instruction: 0xe62b4478
    30f0:			; <UNDEFINED> instruction: 0xf7fe2000
    30f4:	stmdacs	r2, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    30f8:	mcrge	7, 3, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    30fc:			; <UNDEFINED> instruction: 0x46494f74
    3100:	vpmin.s8	q10, q0, q10
    3104:	ldmdami	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, ip}^
    3108:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    310c:			; <UNDEFINED> instruction: 0xe61b4478
    3110:			; <UNDEFINED> instruction: 0xf7fe2000
    3114:	ldmdbls	sp, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    3118:			; <UNDEFINED> instruction: 0xf77f2802
    311c:	svcmi	0x006fae59
    3120:	mvnsne	pc, #64, 4
    3124:	stmdami	pc!, {r1, r2, r3, r5, r6, r9, fp, lr}^	; <UNPREDICTABLE>
    3128:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    312c:			; <UNDEFINED> instruction: 0xe60b4478
    3130:	bl	fea41130 <log_oom_internal@plt+0xfea3f648>
    3134:			; <UNDEFINED> instruction: 0xf7fe2000
    3138:	ldmdbls	sp, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
    313c:			; <UNDEFINED> instruction: 0xf77f2802
    3140:	svcmi	0x0069ae47
    3144:	mvnsne	pc, #64, 4
    3148:	stmdami	r9!, {r3, r5, r6, r9, fp, lr}^
    314c:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    3150:	ldrb	r4, [r9, #1144]!	; 0x478
    3154:			; <UNDEFINED> instruction: 0xf7fe2000
    3158:	ldmdbls	r0, {r2, r5, r8, r9, fp, sp, lr, pc}
    315c:			; <UNDEFINED> instruction: 0xf77f2802
    3160:	svcmi	0x0064ae37
    3164:	movwcs	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    3168:	stmdami	r4!, {r0, r1, r5, r6, r9, fp, lr}^
    316c:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    3170:	strb	r4, [r9, #1144]!	; 0x478
    3174:			; <UNDEFINED> instruction: 0xf7fe2000
    3178:	stmdbls	ip, {r2, r4, r8, r9, fp, sp, lr, pc}
    317c:			; <UNDEFINED> instruction: 0xf77f2802
    3180:	svcmi	0x005fae27
    3184:	movwcs	pc, #62016	; 0xf240	; <UNPREDICTABLE>
    3188:	ldmdami	pc, {r1, r2, r3, r4, r6, r9, fp, lr}^	; <UNPREDICTABLE>
    318c:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    3190:	ldrb	r4, [r9, #1144]	; 0x478
    3194:	ldrsbhi	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    3198:	ldr	r4, [r6, #-1272]!	; 0xfffffb08
    319c:	mrsls	r2, (UNDEF: 12)
    31a0:	b	fffc11a0 <log_oom_internal@plt+0xfffbf6b8>
    31a4:	stmdacs	r2, {r2, r3, r8, fp, ip, pc}
    31a8:	mrcge	7, 0, APSR_nzcv, cr2, cr15, {3}
    31ac:	vrecps.f32	q10, q0, q4
    31b0:	bmi	160bddc <log_oom_internal@plt+0x160a2f4>
    31b4:	ldrbtmi	r4, [pc], #-2136	; 31bc <log_oom_internal@plt+0x16d4>
    31b8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    31bc:	andcs	lr, r0, r4, asr #11
    31c0:			; <UNDEFINED> instruction: 0xf7fe910c
    31c4:	stmdbls	ip, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    31c8:			; <UNDEFINED> instruction: 0xf77f2802
    31cc:	svcmi	0x0053ae01
    31d0:	tstcs	r9, #64, 4	; <UNPREDICTABLE>
    31d4:	ldmdami	r3, {r1, r4, r6, r9, fp, lr}^
    31d8:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    31dc:	ldr	r4, [r3, #1144]!	; 0x478
    31e0:	tstls	ip, r0, asr #12
    31e4:	b	ff7411e4 <log_oom_internal@plt+0xff73f6fc>
    31e8:	stmdacs	r2, {r2, r3, r8, fp, ip, pc}
    31ec:	ldclge	7, cr15, [r0, #508]!	; 0x1fc
    31f0:	vmax.f32	q10, q0, <illegal reg q6.5>
    31f4:	bmi	134be84 <log_oom_internal@plt+0x134a39c>
    31f8:	ldrbtmi	r4, [pc], #-2125	; 3200 <log_oom_internal@plt+0x1718>
    31fc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3200:	strbmi	lr, [r0], -r2, lsr #11
    3204:	b	ff341204 <log_oom_internal@plt+0xff33f71c>
    3208:	stmdacs	r2, {r2, r3, r8, fp, ip, pc}
    320c:	stclge	7, cr15, [r0, #508]!	; 0x1fc
    3210:	vmax.f32	q10, q0, q4
    3214:	bmi	120be94 <log_oom_internal@plt+0x120a3ac>
    3218:	ldrbtmi	r4, [pc], #-2120	; 3220 <log_oom_internal@plt+0x1738>
    321c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3220:	svclt	0x0000e592
    3224:	andeq	r2, r0, lr, ror r8
    3228:	andeq	r3, r0, r4, ror #6
    322c:	andeq	r2, r0, r2, lsr #1
    3230:	andeq	r3, r0, r8, asr #6
    3234:	andeq	r2, r0, r6, lsl #1
    3238:	andeq	r3, r0, lr, lsr #6
    323c:	andeq	r2, r0, ip, rrx
    3240:	andeq	r2, r0, r4, lsr #12
    3244:	andeq	r2, r0, ip, lsl r8
    3248:	andeq	r3, r0, r2, lsl #6
    324c:	andeq	r2, r0, r0, asr #32
    3250:	andeq	r3, r0, lr, ror #5
    3254:	andeq	r2, r0, ip, lsr #32
    3258:	andeq	r2, r0, lr, lsr #15
    325c:	ldrdeq	r2, [r0], -ip
    3260:	andeq	r2, r0, r6, lsr r8
    3264:	andeq	r2, r0, r4, lsl r8
    3268:	muleq	r0, r6, r2
    326c:	ldrdeq	r1, [r0], -r4
    3270:	andeq	r3, r0, r2, lsl #5
    3274:	andeq	r1, r0, r0, asr #31
    3278:	andeq	r2, r0, r6, ror #14
    327c:			; <UNDEFINED> instruction: 0x000027ba
    3280:	andeq	r3, r0, ip, lsr r2
    3284:	andeq	r1, r0, sl, ror pc
    3288:	andeq	r2, r0, r2, lsr r7
    328c:	andeq	r3, r0, r8, lsl r2
    3290:	andeq	r1, r0, r6, asr pc
    3294:	strdeq	r3, [r0], -sl
    3298:	andeq	r2, r0, r0, lsl r7
    329c:	andeq	r1, r0, r4, lsr pc
    32a0:	andeq	r3, r0, r4, ror #3
    32a4:	andeq	r1, r0, r2, lsr #30
    32a8:	andeq	r2, r0, r6, ror r7
    32ac:	andeq	r2, r0, ip, asr #13
    32b0:			; <UNDEFINED> instruction: 0x000031b2
    32b4:	strdeq	r1, [r0], -r0
    32b8:	andeq	r2, r0, ip, lsr #13
    32bc:	muleq	r0, r2, r1
    32c0:	ldrdeq	r1, [r0], -r0
    32c4:	andeq	r2, r0, ip, ror #12
    32c8:	andeq	r3, r0, r2, asr r1
    32cc:	muleq	r0, r0, lr
    32d0:	andeq	r2, r0, ip, asr #12
    32d4:	andeq	r3, r0, r2, lsr r1
    32d8:	andeq	r1, r0, r0, ror lr
    32dc:	andeq	r2, r0, ip, lsr #12
    32e0:	andeq	r3, r0, r2, lsl r1
    32e4:	andeq	r1, r0, r0, asr lr
    32e8:	andeq	r2, r0, r8, lsl #12
    32ec:	andeq	r3, r0, lr, ror #1
    32f0:	andeq	r1, r0, ip, lsr #28
    32f4:	andeq	r2, r0, r8, ror #11
    32f8:	andeq	r3, r0, lr, asr #1
    32fc:	andeq	r1, r0, ip, lsl #28
    3300:	andeq	r2, r0, r8, asr #11
    3304:	andeq	r3, r0, lr, lsr #1
    3308:	andeq	r1, r0, ip, ror #27
    330c:	andeq	r2, r0, r4, lsr r5
    3310:	muleq	r0, lr, r5
    3314:	andeq	r3, r0, r4, lsl #1
    3318:	andeq	r1, r0, r2, asr #27
    331c:	andeq	r2, r0, ip, ror r5
    3320:	andeq	r3, r0, r2, rrx
    3324:	andeq	r1, r0, r0, lsr #27
    3328:	andeq	r2, r0, sl, asr r5
    332c:	andeq	r3, r0, r0, asr #32
    3330:	andeq	r1, r0, lr, ror sp
    3334:	andeq	r2, r0, sl, lsr r5
    3338:	andeq	r3, r0, r0, lsr #32
    333c:	andeq	r1, r0, lr, asr sp
    3340:	blmi	16d58b0 <log_oom_internal@plt+0x16d3dc8>
    3344:	ldrblt	r4, [r0, #-1145]!	; 0xfffffb87
    3348:	stmiapl	fp, {r1, r2, r7, ip, sp, pc}^
    334c:	ldrmi	r2, [r6], -r0, lsl #10
    3350:	movwls	r6, #22555	; 0x581b
    3354:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3358:	bcs	28770 <log_oom_internal@plt+0x26c88>
    335c:	ldrmi	sp, [r0], -r4, rrx
    3360:	blx	6c1364 <log_oom_internal@plt+0x6bf87c>
    3364:	blle	10ab7c <log_oom_internal@plt+0x109094>
    3368:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    336c:	ldmiblt	r3, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr}
    3370:	stmdals	r4, {sl, sp}
    3374:			; <UNDEFINED> instruction: 0xf7feb108
    3378:	bmi	13fe068 <log_oom_internal@plt+0x13fc580>
    337c:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    3380:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3384:	subsmi	r9, sl, r5, lsl #22
    3388:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    338c:	addhi	pc, ip, r0, asr #32
    3390:	andlt	r4, r6, r0, lsr #12
    3394:	stmdage	r4, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3398:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    339c:	blle	dcabb4 <log_oom_internal@plt+0xdc90cc>
    33a0:	strtmi	r4, [r9], -r6, asr #20
    33a4:	ldrtmi	r4, [r0], -r6, asr #22
    33a8:	cfstrdmi	mvd4, [r6], {122}	; 0x7a
    33ac:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    33b0:	blmi	114fbb8 <log_oom_internal@plt+0x114e0d0>
    33b4:	bmi	11545ac <log_oom_internal@plt+0x1152ac4>
    33b8:	strmi	lr, [r2, #-2509]	; 0xfffff633
    33bc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    33c0:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33c4:	blle	f8abdc <log_oom_internal@plt+0xf890f4>
    33c8:	ldrtmi	r9, [r0], -r4, lsl #18
    33cc:			; <UNDEFINED> instruction: 0xf7fe462a
    33d0:			; <UNDEFINED> instruction: 0x1e04ea78
    33d4:	stmdals	r4, {r0, r1, r2, r3, r6, r8, r9, fp, ip, lr, pc}
    33d8:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33dc:	ble	ff1cabf4 <log_oom_internal@plt+0xff1c910c>
    33e0:			; <UNDEFINED> instruction: 0xf7fe4628
    33e4:	stmdacs	r2, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    33e8:			; <UNDEFINED> instruction: 0x4621dd17
    33ec:			; <UNDEFINED> instruction: 0x4c394a38
    33f0:	ldcmi	0, cr2, [r9, #-12]!
    33f4:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    33f8:	adcvc	pc, r0, #8388608	; 0x800000
    33fc:	vqshl.s8	q10, <illegal reg q14.5>, q0
    3400:	stmib	sp, {r0, r1, r3, r4, r6, r7, r8, r9, sp}^
    3404:	stmdane	r2!, {r8, sl, sp}
    3408:	bl	541408 <log_oom_internal@plt+0x53f920>
    340c:	ldr	r4, [r0, r4, lsl #12]!
    3410:			; <UNDEFINED> instruction: 0xf7fe4628
    3414:	stmdacs	r2, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    3418:	rsbmi	sp, r0, #60, 24	; 0x3c00
    341c:	submi	fp, r4, #192, 4
    3420:	stmdacs	r0, {r2, fp, ip, pc}
    3424:	str	sp, [r8, r7, lsr #3]!
    3428:	ldrmi	r4, [r0], -ip, lsr #24
    342c:	vpmax.s8	d20, d0, d28
    3430:	stmdbmi	ip!, {r1, r2, r3, r4, r5, r7, r8, r9, sp}
    3434:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3438:	ldrvc	pc, [r4], #1284	; 0x504
    343c:	andcc	r4, r3, #2030043136	; 0x79000000
    3440:			; <UNDEFINED> instruction: 0xf7fe9400
    3444:			; <UNDEFINED> instruction: 0x4628eaf2
    3448:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    344c:	stclle	8, cr2, [r4, #8]!
    3450:	strtmi	r4, [r1], -r5, lsr #26
    3454:	vpmax.s8	d20, d0, d21
    3458:	stcmi	3, cr2, [r5], #-844	; 0xfffffcb4
    345c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3460:			; <UNDEFINED> instruction: 0xf504447c
    3464:	andcs	r7, r3, r0, lsr #9
    3468:	strmi	lr, [r0, #-2509]	; 0xfffff633
    346c:			; <UNDEFINED> instruction: 0xf7fe4402
    3470:	strmi	lr, [r4], -r2, ror #21
    3474:			; <UNDEFINED> instruction: 0x4628e77d
    3478:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    347c:	stclle	8, cr2, [ip, #8]
    3480:			; <UNDEFINED> instruction: 0x46214d1c
    3484:	vpmin.s8	d20, d0, d12
    3488:	ldcmi	3, cr2, [ip], {215}	; 0xd7
    348c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3490:			; <UNDEFINED> instruction: 0xe7e6447c
    3494:			; <UNDEFINED> instruction: 0x46214d1a
    3498:	vpmin.s8	d20, d0, d10
    349c:	ldcmi	3, cr2, [sl], {201}	; 0xc9
    34a0:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    34a4:			; <UNDEFINED> instruction: 0xe7dc447c
    34a8:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34ac:	andeq	r3, r1, r0, lsl #22
    34b0:	andeq	r0, r0, ip, ror r1
    34b4:	muleq	r1, lr, ip
    34b8:	andeq	r3, r1, r6, asr #21
    34bc:	andeq	r2, r0, r0, lsl #10
    34c0:	andeq	r2, r0, r0, lsl r5
    34c4:	andeq	r0, r0, r5, asr r1
    34c8:			; <UNDEFINED> instruction: 0x000022b8
    34cc:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    34d0:	andeq	r2, r0, r8, asr #28
    34d4:	andeq	r1, r0, r6, lsl #23
    34d8:	andeq	r2, r0, r4, asr #10
    34dc:	andeq	r2, r0, r8, lsl #28
    34e0:	andeq	r1, r0, r6, asr #22
    34e4:	strdeq	r2, [r0], -ip
    34e8:	andeq	r2, r0, r0, lsl #9
    34ec:	andeq	r1, r0, lr, lsl fp
    34f0:	ldrdeq	r2, [r0], -ip
    34f4:	andeq	r2, r0, ip, lsl #9
    34f8:	andeq	r1, r0, lr, ror #21
    34fc:	andeq	r2, r0, ip, lsr #27
    3500:	andeq	r2, r0, r8, ror #7
    3504:	ldrdeq	r1, [r0], -sl
    3508:	muleq	r0, r8, sp
    350c:	blmi	b15dc0 <log_oom_internal@plt+0xb142d8>
    3510:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    3514:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    3518:	movwls	r6, #14363	; 0x381b
    351c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3520:	eorsle	r2, fp, r0, lsl #16
    3524:	bge	959c8 <log_oom_internal@plt+0x93ee0>
    3528:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    352c:	b	14152c <log_oom_internal@plt+0x13fa44>
    3530:	blle	60ad48 <log_oom_internal@plt+0x609260>
    3534:	stmdals	r2, {r2, r5, r8, fp, lr}
    3538:			; <UNDEFINED> instruction: 0xf7fe4479
    353c:	strdlt	lr, [r0, #-134]!	; 0xffffff7a
    3540:	bmi	88b548 <log_oom_internal@plt+0x889a60>
    3544:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    3548:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    354c:	subsmi	r9, sl, r3, lsl #22
    3550:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3554:	andlt	sp, r5, r0, lsr r1
    3558:			; <UNDEFINED> instruction: 0x4628bd30
    355c:	b	bc155c <log_oom_internal@plt+0xbbfa74>
    3560:			; <UNDEFINED> instruction: 0xf91af7ff
    3564:	andcs	lr, r0, sp, ror #15
    3568:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    356c:	svclt	0x00de2802
    3570:	sbclt	r4, r0, #96, 4
    3574:	sfmle	f4, 2, [r4, #256]!	; 0x100
    3578:	bmi	554e04 <log_oom_internal@plt+0x55331c>
    357c:	vfma.f32	d20, d0, d5
    3580:	ldcmi	3, cr2, [r5, #-708]	; 0xfffffd3c
    3584:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3588:	ldrbtmi	r2, [sp], #-3
    358c:	ldrtvc	pc, [r8], #1284	; 0x504	; <UNPREDICTABLE>
    3590:	stmib	sp, {r1, sl, lr}^
    3594:			; <UNDEFINED> instruction: 0xf7fe4500
    3598:	ldrb	lr, [r2, lr, asr #20]
    359c:			; <UNDEFINED> instruction: 0xf2404c0f
    35a0:	bmi	3cc45c <log_oom_internal@plt+0x3ca974>
    35a4:	ldrbtmi	r4, [ip], #-2319	; 0xfffff6f1
    35a8:			; <UNDEFINED> instruction: 0xf504447a
    35ac:	ldrbtmi	r7, [r9], #-1196	; 0xfffffb54
    35b0:	strls	r3, [r0], #-515	; 0xfffffdfd
    35b4:	b	e415b4 <log_oom_internal@plt+0xe3facc>
    35b8:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35bc:	andeq	r3, r1, r4, lsr r9
    35c0:	andeq	r0, r0, ip, ror r1
    35c4:	andeq	r2, r0, r2, lsr #13
    35c8:	andeq	r2, r0, ip, asr #8
    35cc:	strdeq	r3, [r1], -lr
    35d0:	strdeq	r1, [r0], -r8
    35d4:			; <UNDEFINED> instruction: 0x00002cb6
    35d8:	ldrdeq	r2, [r0], -r6
    35dc:	muleq	r0, r6, ip
    35e0:	ldrdeq	r1, [r0], -r4
    35e4:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    35e8:			; <UNDEFINED> instruction: 0x4615b530
    35ec:	addlt	r4, fp, r0, asr #20
    35f0:	ldrbtmi	r4, [sl], #-2880	; 0xfffff4c0
    35f4:	ldmpl	r3, {r1, r2, r3, sl, fp, ip, pc}^
    35f8:	movwls	r6, #38939	; 0x981b
    35fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3600:	rsble	r2, r0, r0, lsl #24
    3604:	cmncs	r2, ip, lsr sl
    3608:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    360c:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3610:	blle	130d618 <log_oom_internal@plt+0x130bb30>
    3614:			; <UNDEFINED> instruction: 0xf1044939
    3618:			; <UNDEFINED> instruction: 0xf1040248
    361c:	andls	r0, r4, #64, 6
    3620:			; <UNDEFINED> instruction: 0xf1049303
    3624:			; <UNDEFINED> instruction: 0xf1040238
    3628:	andls	r0, r2, #52, 6	; 0xd0000000
    362c:			; <UNDEFINED> instruction: 0xf1049301
    3630:			; <UNDEFINED> instruction: 0xf1040230
    3634:	andls	r0, r0, #44, 6	; 0xb0000000
    3638:			; <UNDEFINED> instruction: 0xf1044479
    363c:	strtmi	r0, [r8], -r8, lsr #4
    3640:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3644:	blle	c8d64c <log_oom_internal@plt+0xc8bb64>
    3648:	bge	1ae26c <log_oom_internal@plt+0x1ac784>
    364c:			; <UNDEFINED> instruction: 0x46282179
    3650:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3654:	blle	a8d65c <log_oom_internal@plt+0xa8bb74>
    3658:	cmneq	r0, r4, lsl #2	; <UNPREDICTABLE>
    365c:	stmdbmi	r8!, {r0, r8, ip, pc}
    3660:	addeq	pc, r8, #4, 2
    3664:	orreq	pc, r0, #4, 2
    3668:	stmib	sp, {r3, r5, r9, sl, lr}^
    366c:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    3670:			; <UNDEFINED> instruction: 0xf104ab08
    3674:	movwls	r0, #8808	; 0x2268
    3678:	msreq	SPSR_, #4, 2
    367c:			; <UNDEFINED> instruction: 0xf1049200
    3680:			; <UNDEFINED> instruction: 0xf7fe0258
    3684:	stmdacs	r0, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
    3688:			; <UNDEFINED> instruction: 0x4628db11
    368c:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3690:	blle	30d698 <log_oom_internal@plt+0x30bbb0>
    3694:	blcs	12a2b8 <log_oom_internal@plt+0x1287d0>
    3698:	bls	1b7b30 <log_oom_internal@plt+0x1b6048>
    369c:	blls	20b6a4 <log_oom_internal@plt+0x209bbc>
    36a0:	bne	6dd6f0 <log_oom_internal@plt+0x6dbc08>
    36a4:	movwcs	fp, #7960	; 0x1f18
    36a8:	rsbscc	pc, r8, r4, lsl #17
    36ac:	bmi	55cb3c <log_oom_internal@plt+0x55b054>
    36b0:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    36b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    36b8:	subsmi	r9, sl, r9, lsl #22
    36bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    36c0:	andlt	sp, fp, r3, lsl r1
    36c4:	ldmdbmi	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
    36c8:	bmi	414f50 <log_oom_internal@plt+0x413468>
    36cc:	cmpcs	pc, #64, 4	; <UNPREDICTABLE>
    36d0:			; <UNDEFINED> instruction: 0xf5014479
    36d4:	stmdbmi	lr, {r2, r6, r7, sl, ip, sp, lr}
    36d8:	strls	r4, [r0], #-1146	; 0xfffffb86
    36dc:	andcc	r4, r3, #2030043136	; 0x79000000
    36e0:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    36e4:	andseq	pc, r5, pc, rrx
    36e8:			; <UNDEFINED> instruction: 0xf7fee7e1
    36ec:	svclt	0x0000e8cc
    36f0:	andeq	r3, r1, r2, asr r8
    36f4:	andeq	r0, r0, ip, ror r1
    36f8:	andeq	r2, r0, r2, lsr #7
    36fc:	andeq	r2, r0, r8, lsl #7
    3700:	andeq	r2, r0, sl, asr r3
    3704:	muleq	r1, r2, r7
    3708:	andeq	r2, r0, ip, ror #22
    370c:	andeq	r1, r0, r4, lsr #17
    3710:	andeq	r2, r0, ip, asr #5
    3714:			; <UNDEFINED> instruction: 0x4615b570
    3718:	addlt	r4, r8, ip, asr #20
    371c:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    3720:	ldmpl	r3, {r2, r3, r9, sl, fp, ip, pc}^
    3724:	movwls	r6, #30747	; 0x781b
    3728:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    372c:	eorsle	r2, r9, r0, lsl #28
    3730:	cmncs	r2, r8, asr #20
    3734:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    3738:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    373c:	blle	90af54 <log_oom_internal@plt+0x90946c>
    3740:	bge	155c5c <log_oom_internal@plt+0x154174>
    3744:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3748:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    374c:	blle	70af64 <log_oom_internal@plt+0x70947c>
    3750:	bge	12e370 <log_oom_internal@plt+0x12c888>
    3754:			; <UNDEFINED> instruction: 0x46282179
    3758:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    375c:	blle	50af74 <log_oom_internal@plt+0x50948c>
    3760:			; <UNDEFINED> instruction: 0xf7fe4628
    3764:	cdpne	8, 0, cr14, cr4, cr6, {3}
    3768:	ldmib	sp, {r0, r1, r2, r3, r8, r9, fp, ip, lr, pc}^
    376c:	b	14d8388 <log_oom_internal@plt+0x14d68a0>
    3770:	rsble	r0, r4, r5, lsl #8
    3774:	andeq	pc, r8, #37	; 0x25
    3778:	eorle	r2, r2, r2, lsl #20
    377c:			; <UNDEFINED> instruction: 0xf7fe2000
    3780:	stmdacs	r2, {r4, fp, sp, lr, pc}
    3784:			; <UNDEFINED> instruction: 0xf06fdc3d
    3788:	bmi	d047e4 <log_oom_internal@plt+0xd02cfc>
    378c:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    3790:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3794:	subsmi	r9, sl, r7, lsl #22
    3798:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    379c:			; <UNDEFINED> instruction: 0x4620d154
    37a0:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    37a4:	ldrtmi	r4, [r0], -lr, lsr #24
    37a8:	vpmax.s8	d20, d0, d30
    37ac:	stmdbmi	lr!, {r1, r4, r5, r8, r9, sp}
    37b0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    37b4:	strbvc	pc, [ip], #1284	; 0x504	; <UNPREDICTABLE>
    37b8:	andcc	r4, r3, #2030043136	; 0x79000000
    37bc:			; <UNDEFINED> instruction: 0xf7fe9400
    37c0:	vstrcs.16	s28, [sl, #-104]	; 0xffffff98	; <UNPREDICTABLE>
    37c4:	andscs	fp, r0, #12, 30	; 0x30
    37c8:	addsmi	r2, r3, #4, 4	; 0x40000000
    37cc:	andcs	sp, r0, pc, lsr #32
    37d0:	svc	0x00e6f7fd
    37d4:	ldclle	8, cr2, [r6, #8]
    37d8:	tstcs	r6, r4, lsr #16
    37dc:	vmlsl.s8	q10, d4, d20
    37e0:	stfmis	f0, [r4], #-0
    37e4:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    37e8:	sbcsvc	pc, r6, r0, lsl #10
    37ec:	andcc	r4, r3, #124, 8	; 0x7c000000
    37f0:	streq	lr, [r0], #-2509	; 0xfffff633
    37f4:	movtcs	pc, #57920	; 0xe240	; <UNPREDICTABLE>
    37f8:			; <UNDEFINED> instruction: 0xf7fe2003
    37fc:			; <UNDEFINED> instruction: 0x4604e91c
    3800:	ldmdami	sp, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    3804:	bmi	74bc64 <log_oom_internal@plt+0x74a17c>
    3808:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    380c:	ldrbtmi	r4, [r8], #-3100	; 0xfffff3e4
    3810:			; <UNDEFINED> instruction: 0xf500447a
    3814:	ldrbtmi	r7, [ip], #-214	; 0xffffff2a
    3818:	strls	r9, [r1], #-0
    381c:	vhsub.s8	d19, d0, d3
    3820:	andcs	r2, r3, sl, asr #6
    3824:			; <UNDEFINED> instruction: 0xf7fe9502
    3828:	strmi	lr, [r4], -r6, lsl #18
    382c:	stmdbls	r4, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    3830:			; <UNDEFINED> instruction: 0x46284632
    3834:	svc	0x00def7fd
    3838:	strbtvc	lr, [r0], #2560	; 0xa00
    383c:	ldmdavs	r0!, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    3840:	svc	0x004ef7fd
    3844:			; <UNDEFINED> instruction: 0xe7a06034
    3848:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    384c:	andeq	r3, r1, r6, lsr #14
    3850:	andeq	r0, r0, ip, ror r1
    3854:	muleq	r0, sl, r2
    3858:	andeq	r2, r0, r6, lsr #5
    385c:			; <UNDEFINED> instruction: 0x000136b6
    3860:	andeq	r2, r0, ip, lsl #21
    3864:	andeq	r1, r0, sl, asr #15
    3868:	strdeq	r2, [r0], -r0
    386c:	andeq	r2, r0, r8, asr sl
    3870:	muleq	r0, r6, r7
    3874:	andeq	r2, r0, r4, lsl #4
    3878:	andeq	r2, r0, lr, lsr #20
    387c:	andeq	r1, r0, ip, ror #14
    3880:			; <UNDEFINED> instruction: 0x000021be
    3884:	mvnsmi	lr, #737280	; 0xb4000
    3888:	bmi	fe1d50e8 <log_oom_internal@plt+0xfe1d3600>
    388c:	blmi	fe1d5110 <log_oom_internal@plt+0xfe1d3628>
    3890:	ldrbtmi	r4, [sl], #-1672	; 0xfffff978
    3894:	sbclt	r4, r9, r6, lsl #19
    3898:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    389c:			; <UNDEFINED> instruction: 0xf8df4479
    38a0:	ldmdavs	fp, {r2, r4, r9, ip, pc}
    38a4:			; <UNDEFINED> instruction: 0xf04f9347
    38a8:			; <UNDEFINED> instruction: 0xf7fe0300
    38ac:	ldrbtmi	lr, [r9], #2196	; 0x894
    38b0:	stmibmi	r1, {r4, r7, r8, r9, ip, sp, pc}
    38b4:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    38b8:			; <UNDEFINED> instruction: 0xf7fe4479
    38bc:	strmi	lr, [r3], -ip, lsl #17
    38c0:	bmi	1fafe88 <log_oom_internal@plt+0x1fae3a0>
    38c4:	ldrbtmi	r4, [sl], #-2937	; 0xfffff487
    38c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    38cc:	subsmi	r9, sl, r7, asr #22
    38d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    38d4:	rschi	pc, r6, r0, asr #32
    38d8:	sublt	r4, r9, r0, lsr #12
    38dc:	mvnshi	lr, #12386304	; 0xbd0000
    38e0:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    38e4:			; <UNDEFINED> instruction: 0xf8cd4632
    38e8:	strmi	r9, [r1], -r0
    38ec:	andeq	pc, r0, r9, asr #17
    38f0:			; <UNDEFINED> instruction: 0xff10f7ff
    38f4:	vmull.p8	<illegal reg q8.5>, d0, d4
    38f8:	blmi	1c63bec <log_oom_internal@plt+0x1c62104>
    38fc:	ldrdeq	pc, [r0], -r9
    3900:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3904:			; <UNDEFINED> instruction: 0xf0402b00
    3908:	tstlt	r8, ip, lsr #1
    390c:	blcs	21920 <log_oom_internal@plt+0x1fe38>
    3910:	adchi	pc, r7, r0, asr #32
    3914:	adc	r2, sp, r1, lsl #8
    3918:	strmi	sl, [r4], -r0, lsr #22
    391c:	addscs	r4, r8, #1048576	; 0x100000
    3920:			; <UNDEFINED> instruction: 0xf7fd4618
    3924:	qasxmi	lr, r3, r8
    3928:	ldrtmi	r4, [r2], -r1, lsr #12
    392c:	strtmi	r9, [r0], -r0
    3930:	mrc2	7, 2, pc, cr10, cr15, {7}
    3934:	vmull.p8	<illegal reg q8.5>, d0, d4
    3938:	ldmib	sp, {r4, r7, pc}^
    393c:	tstmi	r3, #64, 6
    3940:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    3944:	addhi	pc, r9, r0
    3948:			; <UNDEFINED> instruction: 0xf0002f00
    394c:	stmdbls	lr!, {r0, r1, r2, r3, r4, r7, pc}
    3950:	bls	b6ed98 <log_oom_internal@plt+0xb6d2b0>
    3954:	blls	b0b960 <log_oom_internal@plt+0xb09e78>
    3958:	strcs	r2, [r0, -r0, lsl #12]
    395c:	smlabtcs	r1, sp, r9, lr
    3960:	movwls	r4, #2392	; 0x958
    3964:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3968:			; <UNDEFINED> instruction: 0xf7fe232a
    396c:	ldmib	sp, {r2, r3, r5, r7, fp, sp, lr, pc}^
    3970:	cmpcs	r0, r0, lsr r3
    3974:	stmib	sp, {r3, r5, r9, sl, lr}^
    3978:			; <UNDEFINED> instruction: 0xf7fe6700
    397c:	ldmdbmi	r2, {r1, r5, r6, fp, sp, lr, pc}^
    3980:			; <UNDEFINED> instruction: 0x46024479
    3984:			; <UNDEFINED> instruction: 0xf7fe2001
    3988:	ldmib	sp, {r1, r2, r3, r4, r7, fp, sp, lr, pc}^
    398c:	cmpcs	r0, r2, lsr r3
    3990:	stmib	sp, {r3, r5, r9, sl, lr}^
    3994:			; <UNDEFINED> instruction: 0xf7fe6700
    3998:	stmdbmi	ip, {r2, r4, r6, fp, sp, lr, pc}^
    399c:			; <UNDEFINED> instruction: 0x46024479
    39a0:			; <UNDEFINED> instruction: 0xf7fe2001
    39a4:	stmdals	sp!, {r4, r7, fp, sp, lr, pc}
    39a8:	rsble	r2, r9, r1, lsl #16
    39ac:	andcs	r9, r1, r4, lsr sl
    39b0:	blt	495ed4 <log_oom_internal@plt+0x4943ec>
    39b4:			; <UNDEFINED> instruction: 0xf7fe4479
    39b8:	stcge	8, cr14, [r6], {134}	; 0x86
    39bc:	teqcs	r6, #3620864	; 0x374000
    39c0:	strtmi	r2, [r0], -r6, lsr #2
    39c4:	svc	0x0082f7fd
    39c8:	ldrbtmi	r4, [r9], #-2370	; 0xfffff6be
    39cc:	andcs	r4, r1, r2, lsl #12
    39d0:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39d4:	teqcs	r8, #3620864	; 0x374000
    39d8:	strtmi	r2, [r0], -r6, lsr #2
    39dc:	svc	0x0076f7fd
    39e0:	ldrbtmi	r4, [r9], #-2365	; 0xfffff6c3
    39e4:	andcs	r4, r1, r2, lsl #12
    39e8:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39ec:	teqcs	sl, #3620864	; 0x374000
    39f0:	strtmi	r2, [r0], -r6, lsr #2
    39f4:	svc	0x006af7fd
    39f8:	ldrbtmi	r4, [r9], #-2360	; 0xfffff6c8
    39fc:	andcs	r4, r1, r2, lsl #12
    3a00:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a04:	teqcs	ip, #3620864	; 0x374000
    3a08:	strtmi	r2, [r0], -r6, lsr #2
    3a0c:	svc	0x005ef7fd
    3a10:	ldrbtmi	r4, [r9], #-2355	; 0xfffff6cd
    3a14:	andcs	r4, r1, r2, lsl #12
    3a18:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a1c:	smlalscc	pc, r8, sp, r8	; <UNPREDICTABLE>
    3a20:	bmi	c32794 <log_oom_internal@plt+0xc30cac>
    3a24:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    3a28:	andcs	r6, r1, r0, asr #14
    3a2c:	strmi	r4, [r4], -lr, lsr #18
    3a30:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3a34:			; <UNDEFINED> instruction: 0xf7fe6700
    3a38:	andcs	lr, r0, #4587520	; 0x460000
    3a3c:	mrscs	r2, SPSR_irq
    3a40:	movwcs	lr, #2509	; 0x9cd
    3a44:	ldmib	sp, {r3, r5, r9, sl, lr}^
    3a48:			; <UNDEFINED> instruction: 0xf7fd2342
    3a4c:	stmdbmi	r7!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3a50:			; <UNDEFINED> instruction: 0x46024479
    3a54:			; <UNDEFINED> instruction: 0xf7fe4620
    3a58:	stmdals	r1!, {r1, r2, r4, r5, fp, sp, lr, pc}
    3a5c:	mcr	7, 2, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3a60:	strmi	lr, [r3], -pc, lsr #14
    3a64:			; <UNDEFINED> instruction: 0x4641463a
    3a68:			; <UNDEFINED> instruction: 0xf7fd4628
    3a6c:	strcs	lr, [r1], #-4080	; 0xfffff010
    3a70:	ldrdeq	pc, [r0], -r9
    3a74:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    3a78:	bmi	77d70c <log_oom_internal@plt+0x77bc24>
    3a7c:			; <UNDEFINED> instruction: 0xe7d2447a
    3a80:	bge	d15ef8 <log_oom_internal@plt+0xd14410>
    3a84:			; <UNDEFINED> instruction: 0xf7fe4479
    3a88:			; <UNDEFINED> instruction: 0xe796e81e
    3a8c:			; <UNDEFINED> instruction: 0x46284b1a
    3a90:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3a94:			; <UNDEFINED> instruction: 0xf7fd6821
    3a98:	stmdavs	r1!, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3a9c:			; <UNDEFINED> instruction: 0xf7fd203d
    3aa0:	ldrb	lr, [r4, -r4, ror #30]
    3aa4:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3aa8:			; <UNDEFINED> instruction: 0x000135b2
    3aac:	andeq	r0, r0, ip, ror r1
    3ab0:	andeq	r2, r0, r4, ror r1
    3ab4:	muleq	r1, r6, r5
    3ab8:	andeq	r2, r0, r8, ror r2
    3abc:	andeq	r3, r1, lr, ror r5
    3ac0:	andeq	r3, r1, r8, lsl #14
    3ac4:	strheq	r2, [r0], -r8
    3ac8:	ldrdeq	r2, [r0], -r8
    3acc:	andeq	r2, r0, ip, asr #1
    3ad0:	ldrdeq	r2, [r0], -r8
    3ad4:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    3ad8:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    3adc:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    3ae0:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    3ae4:	andeq	r1, r0, r8, ror #31
    3ae8:	ldrdeq	r2, [r0], -r0
    3aec:	ldrdeq	r2, [r0], -r0
    3af0:	andeq	r1, r0, ip, lsl #31
    3af4:	strdeq	r1, [r0], -r8
    3af8:	muleq	r0, ip, r1
    3afc:			; <UNDEFINED> instruction: 0x4614b5f0
    3b00:	ldrmi	r4, [pc], -r6, lsr #20
    3b04:	addlt	r4, r7, r6, lsr #22
    3b08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b0c:	movwls	r6, #22555	; 0x581b
    3b10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3b14:	orrlt	fp, r4, #24, 6	; 0x60000000
    3b18:	strmi	sl, [lr], -r4, lsl #20
    3b1c:			; <UNDEFINED> instruction: 0xf10d4605
    3b20:	strtmi	r0, [r0], -pc, lsl #2
    3b24:	mrc	7, 6, APSR_nzcv, cr14, cr13, {7}
    3b28:	blle	14db30 <log_oom_internal@plt+0x14c048>
    3b2c:	mulcc	pc, sp, r8	; <UNPREDICTABLE>
    3b30:	svclt	0x00182b72
    3b34:	andle	r2, fp, r0
    3b38:	blmi	6563a8 <log_oom_internal@plt+0x6548c0>
    3b3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b40:	blls	15dbb0 <log_oom_internal@plt+0x15c0c8>
    3b44:			; <UNDEFINED> instruction: 0xf04f405a
    3b48:			; <UNDEFINED> instruction: 0xd1250300
    3b4c:	ldcllt	0, cr11, [r0, #28]!
    3b50:			; <UNDEFINED> instruction: 0x4622463b
    3b54:			; <UNDEFINED> instruction: 0x46284631
    3b58:	mrc2	7, 4, pc, cr4, cr15, {7}
    3b5c:	ldcmi	7, cr14, [r2], {236}	; 0xec
    3b60:	mvncs	pc, #64, 4
    3b64:	ldmdbmi	r2, {r0, r4, r9, fp, lr}
    3b68:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3b6c:	strbtvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
    3b70:	andcc	r4, r3, #2030043136	; 0x79000000
    3b74:			; <UNDEFINED> instruction: 0xf7fd9400
    3b78:	stmdbmi	lr, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3b7c:	bmi	395404 <log_oom_internal@plt+0x39391c>
    3b80:	mvncs	pc, #64, 4
    3b84:			; <UNDEFINED> instruction: 0xf5014479
    3b88:	stmdbmi	ip, {r5, r6, r7, sl, ip, sp, lr}
    3b8c:	strls	r4, [r0], #-1146	; 0xfffffb86
    3b90:	andcc	r4, r3, #2030043136	; 0x79000000
    3b94:	svc	0x0048f7fd
    3b98:	mrc	7, 3, APSR_nzcv, cr4, cr13, {7}
    3b9c:	andeq	r3, r1, ip, lsr r3
    3ba0:	andeq	r0, r0, ip, ror r1
    3ba4:	andeq	r3, r1, r8, lsl #6
    3ba8:	ldrdeq	r2, [r0], -r4
    3bac:	andeq	r1, r0, r2, lsl r4
    3bb0:	ldrdeq	r1, [r0], -r0
    3bb4:			; <UNDEFINED> instruction: 0x000026b8
    3bb8:	strdeq	r1, [r0], -r0
    3bbc:	strdeq	r1, [r0], -r0
    3bc0:	strdlt	fp, [fp], r0
    3bc4:			; <UNDEFINED> instruction: 0x46104d3d
    3bc8:	strcs	r4, [r0], #-2621	; 0xfffff5c3
    3bcc:	strls	r4, [r0, #-1149]	; 0xfffffb83
    3bd0:	mcrge	13, 0, r4, cr6, cr12, {1}
    3bd4:	ldrbtmi	r9, [sp], #-1027	; 0xfffffbfd
    3bd8:	stmiapl	sl!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}
    3bdc:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    3be0:			; <UNDEFINED> instruction: 0xf04f9209
    3be4:	bge	1443ec <log_oom_internal@plt+0x142904>
    3be8:	andvs	lr, r1, #3358720	; 0x334000
    3bec:	bmi	dd5458 <log_oom_internal@plt+0xdd3970>
    3bf0:	strmi	lr, [r6], #-2509	; 0xfffff633
    3bf4:	strls	r4, [r8], #-1146	; 0xfffffb86
    3bf8:			; <UNDEFINED> instruction: 0xf7fd9405
    3bfc:	cdpne	15, 0, cr14, cr5, cr4, {0}
    3c00:	stmdals	r5, {r1, r3, r5, r8, r9, fp, ip, lr, pc}
    3c04:			; <UNDEFINED> instruction: 0xf7fda904
    3c08:	cdpne	14, 0, cr14, cr5, cr4, {5}
    3c0c:	blmi	c3a880 <log_oom_internal@plt+0xc38d98>
    3c10:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    3c14:	svc	0x0020f7fd
    3c18:			; <UNDEFINED> instruction: 0xf7fd9804
    3c1c:	stmdals	r5, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    3c20:			; <UNDEFINED> instruction: 0xf7fdb108
    3c24:			; <UNDEFINED> instruction: 0x4630ee78
    3c28:	stcl	7, cr15, [sl, #1012]!	; 0x3f4
    3c2c:	blmi	9164d8 <log_oom_internal@plt+0x9149f0>
    3c30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c34:	blls	25dca4 <log_oom_internal@plt+0x25c1bc>
    3c38:			; <UNDEFINED> instruction: 0xf04f405a
    3c3c:	teqle	fp, r0, lsl #6
    3c40:	andlt	r4, fp, r0, lsr #12
    3c44:			; <UNDEFINED> instruction: 0x4620bdf0
    3c48:	stc	7, cr15, [sl, #1012]!	; 0x3f4
    3c4c:	stcle	8, cr2, [r0], #-8
    3c50:	rsclt	r4, r4, #108, 4	; 0xc0000006
    3c54:	strb	r4, [r2, r4, ror #4]!
    3c58:			; <UNDEFINED> instruction: 0xf7fd4620
    3c5c:	stmdacs	r2, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
    3c60:			; <UNDEFINED> instruction: 0x4629ddf6
    3c64:			; <UNDEFINED> instruction: 0xf7fd4630
    3c68:	bmi	6ff730 <log_oom_internal@plt+0x6fdc48>
    3c6c:	qadd16mi	r4, r9, fp
    3c70:	vqshl.s8	q10, q13, q0
    3c74:			; <UNDEFINED> instruction: 0xf5021357
    3c78:	bmi	661030 <log_oom_internal@plt+0x65f548>
    3c7c:	ldrbtmi	r9, [pc], #-1024	; 3c84 <log_oom_internal@plt+0x219c>
    3c80:	smlsdxls	r1, sl, r4, r4
    3c84:	andcs	r9, r3, r2
    3c88:			; <UNDEFINED> instruction: 0xf7fd4402
    3c8c:			; <UNDEFINED> instruction: 0x4604eed4
    3c90:	ldmdami	r4, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    3c94:	bmi	515540 <log_oom_internal@plt+0x513a58>
    3c98:			; <UNDEFINED> instruction: 0x73aef44f
    3c9c:	ldrbtmi	r4, [r8], #-3091	; 0xfffff3ed
    3ca0:			; <UNDEFINED> instruction: 0xf500447a
    3ca4:	ldrbtmi	r7, [ip], #-236	; 0xffffff14
    3ca8:	stmib	sp, {r0, r1, r9, ip, sp}^
    3cac:	andcs	r0, r3, r0, lsl #8
    3cb0:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3cb4:	ldr	r4, [r2, r4, lsl #12]!
    3cb8:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
    3cbc:	andeq	r1, r0, ip, ror pc
    3cc0:	andeq	r0, r0, ip, ror r1
    3cc4:	andeq	r3, r1, lr, ror #4
    3cc8:	strdeq	r1, [r0], -r8
    3ccc:	strdeq	r1, [r0], -ip
    3cd0:	strdeq	r3, [r1], -r8
    3cd4:	andeq	r3, r1, r4, lsl r2
    3cd8:	andeq	r2, r0, ip, asr #11
    3cdc:	ldrdeq	r1, [r0], -sl
    3ce0:	strdeq	r1, [r0], -ip
    3ce4:	muleq	r0, lr, r5
    3ce8:	ldrdeq	r1, [r0], -ip
    3cec:	andeq	r1, r0, r6, lsl #20
    3cf0:	push	{r0, r2, r6, fp, lr}
    3cf4:			; <UNDEFINED> instruction: 0x460d41f0
    3cf8:	ldrbtmi	r4, [r8], #-2372	; 0xfffff6bc
    3cfc:	addlt	r4, ip, r4, asr #30
    3d00:	ldrmi	r4, [r6], -r4, asr #22
    3d04:	ldrbtmi	r5, [pc], #-2113	; 3d0c <log_oom_internal@plt+0x2224>
    3d08:	strcs	r4, [r0], #-1147	; 0xfffffb85
    3d0c:	tstls	fp, r9, lsl #16
    3d10:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3d14:	ldmdavs	r8, {r0, r3, r4, r5, fp, ip, sp, lr}
    3d18:	strmi	lr, [r8], #-2509	; 0xfffff633
    3d1c:			; <UNDEFINED> instruction: 0xf7fd940a
    3d20:			; <UNDEFINED> instruction: 0xf8d5ecfe
    3d24:	strbmi	r8, [r0], -r4
    3d28:	ldcl	7, cr15, [r6, #1012]	; 0x3f4
    3d2c:	blle	98b548 <log_oom_internal@plt+0x989a60>
    3d30:			; <UNDEFINED> instruction: 0x46304b39
    3d34:			; <UNDEFINED> instruction: 0xae084a39
    3d38:	ldrbtmi	r7, [fp], #-2105	; 0xfffff7c7
    3d3c:	svcmi	0x0038447a
    3d40:	strcs	lr, [r0], -sp, asr #19
    3d44:	ldrbtmi	r4, [pc], #-2615	; 3d4c <log_oom_internal@plt+0x2264>
    3d48:	smlabtpl	r4, sp, r9, lr
    3d4c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    3d50:	strls	r9, [r3, -r2, lsl #8]
    3d54:	mrc	7, 2, APSR_nzcv, cr6, cr13, {7}
    3d58:	blle	68b574 <log_oom_internal@plt+0x689a8c>
    3d5c:			; <UNDEFINED> instruction: 0xf7fd4630
    3d60:	bmi	c7f2a8 <log_oom_internal@plt+0xc7d7c0>
    3d64:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    3d68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d6c:	subsmi	r9, sl, fp, lsl #22
    3d70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d74:	strtmi	sp, [r0], -r6, asr #2
    3d78:	pop	{r2, r3, ip, sp, pc}
    3d7c:			; <UNDEFINED> instruction: 0x462081f0
    3d80:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3d84:	stcle	8, cr2, [r6], #-8
    3d88:	cdpge	2, 0, cr4, cr8, cr12, {3}
    3d8c:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    3d90:	strtmi	lr, [r0], -r4, ror #15
    3d94:	stc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    3d98:	svclt	0x00de2802
    3d9c:	rsclt	r4, r4, #108, 4	; 0xc0000006
    3da0:	lfmle	f4, 2, [fp, #400]	; 0x190
    3da4:	ldrtmi	r4, [r0], -r9, lsr #12
    3da8:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3dac:	bmi	816e30 <log_oom_internal@plt+0x815348>
    3db0:	svcmi	0x00204629
    3db4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3db8:	ldrbtvc	pc, [r4], #1284	; 0x504	; <UNPREDICTABLE>
    3dbc:	strls	r4, [r0], #-1151	; 0xfffffb81
    3dc0:	vst1.8	{d19-d22}, [pc], r3
    3dc4:	strls	r7, [r1, -r1, lsr #7]
    3dc8:	andcs	r9, r3, r2
    3dcc:	mrc	7, 1, APSR_nzcv, cr2, cr13, {7}
    3dd0:	andls	r4, r7, r4, lsl #12
    3dd4:	ldmdami	r8, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    3dd8:	bmi	615684 <log_oom_internal@plt+0x613b9c>
    3ddc:	teqne	r7, #64, 4	; <UNPREDICTABLE>
    3de0:	ldrbtmi	r4, [r8], #-3095	; 0xfffff3e9
    3de4:			; <UNDEFINED> instruction: 0xf500447a
    3de8:	ldrbtmi	r7, [ip], #-244	; 0xffffff0c
    3dec:	strls	r9, [r1], #-0
    3df0:	andcs	r3, r3, r3, lsl #4
    3df4:	andhi	pc, r8, sp, asr #17
    3df8:	mrc	7, 0, APSR_nzcv, cr12, cr13, {7}
    3dfc:	strmi	sl, [r4], -r8, lsl #28
    3e00:	str	r9, [fp, r7]!
    3e04:	ldc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3e08:	andeq	r3, r1, sl, asr #2
    3e0c:	andeq	r0, r0, ip, ror r1
    3e10:	strdeq	r3, [r1], -sl
    3e14:	andeq	r3, r1, r0, lsl #6
    3e18:	muleq	r0, sl, r7
    3e1c:	andeq	r1, r0, r4, ror lr
    3e20:	andeq	r1, r0, r6, ror #28
    3e24:	andeq	r1, r0, r2, lsr #15
    3e28:	ldrdeq	r3, [r1], -lr
    3e2c:	andeq	r2, r0, r8, lsl #9
    3e30:	andeq	r1, r0, r6, asr #3
    3e34:	strdeq	r1, [r0], -ip
    3e38:	andeq	r2, r0, sl, asr r4
    3e3c:	muleq	r0, r8, r1
    3e40:	muleq	r0, sl, sp
    3e44:	mvnsmi	lr, #737280	; 0xb4000
    3e48:	stmdbmi	r7, {r0, r2, r3, r9, sl, lr}^
    3e4c:			; <UNDEFINED> instruction: 0xf8dfb08f
    3e50:			; <UNDEFINED> instruction: 0x4616811c
    3e54:	ldrbtmi	r4, [r9], #-3910	; 0xfffff0ba
    3e58:	ldrbtmi	r4, [r8], #2886	; 0xb46
    3e5c:	strcs	r4, [r0], #-1151	; 0xfffffb81
    3e60:	ldmdavs	r8!, {r0, r1, r3, r6, r7, fp, ip, lr}
    3e64:	mulne	r0, r8, r8
    3e68:	movwls	r6, #55323	; 0xd81b
    3e6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3e70:	strmi	lr, [sl], #-2509	; 0xfffff633
    3e74:			; <UNDEFINED> instruction: 0xf7fd940c
    3e78:			; <UNDEFINED> instruction: 0xf8d5ec52
    3e7c:	strbmi	r9, [r8], -r4
    3e80:	stc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    3e84:	blle	a4b6a0 <log_oom_internal@plt+0xa49bb8>
    3e88:	mulcs	r0, r8, r8
    3e8c:	ldcvc	6, cr4, [r9, #-192]!	; 0xffffff40
    3e90:	blmi	e6f6c0 <log_oom_internal@plt+0xe6dbd8>
    3e94:	bmi	e686b4 <log_oom_internal@plt+0xe66bcc>
    3e98:	svcmi	0x0039447b
    3e9c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    3ea0:	bmi	e0d6a8 <log_oom_internal@plt+0xe0bbc0>
    3ea4:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    3ea8:	ldrmi	r5, [r9], -r4, lsl #2
    3eac:	strls	r4, [r2], #-1146	; 0xfffffb86
    3eb0:			; <UNDEFINED> instruction: 0xf7fd9703
    3eb4:	cdpne	13, 0, cr14, cr5, cr8, {5}
    3eb8:			; <UNDEFINED> instruction: 0x4630db1a
    3ebc:	stc	7, cr15, [r0], #1012	; 0x3f4
    3ec0:	blmi	b1678c <log_oom_internal@plt+0xb14ca4>
    3ec4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ec8:	blls	35df38 <log_oom_internal@plt+0x35c450>
    3ecc:			; <UNDEFINED> instruction: 0xf04f405a
    3ed0:	mrsle	r0, SPSR_und
    3ed4:	andlt	r4, pc, r0, lsr #12
    3ed8:	mvnshi	lr, #12386304	; 0xbd0000
    3edc:			; <UNDEFINED> instruction: 0xf7fd4620
    3ee0:	stmdacs	r2, {r5, r6, sl, fp, sp, lr, pc}
    3ee4:	rsbmi	sp, ip, #9728	; 0x2600
    3ee8:	rsclt	sl, r4, #10, 28	; 0xa0
    3eec:	strb	r4, [r4, r4, ror #4]!
    3ef0:			; <UNDEFINED> instruction: 0xf7fd4620
    3ef4:	stmdacs	r2, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
    3ef8:	rsbmi	fp, ip, #888	; 0x378
    3efc:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    3f00:			; <UNDEFINED> instruction: 0x4629dddb
    3f04:			; <UNDEFINED> instruction: 0xf7fd4630
    3f08:	stcmi	13, cr14, [r0], #-384	; 0xfffffe80
    3f0c:	strtmi	r4, [r9], -r0, lsr #20
    3f10:	ldrbtmi	r4, [ip], #-3872	; 0xfffff0e0
    3f14:			; <UNDEFINED> instruction: 0xf504447a
    3f18:	ldrbtmi	r7, [pc], #-1272	; 3f20 <log_oom_internal@plt+0x2438>
    3f1c:	andcc	r9, r3, #0, 8
    3f20:	msrne	CPSR_fc, #64, 4
    3f24:	andls	r9, r2, r1, lsl #14
    3f28:			; <UNDEFINED> instruction: 0xf7fd2003
    3f2c:	strmi	lr, [r4], -r4, lsl #27
    3f30:	strb	r9, [r2, r9]
    3f34:			; <UNDEFINED> instruction: 0x46294818
    3f38:	vst1.8	{d20-d21}, [pc :64], r8
    3f3c:	ldcmi	3, cr7, [r8], {143}	; 0x8f
    3f40:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    3f44:	rscsvc	pc, r8, r0, lsl #10
    3f48:	andls	r4, r0, ip, ror r4
    3f4c:	andcc	r9, r3, #16777216	; 0x1000000
    3f50:			; <UNDEFINED> instruction: 0xf8cd2003
    3f54:			; <UNDEFINED> instruction: 0xf7fd9008
    3f58:	cdpge	13, 0, cr14, cr10, cr14, {3}
    3f5c:	andls	r4, r9, r4, lsl #12
    3f60:			; <UNDEFINED> instruction: 0xf7fde7ab
    3f64:	svclt	0x0000ec90
    3f68:	andeq	r2, r1, lr, ror #31
    3f6c:	andeq	r3, r1, r6, lsr #3
    3f70:	andeq	r3, r1, ip, lsr #3
    3f74:	andeq	r0, r0, ip, ror r1
    3f78:	andeq	r1, r0, ip, lsr r6
    3f7c:	andeq	r1, r0, r4, ror #26
    3f80:	andeq	r1, r0, r8, asr sp
    3f84:	andeq	r1, r0, r4, asr #12
    3f88:	andeq	r2, r1, r0, lsl #31
    3f8c:	andeq	r2, r0, sl, lsr #6
    3f90:	andeq	r1, r0, r8, rrx
    3f94:	strdeq	r1, [r0], -r2
    3f98:	strdeq	r2, [r0], -ip
    3f9c:	andeq	r1, r0, sl, lsr r0
    3fa0:	andeq	r1, r0, r8, lsl #25
    3fa4:	mvnsmi	lr, sp, lsr #18
    3fa8:	mcrrmi	6, 0, r4, r5, cr14
    3fac:	stmdami	r5, {r1, r2, r3, r7, ip, sp, pc}^
    3fb0:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
    3fb4:	ldrbtmi	r4, [r8], #-2372	; 0xfffff6bc
    3fb8:			; <UNDEFINED> instruction: 0xf8944b44
    3fbc:	strcs	r8, [r0], #-0
    3fc0:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
    3fc4:	tstls	sp, r9, lsl #16
    3fc8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3fcc:			; <UNDEFINED> instruction: 0x46416818
    3fd0:	stmib	sp, {r1, r3, sl, ip, pc}^
    3fd4:			; <UNDEFINED> instruction: 0xf7fd440b
    3fd8:	ldmdavs	r0!, {r1, r5, r7, r8, r9, fp, sp, lr, pc}^
    3fdc:			; <UNDEFINED> instruction: 0xf7fda908
    3fe0:	vmlane.f64	d14, d21, d26
    3fe4:	blmi	ebac98 <log_oom_internal@plt+0xeb91b0>
    3fe8:	bmi	e958d0 <log_oom_internal@plt+0xe93de8>
    3fec:	ldmib	sp, {r1, r3, r8, sl, fp, sp, pc}^
    3ff0:	ldrbtmi	r6, [fp], #-1800	; 0xfffff8f8
    3ff4:			; <UNDEFINED> instruction: 0xf8df447a
    3ff8:	stmib	sp, {r5, r6, r7, lr, pc}^
    3ffc:	ldrmi	r2, [r9], -r0, lsl #10
    4000:	ldrbtmi	r4, [ip], #2614	; 0xa36
    4004:	strvs	lr, [r4, -sp, asr #19]
    4008:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    400c:	strls	r4, [r2], #-2054	; 0xfffff7fa
    4010:	andgt	pc, ip, sp, asr #17
    4014:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    4018:	blle	68b838 <log_oom_internal@plt+0x689d50>
    401c:			; <UNDEFINED> instruction: 0xf7fd4628
    4020:	bmi	bfefe8 <log_oom_internal@plt+0xbfd500>
    4024:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    4028:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    402c:	subsmi	r9, sl, sp, lsl #22
    4030:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4034:	strtmi	sp, [r0], -r2, asr #2
    4038:	pop	{r1, r2, r3, ip, sp, pc}
    403c:			; <UNDEFINED> instruction: 0x462081f0
    4040:	bl	febc203c <log_oom_internal@plt+0xfebc0554>
    4044:	stcle	8, cr2, [r4], #-8
    4048:	sfmge	f4, 4, [sl, #-432]	; 0xfffffe50
    404c:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    4050:	strtmi	lr, [r0], -r4, ror #15
    4054:	bl	fe942050 <log_oom_internal@plt+0xfe940568>
    4058:	svclt	0x00de2802
    405c:	rsclt	r4, r4, #116, 4	; 0x40000007
    4060:	lfmle	f4, 2, [fp, #400]	; 0x190
    4064:			; <UNDEFINED> instruction: 0x46284631
    4068:	stc	7, cr15, [lr], #1012	; 0x3f4
    406c:	svcmi	0x001e4a1d
    4070:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    4074:			; <UNDEFINED> instruction: 0xf50223fb
    4078:	bmi	721080 <log_oom_internal@plt+0x71f598>
    407c:	ldrbtmi	r9, [pc], #-1024	; 4084 <log_oom_internal@plt+0x259c>
    4080:	smlsdxls	r1, sl, r4, r4
    4084:	andcs	r9, r3, r2
    4088:			; <UNDEFINED> instruction: 0xf7fd4402
    408c:			; <UNDEFINED> instruction: 0x4604ecd4
    4090:	bmi	5fdfa8 <log_oom_internal@plt+0x5fc4c0>
    4094:	ldmdavs	r6!, {r0, r3, r5, r9, sl, lr}^
    4098:	ldrbtmi	r2, [sl], #-3
    409c:	andls	r4, r1, #5376	; 0x1500
    40a0:	bmi	54d068 <log_oom_internal@plt+0x54b580>
    40a4:			; <UNDEFINED> instruction: 0xf504447c
    40a8:	strls	r7, [r2], -r0, lsl #8
    40ac:	strls	r4, [r0], #-1146	; 0xfffffb86
    40b0:	cfstrsge	mvf4, [sl, #-8]
    40b4:	ldc	7, cr15, [lr], #1012	; 0x3f4
    40b8:	str	r4, [pc, r4, lsl #12]!
    40bc:	bl	ff8c20b8 <log_oom_internal@plt+0xff8c05d0>
    40c0:	andeq	r3, r1, lr, asr #32
    40c4:	andeq	r2, r1, lr, lsl #29
    40c8:	andeq	r0, r0, ip, ror r1
    40cc:	andeq	r3, r1, r6, asr #32
    40d0:	andeq	r1, r0, r2, ror #9
    40d4:	andeq	r1, r0, r4, ror #24
    40d8:	andeq	r1, r0, r2, asr ip
    40dc:	andeq	r1, r0, r8, ror #9
    40e0:	andeq	r2, r1, lr, lsl lr
    40e4:	andeq	r2, r0, sl, asr #3
    40e8:	andeq	r1, r0, r2, ror #23
    40ec:	strdeq	r0, [r0], -ip
    40f0:	andeq	r1, r0, lr, lsl #23
    40f4:	muleq	r0, r8, r1
    40f8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    40fc:	svcmi	0x00f0e92d
    4100:			; <UNDEFINED> instruction: 0xf8df4604
    4104:			; <UNDEFINED> instruction: 0xf6ad569c
    4108:			; <UNDEFINED> instruction: 0xf8df0d6c
    410c:	ldrbtmi	r3, [sp], #-1688	; 0xfffff968
    4110:			; <UNDEFINED> instruction: 0x1694f8df
    4114:			; <UNDEFINED> instruction: 0x0694f8df
    4118:	stmiapl	fp!, {r1, r3, r8, r9, sl, fp, sp, pc}^
    411c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4120:	ldmdavs	fp, {r9, sp}
    4124:	ldmdacc	ip!, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}
    4128:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    412c:	bl	fe342128 <log_oom_internal@plt+0xfe340640>
    4130:			; <UNDEFINED> instruction: 0xf0002800
    4134:	ldrdcs	r8, [r0, -fp]
    4138:			; <UNDEFINED> instruction: 0xf7fd4605
    413c:	andcs	lr, r0, #56, 22	; 0xe000
    4140:			; <UNDEFINED> instruction: 0x46284611
    4144:	stcl	7, cr15, [sl], {253}	; 0xfd
    4148:	stmdacs	r0, {r1, r2, r9, sl, lr}
    414c:	eorhi	pc, r0, #0
    4150:	rsbcs	r4, r4, #1048576	; 0x100000
    4154:			; <UNDEFINED> instruction: 0xf7fd4628
    4158:	ldrtmi	lr, [r1], -r6, lsl #22
    415c:	strtmi	r2, [r8], -r4, ror #4
    4160:	bl	1fc215c <log_oom_internal@plt+0x1fc0674>
    4164:	andcs	r2, r1, #0, 2
    4168:			; <UNDEFINED> instruction: 0xf7fd4628
    416c:			; <UNDEFINED> instruction: 0x4601ecb8
    4170:			; <UNDEFINED> instruction: 0xf0002800
    4174:	rsbcs	r8, r4, #-1342177278	; 0xb0000002
    4178:			; <UNDEFINED> instruction: 0xf7fd4628
    417c:			; <UNDEFINED> instruction: 0xf8dfeaf4
    4180:	ldrbtmi	r0, [r8], #-1584	; 0xfffff9d0
    4184:	ldcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    4188:	cmnlt	r8, r6, lsl #12
    418c:	stc	7, cr15, [sl], {253}	; 0xfd
    4190:			; <UNDEFINED> instruction: 0xf1004631
    4194:	mcrrne	3, 0, r0, r2, cr8
    4198:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    419c:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    41a0:			; <UNDEFINED> instruction: 0xf7fda80a
    41a4:	strmi	lr, [r6], -lr, ror #23
    41a8:	stmdbcs	r0, {r0, r5, r7, fp, sp, lr}
    41ac:	adchi	pc, ip, r0
    41b0:	blcs	221e4 <log_oom_internal@plt+0x206fc>
    41b4:	adchi	pc, r3, r0
    41b8:	rsbsvs	r4, r9, r8, lsl #12
    41bc:	bl	ffcc21b8 <log_oom_internal@plt+0xffcc06d0>
    41c0:	andcc	r6, r2, r9, ror r8
    41c4:	svceq	0x0080f5b0
    41c8:	cmphi	r7, r0, lsl #4	; <UNPREDICTABLE>
    41cc:	teqcs	sl, #7
    41d0:	andeq	pc, r7, r0, lsr #32
    41d4:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    41d8:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    41dc:			; <UNDEFINED> instruction: 0xf8004640
    41e0:			; <UNDEFINED> instruction: 0xf7fd3b01
    41e4:			; <UNDEFINED> instruction: 0xf8dfeb14
    41e8:	strbmi	r0, [r1], -ip, asr #11
    41ec:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    41f0:	bl	15421ec <log_oom_internal@plt+0x1540704>
    41f4:	ble	1fce1fc <log_oom_internal@plt+0x1fcc714>
    41f8:			; <UNDEFINED> instruction: 0xf7fd2000
    41fc:	stmdacs	r3, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    4200:	orrhi	pc, fp, r0, lsl #6
    4204:	ldrdeq	lr, [r0, -r4]
    4208:	movweq	lr, #6736	; 0x1a50
    420c:	vqadd.s8	<illegal reg q14.5>, q2, q0
    4210:	movwcs	r2, #576	; 0x240
    4214:	andeq	pc, pc, #192, 4
    4218:	stmdbeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}
    421c:	stc2	0, cr15, [ip]
    4220:	andeq	pc, r0, r9, asr #17
    4224:	beq	440648 <log_oom_internal@plt+0x43eb60>
    4228:			; <UNDEFINED> instruction: 0xf1074648
    422c:			; <UNDEFINED> instruction: 0x4651083c
    4230:	b	e4222c <log_oom_internal@plt+0xe40744>
    4234:	strcs	pc, [r0, #2271]	; 0x8df
    4238:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    423c:			; <UNDEFINED> instruction: 0x4603447a
    4240:			; <UNDEFINED> instruction: 0xf7fd4640
    4244:	stmdacs	r0, {r1, r5, r7, r9, fp, sp, lr, pc}
    4248:			; <UNDEFINED> instruction: 0xf8dfd063
    424c:	movwcs	r2, #5488	; 0x1570
    4250:	ldceq	0, cr15, [ip], {79}	; 0x4f
    4254:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    4258:			; <UNDEFINED> instruction: 0xf8cd4628
    425c:			; <UNDEFINED> instruction: 0xf8cd8000
    4260:			; <UNDEFINED> instruction: 0xf7fdc004
    4264:			; <UNDEFINED> instruction: 0xf1b0eb0a
    4268:	ble	18c6e70 <log_oom_internal@plt+0x18c5388>
    426c:			; <UNDEFINED> instruction: 0xf7fd2000
    4270:	stmdacs	r2, {r3, r4, r7, r9, fp, sp, lr, pc}
    4274:			; <UNDEFINED> instruction: 0xf1cbbfde
    4278:	sbclt	r0, r0, #0
    427c:	vhsub.u8	q2, q0, q2
    4280:			; <UNDEFINED> instruction: 0x46288252
    4284:	bl	d42280 <log_oom_internal@plt+0xd40798>
    4288:	ldrcs	pc, [r4, #-2271]!	; 0xfffff721
    428c:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
    4290:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4294:			; <UNDEFINED> instruction: 0xf8d7681a
    4298:	subsmi	r3, sl, ip, lsr r8
    429c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    42a0:	rsbshi	pc, r6, #64	; 0x40
    42a4:			; <UNDEFINED> instruction: 0xf6074620
    42a8:	ldrtmi	r0, [sp], r4, asr #14
    42ac:	svchi	0x00f0e8bd
    42b0:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    42b4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    42b8:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
    42bc:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    42c0:			; <UNDEFINED> instruction: 0xf7fd2000
    42c4:	stmdacs	r3, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    42c8:	sbchi	pc, r5, r0, lsl #6
    42cc:	ldrbthi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    42d0:			; <UNDEFINED> instruction: 0xf8df2301
    42d4:			; <UNDEFINED> instruction: 0xf04f24f8
    42d8:	ldrbtmi	r0, [r8], #3100	; 0xc1c
    42dc:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    42e0:	stmib	sp, {r3, r5, r9, sl, lr}^
    42e4:			; <UNDEFINED> instruction: 0xf7fd8c00
    42e8:			; <UNDEFINED> instruction: 0xf1b0eac8
    42ec:	blle	fef46ef4 <log_oom_internal@plt+0xfef4540c>
    42f0:			; <UNDEFINED> instruction: 0xf04f4642
    42f4:	eors	r0, r1, r0, lsl #20
    42f8:	b	fe5422f4 <log_oom_internal@plt+0xfe54080c>
    42fc:			; <UNDEFINED> instruction: 0xf8dfe782
    4300:	ldrdcs	r1, [r5], -r0
    4304:			; <UNDEFINED> instruction: 0xe7614479
    4308:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    430c:	ldrbtmi	r2, [r9], #-5
    4310:			; <UNDEFINED> instruction: 0xf8dfe75c
    4314:	movwcs	r2, #5316	; 0x14c4
    4318:			; <UNDEFINED> instruction: 0x4619201c
    431c:	andls	r4, r0, #2046820352	; 0x7a000000
    4320:	ldrtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4324:	strtmi	r9, [r8], -r1
    4328:			; <UNDEFINED> instruction: 0xf7fd447a
    432c:			; <UNDEFINED> instruction: 0xf1b0eaa6
    4330:	blle	fe6c6f38 <log_oom_internal@plt+0xfe6c5450>
    4334:			; <UNDEFINED> instruction: 0x46484651
    4338:	b	15c2334 <log_oom_internal@plt+0x15c084c>
    433c:	strtcs	pc, [r0], #2271	; 0x8df
    4340:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    4344:	beq	80488 <log_oom_internal@plt+0x7e9a0>
    4348:			; <UNDEFINED> instruction: 0x4603447a
    434c:			; <UNDEFINED> instruction: 0xf7fd4640
    4350:			; <UNDEFINED> instruction: 0x4642ea1c
    4354:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4358:	andshi	pc, ip, #0
    435c:	movwcs	r9, #4608	; 0x1200
    4360:	strcs	pc, [r0], #2271	; 0x8df
    4364:	ldceq	0, cr15, [ip], {79}	; 0x4f
    4368:			; <UNDEFINED> instruction: 0x46284619
    436c:			; <UNDEFINED> instruction: 0xf8cd447a
    4370:			; <UNDEFINED> instruction: 0xf7fdc004
    4374:			; <UNDEFINED> instruction: 0xf1b0ea82
    4378:	vmlal.s8	q8, d0, d0
    437c:	ldmib	r4, {r0, r1, r6, r7, pc}^
    4380:	b	1404798 <log_oom_internal@plt+0x1402cb0>
    4384:			; <UNDEFINED> instruction: 0xf0400301
    4388:			; <UNDEFINED> instruction: 0xf8df8086
    438c:	ldrbtmi	r0, [r8], #-1116	; 0xfffffba4
    4390:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4394:			; <UNDEFINED> instruction: 0xf04f2301
    4398:	andls	r0, r0, ip, lsl ip
    439c:			; <UNDEFINED> instruction: 0x4619447a
    43a0:			; <UNDEFINED> instruction: 0xf8cd4628
    43a4:			; <UNDEFINED> instruction: 0xf7fdc004
    43a8:			; <UNDEFINED> instruction: 0xf1b0ea68
    43ac:	vmlal.s8	q8, d0, d0
    43b0:			; <UNDEFINED> instruction: 0xf1ba80d2
    43b4:			; <UNDEFINED> instruction: 0xf0400f00
    43b8:			; <UNDEFINED> instruction: 0xf8df80f8
    43bc:			; <UNDEFINED> instruction: 0xf04f3434
    43c0:	andcs	r3, r1, #65280	; 0xff00
    43c4:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    43c8:			; <UNDEFINED> instruction: 0xf8cd4628
    43cc:			; <UNDEFINED> instruction: 0xf8cdc010
    43d0:			; <UNDEFINED> instruction: 0xf8cdc00c
    43d4:	stmib	sp, {r3, lr, pc}^
    43d8:			; <UNDEFINED> instruction: 0xf7fdcc00
    43dc:			; <UNDEFINED> instruction: 0xf1b0e99a
    43e0:	vmlal.s8	q8, d0, d0
    43e4:	stmiavs	r3!, {r2, r3, r4, r5, r8, pc}
    43e8:			; <UNDEFINED> instruction: 0xf0002b00
    43ec:			; <UNDEFINED> instruction: 0xf1b98199
    43f0:	svclt	0x00140f00
    43f4:	andcs	r4, r0, r0, asr r6
    43f8:	eorseq	pc, ip, #-1073741823	; 0xc0000001
    43fc:	bmi	fff72824 <log_oom_internal@plt+0xfff70d3c>
    4400:	andls	r4, r0, #2046820352	; 0x7a000000
    4404:	bmi	fff0c80c <log_oom_internal@plt+0xfff0ad24>
    4408:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    440c:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4410:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    4414:	orrshi	pc, r3, r0, asr #5
    4418:			; <UNDEFINED> instruction: 0xf0002e00
    441c:	ldmmi	r7!, {r1, r5, r7, r8, pc}^
    4420:	andcs	r4, r1, #51380224	; 0x3100000
    4424:			; <UNDEFINED> instruction: 0xf7fd4478
    4428:	stmdacs	r0, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    442c:	cmnhi	r5, r0, lsl #5	; <UNPREDICTABLE>
    4430:			; <UNDEFINED> instruction: 0xf7fd2000
    4434:	stmdacs	r3, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    4438:	msrhi	LR_und, r0
    443c:			; <UNDEFINED> instruction: 0xf8947e63
    4440:	blcs	344b4 <log_oom_internal@plt+0x329cc>
    4444:	sbchi	pc, pc, r0
    4448:	blcs	23edc <log_oom_internal@plt+0x223f4>
    444c:	tsthi	r9, r0	; <UNPREDICTABLE>
    4450:	ldrbtmi	r4, [sl], #-2795	; 0xfffff515
    4454:	stmiami	fp!, {r0, r3, r6, r7, sp, lr, pc}^
    4458:	bmi	ffacd1d8 <log_oom_internal@plt+0xffacb6f0>
    445c:			; <UNDEFINED> instruction: 0xf8df2100
    4460:	ldrbtmi	ip, [r8], #-940	; 0xfffffc54
    4464:			; <UNDEFINED> instruction: 0xf500447a
    4468:	ldrbtmi	r7, [ip], #3
    446c:	stmib	sp, {r0, r1, r9, ip, sp}^
    4470:	andcs	r0, r4, r0, lsl #24
    4474:	b	ff7c2470 <log_oom_internal@plt+0xff7c0988>
    4478:	stclmi	7, cr14, [r5], #160	; 0xa0
    447c:	bmi	ff94d1c8 <log_oom_internal@plt+0xff94b6e0>
    4480:	stmibmi	r5!, {sp}^
    4484:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4488:	strvc	pc, [r8], #-1284	; 0xfffffafc
    448c:	andcc	r4, r3, #2030043136	; 0x79000000
    4490:			; <UNDEFINED> instruction: 0xf7fd9400
    4494:	movwcs	lr, #2762	; 0xaca
    4498:	subcs	pc, r0, #68, 4	; 0x40000004
    449c:	andeq	pc, pc, #192, 4
    44a0:	stmdbeq	ip, {r0, r1, r2, r8, ip, sp, lr, pc}
    44a4:	stc2l	0, cr15, [r8], #-0
    44a8:	tsteq	r0, r7, lsl #2	; <UNPREDICTABLE>
    44ac:	ldmdaeq	ip!, {r0, r1, r2, r8, ip, sp, lr, pc}
    44b0:	strbmi	r4, [r8], -r3, lsl #12
    44b4:			; <UNDEFINED> instruction: 0xf7fd60fb
    44b8:	bmi	ff63eb20 <log_oom_internal@plt+0xff63d038>
    44bc:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    44c0:			; <UNDEFINED> instruction: 0x4603447a
    44c4:			; <UNDEFINED> instruction: 0xf7fd4640
    44c8:	stmdbvs	r3!, {r5, r6, r8, fp, sp, lr, pc}^
    44cc:	tstmi	r3, #557056	; 0x88000
    44d0:	movwcs	fp, #7956	; 0x1f14
    44d4:	strmi	r2, [r1], r0, lsl #6
    44d8:	svclt	0x00082800
    44dc:	ldmmi	r0, {r8, r9, sp}^
    44e0:	blcs	156c8 <log_oom_internal@plt+0x13be0>
    44e4:	svcge	0x0054f43f
    44e8:	ldrb	r4, [r1, -r0, asr #12]
    44ec:	subcs	r4, r0, #209920	; 0x33400
    44f0:	ldrbtmi	r4, [fp], #-2509	; 0xfffff633
    44f4:			; <UNDEFINED> instruction: 0xf5034479
    44f8:	tstcc	r3, r3, lsl #6
    44fc:	b	ffd424f8 <log_oom_internal@plt+0xffd40a10>
    4500:	strb	r4, [r1], r4, lsl #12
    4504:			; <UNDEFINED> instruction: 0xf7fd2000
    4508:	stmdacs	r2, {r2, r3, r6, r8, fp, sp, lr, pc}
    450c:	msrhi	ELR_hyp, r0
    4510:	andeq	pc, r0, r8, asr #3
    4514:	submi	fp, r4, #192, 4
    4518:			; <UNDEFINED> instruction: 0xf7fde6b3
    451c:			; <UNDEFINED> instruction: 0xf8dfea7a
    4520:			; <UNDEFINED> instruction: 0xf8dfc30c
    4524:	cmpcs	r3, #12, 6	; 0x30000000
    4528:	movwhi	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    452c:	ldrbtmi	r4, [lr], #1276	; 0x4fc
    4530:	andvc	pc, r3, #12, 10	; 0x3000000
    4534:	stmdavs	r1, {r3, r4, r5, r6, r7, sl, lr}
    4538:	stmib	sp, {r2, sp}^
    453c:			; <UNDEFINED> instruction: 0xf10e2800
    4540:			; <UNDEFINED> instruction: 0xf7fd0203
    4544:			; <UNDEFINED> instruction: 0xe65dea78
    4548:	b	15c2544 <log_oom_internal@plt+0x15c0a5c>
    454c:	stmdbeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}
    4550:	andeq	pc, r0, r9, asr #17
    4554:	andcs	lr, r0, r6, ror #12
    4558:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    455c:	svclt	0x00de2802
    4560:	smlabteq	r0, r8, r1, pc	; <UNPREDICTABLE>
    4564:	submi	fp, r4, #200, 4	; 0x8000000c
    4568:	mcrge	7, 4, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    456c:			; <UNDEFINED> instruction: 0x46414cb2
    4570:	cmncs	sp, #2848	; 0xb20
    4574:	ldrbtmi	r4, [ip], #-2738	; 0xfffff54e
    4578:			; <UNDEFINED> instruction: 0xf504447e
    457c:	ldrbtmi	r7, [sl], #-1027	; 0xfffffbfd
    4580:	stmib	sp, {r0, r1, sp}^
    4584:	strmi	r4, [r2], #-1536	; 0xfffffa00
    4588:	b	1542584 <log_oom_internal@plt+0x1540a9c>
    458c:	ldrbt	r4, [r8], -r4, lsl #12
    4590:	movtcs	r4, #19628	; 0x4cac
    4594:	stmibmi	sp!, {r2, r3, r5, r7, r9, fp, lr}
    4598:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    459c:	strvc	pc, [r8], #-1284	; 0xfffffafc
    45a0:	andcc	r4, r3, #2030043136	; 0x79000000
    45a4:			; <UNDEFINED> instruction: 0xf7fd9400
    45a8:			; <UNDEFINED> instruction: 0xf107ea40
    45ac:			; <UNDEFINED> instruction: 0xf1070110
    45b0:			; <UNDEFINED> instruction: 0xf7fd0008
    45b4:	bmi	fe9be79c <log_oom_internal@plt+0xfe9bccb4>
    45b8:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    45bc:			; <UNDEFINED> instruction: 0x4603447a
    45c0:	eorseq	pc, ip, r7, lsl #2
    45c4:	stmia	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45c8:	ldrbt	r4, [r6], r1, lsl #13
    45cc:	movtcs	r4, #36001	; 0x8ca1
    45d0:	stmibmi	r2!, {r0, r5, r7, r9, fp, lr}
    45d4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    45d8:	strvc	pc, [r8], #-1284	; 0xfffffafc
    45dc:	andcc	r4, r3, #2030043136	; 0x79000000
    45e0:			; <UNDEFINED> instruction: 0xf7fd9400
    45e4:	bmi	fe7bee74 <log_oom_internal@plt+0xfe7bd38c>
    45e8:	mcrvc	4, 1, r4, cr6, cr10, {3}
    45ec:	andls	r2, r4, #1073741824	; 0x40000000
    45f0:	bmi	fe70d208 <log_oom_internal@plt+0xfe70b720>
    45f4:	ldrbtmi	r4, [sl], #-2204	; 0xfffff764
    45f8:	andscs	r9, ip, #536870912	; 0x20000000
    45fc:	bmi	fe6e8e28 <log_oom_internal@plt+0xfe6e7340>
    4600:			; <UNDEFINED> instruction: 0x96084478
    4604:	ldrbtmi	r9, [sl], #-6
    4608:			; <UNDEFINED> instruction: 0xf8cd4628
    460c:	movwls	ip, #28672	; 0x7000
    4610:	tstls	r3, r5, lsl #2
    4614:			; <UNDEFINED> instruction: 0xf7fd9101
    4618:			; <UNDEFINED> instruction: 0x1e06e930
    461c:	tstcs	r0, r5, ror #22
    4620:			; <UNDEFINED> instruction: 0xf7fd4628
    4624:	vmlane.f16	s28, s13, s8	; <UNPREDICTABLE>
    4628:	vnmulvc.f64	d13, d4, d2
    462c:			; <UNDEFINED> instruction: 0xf43f2c00
    4630:			; <UNDEFINED> instruction: 0xf7fdae28
    4634:	stmdacs	r0, {r1, r3, r5, r9, fp, sp, lr, pc}
    4638:	adchi	pc, r7, r0, asr #32
    463c:	ldrbtmi	r4, [ip], #-3212	; 0xfffff374
    4640:	b	8c263c <log_oom_internal@plt+0x8c0b54>
    4644:			; <UNDEFINED> instruction: 0xf0402800
    4648:	blmi	fe2a48c4 <log_oom_internal@plt+0xfe2a2ddc>
    464c:	stmibmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4650:	andcs	r4, r1, r2, lsr #12
    4654:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    4658:	b	d42654 <log_oom_internal@plt+0xd40b6c>
    465c:	andcs	lr, r0, r1, lsl r6
    4660:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4664:			; <UNDEFINED> instruction: 0xf77f2802
    4668:	stcmi	15, cr10, [r4], {83}	; 0x53
    466c:	cdpmi	3, 8, cr2, cr4, cr4, {4}
    4670:	bmi	fe115f7c <log_oom_internal@plt+0xfe114494>
    4674:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    4678:	strvc	pc, [r3], #-1284	; 0xfffffafc
    467c:	andcs	r4, r3, sl, ror r4
    4680:	bmi	fe07e484 <log_oom_internal@plt+0xfe07c99c>
    4684:			; <UNDEFINED> instruction: 0xe7b0447a
    4688:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    468c:	bmi	fe018090 <log_oom_internal@plt+0xfe0165a8>
    4690:			; <UNDEFINED> instruction: 0xf8df2391
    4694:	ldrbtmi	ip, [lr], #-512	; 0xfffffe00
    4698:			; <UNDEFINED> instruction: 0xf506447a
    469c:	ldrbtmi	r7, [ip], #1539	; 0x603
    46a0:	stmdavs	r1, {r0, r1, r9, ip, sp}
    46a4:	stmib	sp, {r2, sp}^
    46a8:			; <UNDEFINED> instruction: 0xf7fd6c00
    46ac:	strb	lr, [r5], r4, asr #19
    46b0:			; <UNDEFINED> instruction: 0xf7fd2000
    46b4:	stmdacs	r2, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
    46b8:	rsbsmi	fp, r4, #888	; 0x378
    46bc:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    46c0:	ldclge	7, cr15, [pc, #508]	; 48c4 <log_oom_internal@plt+0x2ddc>
    46c4:	andcs	r4, r3, r4, ror sl
    46c8:			; <UNDEFINED> instruction: 0x46314c74
    46cc:	ldrsbgt	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    46d0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    46d4:	andvc	pc, r3, #8388608	; 0x800000
    46d8:			; <UNDEFINED> instruction: 0x23a144fc
    46dc:			; <UNDEFINED> instruction: 0x2c00e9cd
    46e0:			; <UNDEFINED> instruction: 0xf7fd1822
    46e4:	strmi	lr, [r4], -r8, lsr #19
    46e8:	andcs	lr, r0, fp, asr #11
    46ec:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46f0:	svclt	0x00de2802
    46f4:	sbclt	r4, r0, #112, 4
    46f8:			; <UNDEFINED> instruction: 0xf77f4244
    46fc:			; <UNDEFINED> instruction: 0xf8dfadc2
    4700:	ldrtmi	ip, [r1], -r4, lsr #3
    4704:	orrscs	r4, sp, #104, 24	; 0x6800
    4708:	ldrbtmi	r4, [ip], #2664	; 0xa68
    470c:	andcs	r4, r3, ip, ror r4
    4710:			; <UNDEFINED> instruction: 0xf504447a
    4714:	strbtmi	r7, [r6], -r3, lsl #8
    4718:			; <UNDEFINED> instruction: 0xf7fde733
    471c:	str	lr, [sp], r4, lsl #17
    4720:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
    4724:	stclmi	6, cr14, [r3], #-396	; 0xfffffe74
    4728:	mcrmi	6, 3, r4, cr3, cr9, {2}
    472c:	bmi	18cd4d0 <log_oom_internal@plt+0x18cb9e8>
    4730:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    4734:	strvc	pc, [r3], #-1284	; 0xfffffafc
    4738:	andcs	r4, r3, sl, ror r4
    473c:	andcs	lr, r0, r1, lsr #14
    4740:	stmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4744:			; <UNDEFINED> instruction: 0xf77f2802
    4748:	mrrcmi	14, 14, sl, sp, cr3
    474c:	cdpmi	6, 5, cr4, cr13, cr1, {2}
    4750:	bmi	174d578 <log_oom_internal@plt+0x174ba90>
    4754:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    4758:	strvc	pc, [r3], #-1284	; 0xfffffafc
    475c:	andcs	r4, r3, sl, ror r4
    4760:	ldmdami	sl, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}^
    4764:			; <UNDEFINED> instruction: 0xf7fd4478
    4768:			; <UNDEFINED> instruction: 0xe65ee83a
    476c:			; <UNDEFINED> instruction: 0x46414c58
    4770:	cmncs	r0, #88, 28	; 0x580
    4774:	ldrbtmi	r4, [ip], #-2648	; 0xfffff5a8
    4778:			; <UNDEFINED> instruction: 0xf504447e
    477c:	ldrbtmi	r7, [sl], #-1027	; 0xfffffbfd
    4780:	ldrbt	r2, [lr], r3
    4784:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
    4788:	mrrcmi	7, 6, lr, r5, cr1
    478c:			; <UNDEFINED> instruction: 0xe757447c
    4790:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4794:			; <UNDEFINED> instruction: 0xf04f4a53
    4798:	ldrbtmi	r0, [sl], #-2561	; 0xfffff5ff
    479c:	svclt	0x0000e5de
    47a0:	andeq	r2, r1, r6, lsr sp
    47a4:	andeq	r0, r0, ip, ror r1
    47a8:	ldrdeq	r1, [r0], -ip
    47ac:	andeq	r1, r0, r2, ror #11
    47b0:	andeq	r1, r0, r2, lsl fp
    47b4:	andeq	r1, r0, r6, lsr #21
    47b8:	strdeq	r1, [r0], -r8
    47bc:	andeq	r1, r0, lr, lsr sp
    47c0:			; <UNDEFINED> instruction: 0x00012bb4
    47c4:	andeq	r2, r1, r4, asr sp
    47c8:	muleq	r0, lr, r9
    47cc:			; <UNDEFINED> instruction: 0x00001cb6
    47d0:	andeq	r1, r0, ip, lsl #19
    47d4:	andeq	r1, r0, r2, lsl #19
    47d8:	andeq	r1, r0, ip, asr r9
    47dc:	andeq	r1, r0, ip, ror #24
    47e0:	andeq	r1, r0, r4, lsl #20
    47e4:	strdeq	r1, [r0], -ip
    47e8:	andeq	r1, r0, sl, ror #17
    47ec:	strdeq	r1, [r0], -r4
    47f0:	ldrdeq	r1, [r0], -lr
    47f4:	andeq	r1, r0, r8, ror r8
    47f8:	andeq	r1, r0, lr, ror #6
    47fc:	andeq	r1, r0, r0, ror r8
    4800:	andeq	r1, r0, sl, lsr #16
    4804:	ldrdeq	r1, [r0], -sl
    4808:	andeq	r0, r0, r8, lsl fp
    480c:	andeq	r1, r0, r2, lsl #17
    4810:			; <UNDEFINED> instruction: 0x00001db8
    4814:	strdeq	r0, [r0], -r6
    4818:	andeq	r1, r0, ip, lsl #16
    481c:			; <UNDEFINED> instruction: 0x000018b8
    4820:	muleq	r0, r8, r7
    4824:	andeq	r1, r0, sl, asr #26
    4828:	andeq	r0, r0, r8, lsl #21
    482c:	andeq	r1, r0, r0, lsl sp
    4830:	andeq	r0, r0, lr, asr #20
    4834:	andeq	r1, r0, r4, lsl #15
    4838:	andeq	r1, r0, r6, asr #25
    483c:	ldrdeq	r1, [r0], -ip
    4840:	strdeq	r0, [r0], -lr
    4844:	andeq	r1, r0, r4, lsr #25
    4848:	andeq	r0, r0, r2, ror #19
    484c:	andeq	r1, r0, r4, ror #2
    4850:	andeq	r1, r0, r0, ror #15
    4854:	andeq	r1, r0, r8, ror #24
    4858:	andeq	r0, r0, r6, lsr #19
    485c:	andeq	r1, r0, ip, asr #2
    4860:	muleq	r0, r0, r6
    4864:	andeq	r1, r0, sl, ror #15
    4868:	andeq	r1, r0, ip, asr #15
    486c:	andeq	r1, r0, sl, lsr #15
    4870:	muleq	r0, r2, lr
    4874:	andeq	r0, r0, r4, lsl #29
    4878:	muleq	r0, sl, r7
    487c:	andeq	r1, r0, r8, asr #23
    4880:	ldrdeq	r1, [r0], -lr
    4884:	andeq	r0, r0, r0, lsl #18
    4888:	andeq	r1, r0, r0, lsl #12
    488c:	andeq	r1, r0, r6, lsr #23
    4890:	andeq	r0, r0, r4, ror #17
    4894:	andeq	r1, r0, sl, lsl r6
    4898:	andeq	r1, r0, ip, ror #22
    489c:	andeq	r0, r0, sl, lsr #17
    48a0:	andeq	r1, r0, r0, ror #1
    48a4:	andeq	r1, r0, sl, asr #32
    48a8:	andeq	r1, r0, r0, lsr fp
    48ac:	andeq	r0, r0, ip, ror #16
    48b0:	andeq	r1, r0, r6, asr r5
    48b4:	andeq	r1, r0, ip, lsl #22
    48b8:	andeq	r1, r0, r2, lsr #32
    48bc:	andeq	r0, r0, r4, asr #16
    48c0:	andeq	r1, r0, r8, ror #21
    48c4:	strdeq	r0, [r0], -lr
    48c8:	andeq	r0, r0, r0, lsr #16
    48cc:	andeq	r1, r0, r0, lsr r5
    48d0:	andeq	r1, r0, r6, asr #21
    48d4:	ldrdeq	r0, [r0], -ip
    48d8:	strdeq	r0, [r0], -lr
    48dc:	andeq	r0, r0, r2, ror #15
    48e0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    48e4:	ldrdeq	r1, [r0], -lr
    48e8:			; <UNDEFINED> instruction: 0xb093b5f0
    48ec:	svcge	0x00084d38
    48f0:			; <UNDEFINED> instruction: 0x46144b38
    48f4:	eorcs	r4, r0, #2097152000	; 0x7d000000
    48f8:	tstcs	r0, r8, lsr r6
    48fc:	strcs	r5, [r0], -fp, ror #17
    4900:	tstls	r1, #1769472	; 0x1b0000
    4904:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4908:	svc	0x0044f7fc
    490c:	strvs	lr, [r5], -sp, asr #19
    4910:	strls	r9, [r4], -r7, lsl #12
    4914:	suble	r2, sl, r0, lsl #24
    4918:	bge	1175dc <log_oom_internal@plt+0x115af4>
    491c:	vstrge.16	s8, [r5, #-94]	; 0xffffffa2	; <UNPREDICTABLE>
    4920:	andcs	r9, r2, #536870912	; 0x20000000
    4924:	strcs	lr, [r0, #-2509]	; 0xfffff633
    4928:	bmi	b55b1c <log_oom_internal@plt+0xb54034>
    492c:	movcc	r4, #32, 12	; 0x2000000
    4930:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    4934:			; <UNDEFINED> instruction: 0xf7fc9703
    4938:	cdpne	15, 0, cr14, cr4, cr2, {4}
    493c:			; <UNDEFINED> instruction: 0x4638db17
    4940:	blx	ff742946 <log_oom_internal@plt+0xff740e5e>
    4944:	stmdals	r4, {r2, r9, sl, lr}
    4948:			; <UNDEFINED> instruction: 0xf7fcb108
    494c:	strtmi	lr, [r8], -r4, ror #31
    4950:	svc	0x0056f7fc
    4954:	blmi	7d71e8 <log_oom_internal@plt+0x7d5700>
    4958:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    495c:	blls	45e9cc <log_oom_internal@plt+0x45cee4>
    4960:			; <UNDEFINED> instruction: 0xf04f405a
    4964:	teqle	r0, r0, lsl #6
    4968:	andslt	r4, r3, r0, lsr #12
    496c:			; <UNDEFINED> instruction: 0x4630bdf0
    4970:	svc	0x0016f7fc
    4974:	svclt	0x00de2802
    4978:	rsclt	r4, r4, #100, 4	; 0x40000006
    497c:	sfmle	f4, 2, [r2, #400]!	; 0x190
    4980:	strtmi	r4, [r8], -r1, lsr #12
    4984:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4988:			; <UNDEFINED> instruction: 0x46214a17
    498c:	ldrbtmi	r4, [sl], #-3607	; 0xfffff1e9
    4990:			; <UNDEFINED> instruction: 0xf50223cc
    4994:	bmi	5a19dc <log_oom_internal@plt+0x59fef4>
    4998:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    499c:			; <UNDEFINED> instruction: 0x9601447a
    49a0:	andcs	r9, r3, r2
    49a4:			; <UNDEFINED> instruction: 0xf7fd4402
    49a8:	strmi	lr, [r4], -r6, asr #16
    49ac:	ldmdbmi	r1, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    49b0:	bmi	456238 <log_oom_internal@plt+0x454750>
    49b4:	ldrbtmi	r2, [r9], #-961	; 0xfffffc3f
    49b8:	strvc	pc, [sp], #-1281	; 0xfffffaff
    49bc:	ldrbtmi	r4, [sl], #-2319	; 0xfffff6f1
    49c0:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    49c4:			; <UNDEFINED> instruction: 0xf7fd3203
    49c8:			; <UNDEFINED> instruction: 0xf7fce830
    49cc:	svclt	0x0000ef5c
    49d0:	andeq	r2, r1, r0, asr r5
    49d4:	andeq	r0, r0, ip, ror r1
    49d8:	andeq	r2, r1, r0, lsr #2
    49dc:	andeq	r0, r0, r4, lsr #23
    49e0:			; <UNDEFINED> instruction: 0x00000bbe
    49e4:	andeq	r2, r1, ip, ror #9
    49e8:	andeq	r1, r0, lr, lsr #17
    49ec:	andeq	r0, r0, sl, lsr sp
    49f0:	andeq	r0, r0, r0, ror #11
    49f4:	andeq	r1, r0, r6, lsl #17
    49f8:			; <UNDEFINED> instruction: 0x000005be
    49fc:	andeq	r0, r0, r6, ror fp
    4a00:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    4a04:	svclt	0x0000e002
    4a08:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    4a0c:	b	13f1ed4 <log_oom_internal@plt+0x13f03ec>
    4a10:	b	13c5b1c <log_oom_internal@plt+0x13c4034>
    4a14:	b	fe505f28 <log_oom_internal@plt+0xfe504440>
    4a18:	svclt	0x00080f05
    4a1c:	svceq	0x0002ea90
    4a20:	b	15346a4 <log_oom_internal@plt+0x1532bbc>
    4a24:	b	1547a2c <log_oom_internal@plt+0x1545f44>
    4a28:	b	1fc7a38 <log_oom_internal@plt+0x1fc5f50>
    4a2c:	b	1fdbbc4 <log_oom_internal@plt+0x1fda0dc>
    4a30:			; <UNDEFINED> instruction: 0xf0005c65
    4a34:	b	13e4dc4 <log_oom_internal@plt+0x13e32dc>
    4a38:	bl	ff519b90 <log_oom_internal@plt+0xff5180a8>
    4a3c:	svclt	0x00b85555
    4a40:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    4a44:	b	fe015afc <log_oom_internal@plt+0xfe014014>
    4a48:	b	fe045258 <log_oom_internal@plt+0xfe043770>
    4a4c:	b	fe085660 <log_oom_internal@plt+0xfe083b78>
    4a50:	b	fe0c4a58 <log_oom_internal@plt+0xfe0c2f70>
    4a54:	b	fe004e60 <log_oom_internal@plt+0xfe003378>
    4a58:	b	fe045268 <log_oom_internal@plt+0xfe043780>
    4a5c:	ldccs	3, cr0, [r6, #-12]!
    4a60:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    4a64:	svcmi	0x0000f011
    4a68:	tstcc	r1, pc, asr #20
    4a6c:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    4a70:	tstcc	r1, ip, asr #20
    4a74:	submi	sp, r0, #2
    4a78:	cmpeq	r1, r1, ror #22
    4a7c:	svcmi	0x0000f013
    4a80:	movwcc	lr, #14927	; 0x3a4f
    4a84:	tstcc	r3, #76, 20	; 0x4c000
    4a88:	subsmi	sp, r2, #2
    4a8c:	movteq	lr, #15203	; 0x3b63
    4a90:	svceq	0x0005ea94
    4a94:	adchi	pc, r7, r0
    4a98:	streq	pc, [r1], #-420	; 0xfffffe5c
    4a9c:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    4aa0:	blx	bb6dc <log_oom_internal@plt+0xb9bf4>
    4aa4:	blx	8c3ae4 <log_oom_internal@plt+0x8c1ffc>
    4aa8:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    4aac:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    4ab0:	vpmax.s8	d15, d14, d3
    4ab4:	blx	10cacbc <log_oom_internal@plt+0x10c91d4>
    4ab8:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    4abc:			; <UNDEFINED> instruction: 0xf1a5e00e
    4ac0:			; <UNDEFINED> instruction: 0xf10e0520
    4ac4:	bcs	4834c <log_oom_internal@plt+0x46864>
    4ac8:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    4acc:			; <UNDEFINED> instruction: 0xf04cbf28
    4ad0:	blx	10c7ae0 <log_oom_internal@plt+0x10c5ff8>
    4ad4:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    4ad8:	mvnvc	lr, r1, asr fp
    4adc:	strmi	pc, [r0, #-1]
    4ae0:			; <UNDEFINED> instruction: 0xf04fd507
    4ae4:			; <UNDEFINED> instruction: 0xf1dc0e00
    4ae8:	bl	1f87af0 <log_oom_internal@plt+0x1f86008>
    4aec:	bl	1b84af4 <log_oom_internal@plt+0x1b8300c>
    4af0:			; <UNDEFINED> instruction: 0xf5b10101
    4af4:	tstle	fp, #128, 30	; 0x200
    4af8:	svcne	0x0000f5b1
    4afc:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    4b00:	eorseq	lr, r0, pc, asr sl
    4b04:			; <UNDEFINED> instruction: 0x0c3cea4f
    4b08:	streq	pc, [r1], #-260	; 0xfffffefc
    4b0c:	subpl	lr, r4, #323584	; 0x4f000
    4b10:	svceq	0x0080f512
    4b14:	addshi	pc, sl, r0, lsl #1
    4b18:	svcmi	0x0000f1bc
    4b1c:	b	17f4744 <log_oom_internal@plt+0x17f2c5c>
    4b20:			; <UNDEFINED> instruction: 0xf1500c50
    4b24:	bl	1044b2c <log_oom_internal@plt+0x1043044>
    4b28:	b	1058f40 <log_oom_internal@plt+0x1057458>
    4b2c:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    4b30:	mcrreq	10, 5, lr, ip, cr15
    4b34:	bl	105503c <log_oom_internal@plt+0x1053554>
    4b38:	stfccs	f0, [r1], {1}
    4b3c:			; <UNDEFINED> instruction: 0xf5b1bf28
    4b40:	rscle	r1, r9, #128, 30	; 0x200
    4b44:	svceq	0x0000f091
    4b48:	strmi	fp, [r1], -r4, lsl #30
    4b4c:	blx	fec4cb54 <log_oom_internal@plt+0xfec4b06c>
    4b50:	svclt	0x0008f381
    4b54:			; <UNDEFINED> instruction: 0xf1a33320
    4b58:			; <UNDEFINED> instruction: 0xf1b3030b
    4b5c:	ble	3053e4 <log_oom_internal@plt+0x3038fc>
    4b60:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    4b64:	ldfeqd	f7, [r4], {2}
    4b68:	andeq	pc, ip, #-2147483600	; 0x80000030
    4b6c:			; <UNDEFINED> instruction: 0xf00cfa01
    4b70:			; <UNDEFINED> instruction: 0xf102fa21
    4b74:			; <UNDEFINED> instruction: 0xf102e00c
    4b78:	svclt	0x00d80214
    4b7c:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    4b80:			; <UNDEFINED> instruction: 0xf102fa01
    4b84:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    4b88:	b	1074b00 <log_oom_internal@plt+0x1073018>
    4b8c:	addsmi	r0, r0, ip, lsl #2
    4b90:	svclt	0x00a21ae4
    4b94:	tstpl	r4, r1, lsl #22
    4b98:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    4b9c:	streq	lr, [r4], #-2671	; 0xfffff591
    4ba0:	ble	713c24 <log_oom_internal@plt+0x71213c>
    4ba4:	cfstrsle	mvf3, [lr], {12}
    4ba8:	ldreq	pc, [r4], #-260	; 0xfffffefc
    4bac:	eoreq	pc, r0, #196, 2	; 0x31
    4bb0:			; <UNDEFINED> instruction: 0xf004fa20
    4bb4:	vpmax.u8	d15, d2, d1
    4bb8:	andeq	lr, r3, r0, asr #20
    4bbc:	vpmax.u8	d15, d4, d17
    4bc0:	tsteq	r3, r5, asr #20
    4bc4:			; <UNDEFINED> instruction: 0xf1c4bd30
    4bc8:			; <UNDEFINED> instruction: 0xf1c4040c
    4bcc:	blx	805454 <log_oom_internal@plt+0x80396c>
    4bd0:	blx	80be0 <log_oom_internal@plt+0x7f0f8>
    4bd4:	b	10417ec <log_oom_internal@plt+0x103fd04>
    4bd8:	strtmi	r0, [r9], -r3
    4bdc:	blx	8740a4 <log_oom_internal@plt+0x8725bc>
    4be0:	strtmi	pc, [r9], -r4
    4be4:			; <UNDEFINED> instruction: 0xf094bd30
    4be8:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    4bec:	svclt	0x00061380
    4bf0:	orrne	pc, r0, r1, lsl #9
    4bf4:	cfstrscc	mvf3, [r1, #-4]
    4bf8:	b	1ffe938 <log_oom_internal@plt+0x1ffce50>
    4bfc:	svclt	0x00185c64
    4c00:			; <UNDEFINED> instruction: 0x5c65ea7f
    4c04:	b	fe538cb0 <log_oom_internal@plt+0xfe5371c8>
    4c08:	svclt	0x00080f05
    4c0c:	svceq	0x0002ea90
    4c10:	b	1538c2c <log_oom_internal@plt+0x1537144>
    4c14:	svclt	0x00040c00
    4c18:			; <UNDEFINED> instruction: 0x46104619
    4c1c:	b	fe4740e4 <log_oom_internal@plt+0xfe4725fc>
    4c20:	svclt	0x001e0f03
    4c24:	andcs	r2, r0, r0, lsl #2
    4c28:	b	17f40f0 <log_oom_internal@plt+0x17f2608>
    4c2c:	tstle	r5, r4, asr ip
    4c30:	cmpmi	r9, r0, asr #32
    4c34:			; <UNDEFINED> instruction: 0xf041bf28
    4c38:	ldflts	f4, [r0, #-0]
    4c3c:	streq	pc, [r0], #1300	; 0x514
    4c40:			; <UNDEFINED> instruction: 0xf501bf3c
    4c44:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    4c48:	strmi	pc, [r0, #-1]
    4c4c:	mvnsmi	pc, r5, asr #32
    4c50:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    4c54:	andeq	pc, r0, pc, asr #32
    4c58:	b	1ff4120 <log_oom_internal@plt+0x1ff2638>
    4c5c:	svclt	0x001a5c64
    4c60:			; <UNDEFINED> instruction: 0x46104619
    4c64:			; <UNDEFINED> instruction: 0x5c65ea7f
    4c68:			; <UNDEFINED> instruction: 0x460bbf1c
    4c6c:	b	141647c <log_oom_internal@plt+0x1414994>
    4c70:	svclt	0x00063401
    4c74:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    4c78:	svceq	0x0003ea91
    4c7c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    4c80:	svclt	0x0000bd30
    4c84:	svceq	0x0000f090
    4c88:	tstcs	r0, r4, lsl #30
    4c8c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    4c90:	strvs	pc, [r0], #1103	; 0x44f
    4c94:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    4c98:	streq	pc, [r0, #-79]	; 0xffffffb1
    4c9c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4ca0:	svclt	0x0000e750
    4ca4:	svceq	0x0000f090
    4ca8:	tstcs	r0, r4, lsl #30
    4cac:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    4cb0:	strvs	pc, [r0], #1103	; 0x44f
    4cb4:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    4cb8:	strmi	pc, [r0, #-16]
    4cbc:	submi	fp, r0, #72, 30	; 0x120
    4cc0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4cc4:	svclt	0x0000e73e
    4cc8:	b	13c4dd8 <log_oom_internal@plt+0x13c32f0>
    4ccc:	b	13c545c <log_oom_internal@plt+0x13c3974>
    4cd0:	b	13c519c <log_oom_internal@plt+0x13c36b4>
    4cd4:	svclt	0x001f7002
    4cd8:	cmnmi	pc, #18	; <UNPREDICTABLE>
    4cdc:	svcmi	0x007ff093
    4ce0:	msrpl	SPSR_, r1, lsl #1
    4ce4:			; <UNDEFINED> instruction: 0xf0324770
    4ce8:	svclt	0x0008427f
    4cec:			; <UNDEFINED> instruction: 0xf0934770
    4cf0:	svclt	0x00044f7f
    4cf4:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    4cf8:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    4cfc:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    4d00:	strmi	pc, [r0, #-1]
    4d04:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    4d08:	svclt	0x0000e71c
    4d0c:	andeq	lr, r1, #80, 20	; 0x50000
    4d10:	ldrbmi	fp, [r0, -r8, lsl #30]!
    4d14:			; <UNDEFINED> instruction: 0xf04fb530
    4d18:	and	r0, sl, r0, lsl #10
    4d1c:	andeq	lr, r1, #80, 20	; 0x50000
    4d20:	ldrbmi	fp, [r0, -r8, lsl #30]!
    4d24:			; <UNDEFINED> instruction: 0xf011b530
    4d28:	strle	r4, [r2, #-1280]	; 0xfffffb00
    4d2c:	bl	1855634 <log_oom_internal@plt+0x1853b4c>
    4d30:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    4d34:			; <UNDEFINED> instruction: 0xf1046480
    4d38:	b	17c5e08 <log_oom_internal@plt+0x17c4320>
    4d3c:			; <UNDEFINED> instruction: 0xf43f5c91
    4d40:			; <UNDEFINED> instruction: 0xf04faed8
    4d44:	b	17c5558 <log_oom_internal@plt+0x17c3a70>
    4d48:	svclt	0x00180cdc
    4d4c:	b	17d1560 <log_oom_internal@plt+0x17cfa78>
    4d50:	svclt	0x00180cdc
    4d54:	bl	91568 <log_oom_internal@plt+0x8fa80>
    4d58:			; <UNDEFINED> instruction: 0xf1c202dc
    4d5c:	blx	59e4 <log_oom_internal@plt+0x3efc>
    4d60:	blx	843d74 <log_oom_internal@plt+0x84228c>
    4d64:	blx	80d74 <log_oom_internal@plt+0x7f28c>
    4d68:	b	104457c <log_oom_internal@plt+0x1042a94>
    4d6c:	blx	844dac <log_oom_internal@plt+0x8432c4>
    4d70:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    4d74:	svclt	0x0000e6bd
    4d78:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    4d7c:	svclt	0x00082900
    4d80:	svclt	0x001c2800
    4d84:	mvnscc	pc, pc, asr #32
    4d88:	rscscc	pc, pc, pc, asr #32
    4d8c:	stmdalt	ip, {ip, sp, lr, pc}
    4d90:	stfeqd	f7, [r8], {173}	; 0xad
    4d94:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    4d98:			; <UNDEFINED> instruction: 0xf82ef000
    4d9c:	ldrd	pc, [r4], -sp
    4da0:	movwcs	lr, #10717	; 0x29dd
    4da4:	ldrbmi	fp, [r0, -r4]!
    4da8:			; <UNDEFINED> instruction: 0xf04fb502
    4dac:			; <UNDEFINED> instruction: 0xf7fc0008
    4db0:	stclt	13, cr14, [r2, #-688]	; 0xfffffd50
    4db4:	andeq	r0, r0, r0
    4db8:	blvs	30043c <log_oom_internal@plt+0x2fe954>
    4dbc:	bleq	5ffec8 <log_oom_internal@plt+0x5fe3e0>
    4dc0:	blvs	1c0664 <log_oom_internal@plt+0x1beb7c>
    4dc4:	blpl	2c0448 <log_oom_internal@plt+0x2be960>
    4dc8:	blvs	ff1c08c0 <log_oom_internal@plt+0xff1bedd8>
    4dcc:	blmi	11c08b4 <log_oom_internal@plt+0x11bedcc>
    4dd0:	bne	440630 <log_oom_internal@plt+0x43eb48>
    4dd4:	blvc	11805ec <log_oom_internal@plt+0x117eb04>
    4dd8:	blvc	ff2009d0 <log_oom_internal@plt+0xff1feee8>
    4ddc:	beq	fe440640 <log_oom_internal@plt+0xfe43eb58>
    4de0:	svclt	0x00004770
    4de4:	andhi	pc, r0, pc, lsr #7
    4de8:	andeq	r0, r0, r0
    4dec:	ldclcc	0, cr0, [r0]
    4df0:	andeq	r0, r0, r0
    4df4:	mvnsmi	r0, r0
    4df8:	svclt	0x00084299
    4dfc:	push	{r4, r7, r9, lr}
    4e00:			; <UNDEFINED> instruction: 0x46044ff0
    4e04:	andcs	fp, r0, r8, lsr pc
    4e08:			; <UNDEFINED> instruction: 0xf8dd460d
    4e0c:	svclt	0x0038c024
    4e10:	cmnle	fp, #1048576	; 0x100000
    4e14:			; <UNDEFINED> instruction: 0x46994690
    4e18:			; <UNDEFINED> instruction: 0xf283fab3
    4e1c:	rsbsle	r2, r0, r0, lsl #22
    4e20:			; <UNDEFINED> instruction: 0xf385fab5
    4e24:	rsble	r2, r8, r0, lsl #26
    4e28:			; <UNDEFINED> instruction: 0xf1a21ad2
    4e2c:	blx	2486b4 <log_oom_internal@plt+0x246bcc>
    4e30:	blx	243a40 <log_oom_internal@plt+0x241f58>
    4e34:			; <UNDEFINED> instruction: 0xf1c2f30e
    4e38:	b	12c6ac0 <log_oom_internal@plt+0x12c4fd8>
    4e3c:	blx	a07a50 <log_oom_internal@plt+0xa05f68>
    4e40:	b	1301a64 <log_oom_internal@plt+0x12fff7c>
    4e44:	blx	207a58 <log_oom_internal@plt+0x205f70>
    4e48:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    4e4c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    4e50:	andcs	fp, r0, ip, lsr pc
    4e54:	movwle	r4, #42497	; 0xa601
    4e58:	bl	fed0ce64 <log_oom_internal@plt+0xfed0b37c>
    4e5c:	blx	5e8c <log_oom_internal@plt+0x43a4>
    4e60:	blx	8412a0 <log_oom_internal@plt+0x83f7b8>
    4e64:	bl	1981a88 <log_oom_internal@plt+0x197ffa0>
    4e68:	tstmi	r9, #46137344	; 0x2c00000
    4e6c:	bcs	150b4 <log_oom_internal@plt+0x135cc>
    4e70:	b	13f8f68 <log_oom_internal@plt+0x13f7480>
    4e74:	b	13c6fe4 <log_oom_internal@plt+0x13c54fc>
    4e78:	b	12073ec <log_oom_internal@plt+0x1205904>
    4e7c:	ldrmi	r7, [r6], -fp, asr #17
    4e80:	bl	fed3ceb4 <log_oom_internal@plt+0xfed3b3cc>
    4e84:	bl	1945aac <log_oom_internal@plt+0x1943fc4>
    4e88:	ldmne	fp, {r0, r3, r9, fp}^
    4e8c:	beq	2bfbbc <log_oom_internal@plt+0x2be0d4>
    4e90:			; <UNDEFINED> instruction: 0xf14a1c5c
    4e94:	cfsh32cc	mvfx0, mvfx1, #0
    4e98:	strbmi	sp, [sp, #-7]
    4e9c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    4ea0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    4ea4:	adfccsz	f4, f1, #5.0
    4ea8:	blx	17968c <log_oom_internal@plt+0x177ba4>
    4eac:	blx	942ad0 <log_oom_internal@plt+0x940fe8>
    4eb0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    4eb4:	vseleq.f32	s30, s28, s11
    4eb8:	blx	94b2c0 <log_oom_internal@plt+0x9497d8>
    4ebc:	b	1102ecc <log_oom_internal@plt+0x11013e4>
    4ec0:			; <UNDEFINED> instruction: 0xf1a2040e
    4ec4:			; <UNDEFINED> instruction: 0xf1c20720
    4ec8:	blx	206750 <log_oom_internal@plt+0x204c68>
    4ecc:	blx	141adc <log_oom_internal@plt+0x13fff4>
    4ed0:	blx	142af4 <log_oom_internal@plt+0x14100c>
    4ed4:	b	11016e4 <log_oom_internal@plt+0x10ffbfc>
    4ed8:	blx	905afc <log_oom_internal@plt+0x904014>
    4edc:	bl	11826fc <log_oom_internal@plt+0x1180c14>
    4ee0:	teqmi	r3, #1073741824	; 0x40000000
    4ee4:	strbmi	r1, [r5], -r0, lsl #21
    4ee8:	tsteq	r3, r1, ror #22
    4eec:	svceq	0x0000f1bc
    4ef0:	stmib	ip, {r0, ip, lr, pc}^
    4ef4:	pop	{r8, sl, lr}
    4ef8:	blx	fed28ec0 <log_oom_internal@plt+0xfed273d8>
    4efc:	msrcc	CPSR_, #132, 6	; 0x10000002
    4f00:	blx	fee3ed50 <log_oom_internal@plt+0xfee3d268>
    4f04:	blx	fed8192c <log_oom_internal@plt+0xfed7fe44>
    4f08:	eorcc	pc, r0, #335544322	; 0x14000002
    4f0c:	orrle	r2, fp, r0, lsl #26
    4f10:	svclt	0x0000e7f3
    4f14:	mvnsmi	lr, #737280	; 0xb4000
    4f18:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    4f1c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    4f20:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4f24:	bl	febc2f1c <log_oom_internal@plt+0xfebc1434>
    4f28:	blne	1d96124 <log_oom_internal@plt+0x1d9463c>
    4f2c:	strhle	r1, [sl], -r6
    4f30:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4f34:	svccc	0x0004f855
    4f38:	strbmi	r3, [sl], -r1, lsl #8
    4f3c:	ldrtmi	r4, [r8], -r1, asr #12
    4f40:	adcmi	r4, r6, #152, 14	; 0x2600000
    4f44:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4f48:	svclt	0x000083f8
    4f4c:	andeq	r1, r1, r2, lsr #22
    4f50:	andeq	r1, r1, r8, lsl fp
    4f54:	svclt	0x00004770

Disassembly of section .fini:

00004f58 <.fini>:
    4f58:	push	{r3, lr}
    4f5c:	pop	{r3, pc}
