/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module SimpleOneHotStateTransition3(in, state, next_state, out);
  input in;
  wire in;
  input [3:0] state;
  wire [3:0] state;
  output [3:0] next_state;
  wire [3:0] next_state;
  output out;
  wire out;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [1:0] _07_;
  wire _08_;
  wire _09_;
  wire [3:0] _10_;
  wire [3:0] _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  assign _11_[0] = ~state[0];
  assign _11_[1] = ~state[1];
  assign _11_[2] = ~state[2];
  assign _04_ = state[3] & in;
  assign next_state[1] = _09_ | _04_;
  assign _05_ = _08_ & state[1];
  assign _06_ = _08_ & state[3];
  assign next_state[2] = _05_ | _06_;
  assign next_state[3] = in & state[2];
  assign _15_ = _12_ | _14_;
  assign _16_ = state[3] & state[2];
  assign _07_[1] = state[3] & _11_[2];
  assign _10_[3] = _16_ | _07_[1];
  assign _00_ = state[0] & _08_;
  assign _01_ = state[2] & _08_;
  assign next_state[0] = _00_ | _01_;
  assign _02_ = state[0] & in;
  assign _03_ = state[1] & in;
  assign _09_ = _02_ | _03_;
  assign _07_[0] = _11_[0] & _11_[1];
  assign _14_ = _07_[0] & _07_[1];
  assign out = _13_ | _14_;
  assign _08_ = ~in;
  assign _13_ = ~_15_;
  assign _12_ = ~_10_[3];
  assign _10_[2:0] = 3'h7;
  assign _11_[3] = state[3];
endmodule
