Time resolution is 1 ps
$finish called at time : 175 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/counter_modulo_n_up_l/counter_modulo_n_up_l.srcs/sim_1/new/counter_modulo_n_up_l_tb.v" Line 53
