=====
SETUP
-5.561
25.675
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1
19.483
20.515
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0
21.654
22.753
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
25.675
=====
SETUP
-5.319
25.433
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1
19.168
20.267
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0
21.407
22.506
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
25.433
=====
SETUP
-5.318
25.075
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1
19.168
20.267
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0
21.407
22.506
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s
25.075
=====
SETUP
-4.990
25.104
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1
19.483
20.582
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0
21.551
22.177
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
25.104
=====
SETUP
-4.911
24.668
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1
19.483
20.515
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0
21.654
22.753
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s
24.668
=====
SETUP
-4.669
24.426
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1
19.168
20.267
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0
21.236
21.862
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s
24.426
=====
SETUP
-4.506
24.620
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1
19.168
20.267
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0
21.236
21.862
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
24.620
=====
SETUP
-4.505
24.262
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1
19.483
20.582
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0
21.551
22.177
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s
24.262
=====
SETUP
-4.360
24.117
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1
18.829
19.861
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0
20.351
21.383
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s
24.117
=====
SETUP
-4.229
23.986
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1
18.999
19.625
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0
20.430
21.252
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s
23.986
=====
SETUP
-4.191
24.305
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1
18.829
19.861
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0
20.351
21.383
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
24.305
=====
SETUP
-4.066
24.179
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0
3.490
4.116
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_7_1_s
12.163
12.422
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s29
14.195
15.294
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14
15.294
15.443
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
15.443
15.606
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
15.606
15.769
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
15.769
15.932
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.751
17.377
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.382
18.008
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1
18.999
19.625
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0
20.430
21.252
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
24.179
=====
SETUP
1.927
18.217
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_7_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5
1.996
3.028
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3
3.849
4.475
f18a_top_inst/inst_f18a/inst_tiles/bml_shift_r_0_s5
6.898
7.720
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.864
9.963
f18a_top_inst/inst_f18a/inst_tiles/din_1_s1
11.280
12.312
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_28_1_s
18.217
=====
SETUP
1.927
18.217
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_7_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5
1.996
3.028
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3
3.849
4.475
f18a_top_inst/inst_f18a/inst_tiles/bml_shift_r_0_s5
6.898
7.720
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.864
9.963
f18a_top_inst/inst_f18a/inst_tiles/din_1_s1
11.280
12.312
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s
18.217
=====
SETUP
2.081
18.063
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_7_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5
1.996
3.028
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3
3.849
4.475
f18a_top_inst/inst_f18a/inst_tiles/bml_shift_r_0_s5
6.898
7.720
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.864
9.963
f18a_top_inst/inst_f18a/inst_tiles/din_1_s1
11.280
12.312
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s
18.063
=====
SETUP
2.248
17.896
20.144
f18a_top_inst/inst_f18a/inst_tiles/layer_sel_r_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/ctba_s_1_s0
5.443
6.265
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s5
9.027
9.652
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s3
10.070
11.169
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s1
12.639
13.738
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s0
13.744
14.776
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s
17.896
=====
SETUP
2.416
17.728
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_7_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5
1.996
3.028
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3
3.849
4.475
f18a_top_inst/inst_f18a/inst_tiles/bml_shift_r_0_s5
6.898
7.720
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.864
9.963
f18a_top_inst/inst_f18a/inst_tiles/din_1_s1
11.280
12.312
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_21_1_s
17.728
=====
SETUP
2.454
17.690
20.144
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6
4.136
5.235
f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s1
6.556
7.378
f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s5
8.695
9.321
f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s2
11.302
12.334
f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s0
13.138
13.764
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s
17.690
=====
SETUP
2.473
17.671
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_7_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5
1.996
3.028
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3
3.849
4.475
f18a_top_inst/inst_f18a/inst_tiles/bml_shift_r_0_s5
6.898
7.720
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.864
9.963
f18a_top_inst/inst_f18a/inst_tiles/din_2_s0
10.970
11.596
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s
17.671
=====
SETUP
2.473
17.671
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_7_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5
1.996
3.028
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3
3.849
4.475
f18a_top_inst/inst_f18a/inst_tiles/bml_shift_r_0_s5
6.898
7.720
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.864
9.963
f18a_top_inst/inst_f18a/inst_tiles/din_2_s0
10.970
11.596
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_28_1_s
17.671
=====
SETUP
2.473
17.671
20.144
f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_7_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s5
1.996
3.028
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3
3.849
4.475
f18a_top_inst/inst_f18a/inst_tiles/bml_shift_r_0_s5
6.898
7.720
f18a_top_inst/inst_f18a/inst_tiles/din_0_s2
8.864
9.963
f18a_top_inst/inst_f18a/inst_tiles/din_2_s0
10.970
11.596
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s
17.671
=====
SETUP
2.540
17.603
20.144
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6
4.136
5.235
f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s1
6.556
7.378
f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s5
8.695
9.321
f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s1
11.292
12.391
f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s0
13.696
14.322
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s
17.603
=====
SETUP
2.583
17.561
20.144
f18a_top_inst/inst_f18a/inst_tiles/layer_sel_r_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/ctba_s_1_s0
5.443
6.265
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s5
9.027
9.652
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s3
10.070
11.169
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s1
12.639
13.738
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s0
13.744
14.776
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_4_s
17.561
=====
SETUP
2.583
17.561
20.144
f18a_top_inst/inst_f18a/inst_tiles/layer_sel_r_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/ctba_s_1_s0
5.443
6.265
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s5
9.027
9.652
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s3
10.070
11.169
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s1
12.639
13.738
f18a_top_inst/inst_f18a/inst_vram/addr_mux_1_s0
13.744
14.776
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_0_s
17.561
=====
SETUP
2.700
17.443
20.144
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6
4.136
5.235
f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s1
6.556
7.378
f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s5
8.695
9.321
f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s1
11.292
12.391
f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s0
13.696
14.322
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_5_s
17.443
=====
HOLD
0.286
0.518
0.232
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s
0.518
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.749
=====
HOLD
0.583
0.783
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.783
=====
HOLD
0.584
0.784
0.200
f18a_top_inst/inst_f18a/inst_tiles/fifo_re_r_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0
0.784
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_sprites/n811_s6
0.520
0.892
f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_3_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_sprites/n553_s7
0.520
0.892
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_3_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_sprites/n551_s7
0.520
0.892
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/n804_s0
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_1_s5
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_0_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_0_s6
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_counters/n432_s2
0.520
0.892
f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n158_s6
0.520
0.892
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n156_s6
0.520
0.892
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_3_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_4_s3
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2261_s2
0.520
0.892
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_4_s3
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_h_cnt_r_0_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_h_cnt_x_0_s4
0.520
0.892
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_h_cnt_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_1_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n164_s0
0.520
0.892
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s3
0.520
0.892
f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_cpu/data_port_mode_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/n656_s5
0.520
0.892
f18a_top_inst/inst_f18a/inst_cpu/data_port_mode_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/reset_cnt_r_2_s2
0.185
0.518
f18a_top_inst/n16_s3
0.520
0.892
f18a_top_inst/reset_cnt_r_2_s2
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/reset_cnt_r_1_s2
0.185
0.518
f18a_top_inst/n15_s2
0.520
0.892
f18a_top_inst/reset_cnt_r_1_s2
0.892
=====
HOLD
0.708
1.436
0.728
gromtick_0_s0
0.728
1.061
n196_s2
1.064
1.436
gromtick_0_s0
1.436
