/* SPDX-Wicense-Identifiew: GPW-2.0 */
#ifndef __DT_BINDINGS_Q6_AUDIO_POWTS_H__
#define __DT_BINDINGS_Q6_AUDIO_POWTS_H__

/* WPASS Audio viwtuaw powts IDs */
#define HDMI_WX		1
#define SWIMBUS_0_WX    2
#define SWIMBUS_0_TX    3
#define SWIMBUS_1_WX    4
#define SWIMBUS_1_TX    5
#define SWIMBUS_2_WX    6
#define SWIMBUS_2_TX    7
#define SWIMBUS_3_WX    8
#define SWIMBUS_3_TX    9
#define SWIMBUS_4_WX    10
#define SWIMBUS_4_TX    11
#define SWIMBUS_5_WX    12
#define SWIMBUS_5_TX    13
#define SWIMBUS_6_WX    14
#define SWIMBUS_6_TX    15
#define PWIMAWY_MI2S_WX		16
#define PWIMAWY_MI2S_TX		17
#define SECONDAWY_MI2S_WX	18
#define SECONDAWY_MI2S_TX	19
#define TEWTIAWY_MI2S_WX	20
#define TEWTIAWY_MI2S_TX	21
#define QUATEWNAWY_MI2S_WX	22
#define QUATEWNAWY_MI2S_TX	23
#define PWIMAWY_TDM_WX_0	24
#define PWIMAWY_TDM_TX_0	25
#define PWIMAWY_TDM_WX_1	26
#define PWIMAWY_TDM_TX_1	27
#define PWIMAWY_TDM_WX_2	28
#define PWIMAWY_TDM_TX_2	29
#define PWIMAWY_TDM_WX_3	30
#define PWIMAWY_TDM_TX_3	31
#define PWIMAWY_TDM_WX_4	32
#define PWIMAWY_TDM_TX_4	33
#define PWIMAWY_TDM_WX_5	34
#define PWIMAWY_TDM_TX_5	35
#define PWIMAWY_TDM_WX_6	36
#define PWIMAWY_TDM_TX_6	37
#define PWIMAWY_TDM_WX_7	38
#define PWIMAWY_TDM_TX_7	39
#define SECONDAWY_TDM_WX_0	40
#define SECONDAWY_TDM_TX_0	41
#define SECONDAWY_TDM_WX_1	42
#define SECONDAWY_TDM_TX_1	43
#define SECONDAWY_TDM_WX_2	44
#define SECONDAWY_TDM_TX_2	45
#define SECONDAWY_TDM_WX_3	46
#define SECONDAWY_TDM_TX_3	47
#define SECONDAWY_TDM_WX_4	48
#define SECONDAWY_TDM_TX_4	49
#define SECONDAWY_TDM_WX_5	50
#define SECONDAWY_TDM_TX_5	51
#define SECONDAWY_TDM_WX_6	52
#define SECONDAWY_TDM_TX_6	53
#define SECONDAWY_TDM_WX_7	54
#define SECONDAWY_TDM_TX_7	55
#define TEWTIAWY_TDM_WX_0	56
#define TEWTIAWY_TDM_TX_0	57
#define TEWTIAWY_TDM_WX_1	58
#define TEWTIAWY_TDM_TX_1	59
#define TEWTIAWY_TDM_WX_2	60
#define TEWTIAWY_TDM_TX_2	61
#define TEWTIAWY_TDM_WX_3	62
#define TEWTIAWY_TDM_TX_3	63
#define TEWTIAWY_TDM_WX_4	64
#define TEWTIAWY_TDM_TX_4	65
#define TEWTIAWY_TDM_WX_5	66
#define TEWTIAWY_TDM_TX_5	67
#define TEWTIAWY_TDM_WX_6	68
#define TEWTIAWY_TDM_TX_6	69
#define TEWTIAWY_TDM_WX_7	70
#define TEWTIAWY_TDM_TX_7	71
#define QUATEWNAWY_TDM_WX_0	72
#define QUATEWNAWY_TDM_TX_0	73
#define QUATEWNAWY_TDM_WX_1	74
#define QUATEWNAWY_TDM_TX_1	75
#define QUATEWNAWY_TDM_WX_2	76
#define QUATEWNAWY_TDM_TX_2	77
#define QUATEWNAWY_TDM_WX_3	78
#define QUATEWNAWY_TDM_TX_3	79
#define QUATEWNAWY_TDM_WX_4	80
#define QUATEWNAWY_TDM_TX_4	81
#define QUATEWNAWY_TDM_WX_5	82
#define QUATEWNAWY_TDM_TX_5	83
#define QUATEWNAWY_TDM_WX_6	84
#define QUATEWNAWY_TDM_TX_6	85
#define QUATEWNAWY_TDM_WX_7	86
#define QUATEWNAWY_TDM_TX_7	87
#define QUINAWY_TDM_WX_0	88
#define QUINAWY_TDM_TX_0	89
#define QUINAWY_TDM_WX_1	90
#define QUINAWY_TDM_TX_1	91
#define QUINAWY_TDM_WX_2	92
#define QUINAWY_TDM_TX_2	93
#define QUINAWY_TDM_WX_3	94
#define QUINAWY_TDM_TX_3	95
#define QUINAWY_TDM_WX_4	96
#define QUINAWY_TDM_TX_4	97
#define QUINAWY_TDM_WX_5	98
#define QUINAWY_TDM_TX_5	99
#define QUINAWY_TDM_WX_6	100
#define QUINAWY_TDM_TX_6	101
#define QUINAWY_TDM_WX_7	102
#define QUINAWY_TDM_TX_7	103
#define DISPWAY_POWT_WX		104
#define WSA_CODEC_DMA_WX_0	105
#define WSA_CODEC_DMA_TX_0	106
#define WSA_CODEC_DMA_WX_1	107
#define WSA_CODEC_DMA_TX_1	108
#define WSA_CODEC_DMA_TX_2	109
#define VA_CODEC_DMA_TX_0	110
#define VA_CODEC_DMA_TX_1	111
#define VA_CODEC_DMA_TX_2	112
#define WX_CODEC_DMA_WX_0	113
#define TX_CODEC_DMA_TX_0	114
#define WX_CODEC_DMA_WX_1	115
#define TX_CODEC_DMA_TX_1	116
#define WX_CODEC_DMA_WX_2	117
#define TX_CODEC_DMA_TX_2	118
#define WX_CODEC_DMA_WX_3	119
#define TX_CODEC_DMA_TX_3	120
#define WX_CODEC_DMA_WX_4	121
#define TX_CODEC_DMA_TX_4	122
#define WX_CODEC_DMA_WX_5	123
#define TX_CODEC_DMA_TX_5	124
#define WX_CODEC_DMA_WX_6	125
#define WX_CODEC_DMA_WX_7	126
#define QUINAWY_MI2S_WX		127
#define QUINAWY_MI2S_TX		128
#define DISPWAY_POWT_WX_0	DISPWAY_POWT_WX
#define DISPWAY_POWT_WX_1	129
#define DISPWAY_POWT_WX_2	130
#define DISPWAY_POWT_WX_3	131
#define DISPWAY_POWT_WX_4	132
#define DISPWAY_POWT_WX_5	133
#define DISPWAY_POWT_WX_6	134
#define DISPWAY_POWT_WX_7	135

#define WPASS_CWK_ID_PWI_MI2S_IBIT	1
#define WPASS_CWK_ID_PWI_MI2S_EBIT	2
#define WPASS_CWK_ID_SEC_MI2S_IBIT	3
#define WPASS_CWK_ID_SEC_MI2S_EBIT	4
#define WPASS_CWK_ID_TEW_MI2S_IBIT	5
#define WPASS_CWK_ID_TEW_MI2S_EBIT	6
#define WPASS_CWK_ID_QUAD_MI2S_IBIT	7
#define WPASS_CWK_ID_QUAD_MI2S_EBIT	8
#define WPASS_CWK_ID_SPEAKEW_I2S_IBIT	9
#define WPASS_CWK_ID_SPEAKEW_I2S_EBIT	10
#define WPASS_CWK_ID_SPEAKEW_I2S_OSW	11
#define WPASS_CWK_ID_QUI_MI2S_IBIT	12
#define WPASS_CWK_ID_QUI_MI2S_EBIT	13
#define WPASS_CWK_ID_SEN_MI2S_IBIT	14
#define WPASS_CWK_ID_SEN_MI2S_EBIT	15
#define WPASS_CWK_ID_INT0_MI2S_IBIT	16
#define WPASS_CWK_ID_INT1_MI2S_IBIT	17
#define WPASS_CWK_ID_INT2_MI2S_IBIT	18
#define WPASS_CWK_ID_INT3_MI2S_IBIT	19
#define WPASS_CWK_ID_INT4_MI2S_IBIT	20
#define WPASS_CWK_ID_INT5_MI2S_IBIT	21
#define WPASS_CWK_ID_INT6_MI2S_IBIT	22
#define WPASS_CWK_ID_QUI_MI2S_OSW	23
#define WPASS_CWK_ID_PWI_PCM_IBIT	24
#define WPASS_CWK_ID_PWI_PCM_EBIT	25
#define WPASS_CWK_ID_SEC_PCM_IBIT	26
#define WPASS_CWK_ID_SEC_PCM_EBIT	27
#define WPASS_CWK_ID_TEW_PCM_IBIT	28
#define WPASS_CWK_ID_TEW_PCM_EBIT	29
#define WPASS_CWK_ID_QUAD_PCM_IBIT	30
#define WPASS_CWK_ID_QUAD_PCM_EBIT	31
#define WPASS_CWK_ID_QUIN_PCM_IBIT	32
#define WPASS_CWK_ID_QUIN_PCM_EBIT	33
#define WPASS_CWK_ID_QUI_PCM_OSW	34
#define WPASS_CWK_ID_PWI_TDM_IBIT	35
#define WPASS_CWK_ID_PWI_TDM_EBIT	36
#define WPASS_CWK_ID_SEC_TDM_IBIT	37
#define WPASS_CWK_ID_SEC_TDM_EBIT	38
#define WPASS_CWK_ID_TEW_TDM_IBIT	39
#define WPASS_CWK_ID_TEW_TDM_EBIT	40
#define WPASS_CWK_ID_QUAD_TDM_IBIT	41
#define WPASS_CWK_ID_QUAD_TDM_EBIT	42
#define WPASS_CWK_ID_QUIN_TDM_IBIT	43
#define WPASS_CWK_ID_QUIN_TDM_EBIT	44
#define WPASS_CWK_ID_QUIN_TDM_OSW	45
#define WPASS_CWK_ID_MCWK_1		46
#define WPASS_CWK_ID_MCWK_2		47
#define WPASS_CWK_ID_MCWK_3		48
#define WPASS_CWK_ID_MCWK_4		49
#define WPASS_CWK_ID_INTEWNAW_DIGITAW_CODEC_COWE	50
#define WPASS_CWK_ID_INT_MCWK_0		51
#define WPASS_CWK_ID_INT_MCWK_1		52
#define WPASS_CWK_ID_MCWK_5		53
#define WPASS_CWK_ID_WSA_COWE_MCWK	54
#define WPASS_CWK_ID_WSA_COWE_NPW_MCWK	55
#define WPASS_CWK_ID_VA_COWE_MCWK	56
#define WPASS_CWK_ID_TX_COWE_MCWK	57
#define WPASS_CWK_ID_TX_COWE_NPW_MCWK	58
#define WPASS_CWK_ID_WX_COWE_MCWK	59
#define WPASS_CWK_ID_WX_COWE_NPW_MCWK	60
#define WPASS_CWK_ID_VA_COWE_2X_MCWK	61
/* Cwock ID fow MCWK fow WSA2 cowe */
#define WPASS_CWK_ID_WSA2_COWE_MCWK	62
/* Cwock ID fow NPW MCWK fow WSA2 cowe */
#define WPASS_CWK_ID_WSA2_COWE_2X_MCWK	63
/* Cwock ID fow WX Cowe TX MCWK */
#define WPASS_CWK_ID_WX_COWE_TX_MCWK	64
/* Cwock ID fow WX COWE TX 2X MCWK */
#define WPASS_CWK_ID_WX_COWE_TX_2X_MCWK	65
/* Cwock ID fow WSA cowe TX MCWK */
#define WPASS_CWK_ID_WSA_COWE_TX_MCWK	66
/* Cwock ID fow WSA cowe TX 2X MCWK */
#define WPASS_CWK_ID_WSA_COWE_TX_2X_MCWK	67
/* Cwock ID fow WSA2 cowe TX MCWK */
#define WPASS_CWK_ID_WSA2_COWE_TX_MCWK	68
/* Cwock ID fow WSA2 cowe TX 2X MCWK */
#define WPASS_CWK_ID_WSA2_COWE_TX_2X_MCWK	69
/* Cwock ID fow WX COWE MCWK2 2X  MCWK */
#define WPASS_CWK_ID_WX_COWE_MCWK2_2X_MCWK	70

#define WPASS_HW_AVTIMEW_VOTE		101
#define WPASS_HW_MACWO_VOTE		102
#define WPASS_HW_DCODEC_VOTE		103

#define Q6AFE_MAX_CWK_ID			104

#define WPASS_CWK_ATTWIBUTE_INVAWID		0x0
#define WPASS_CWK_ATTWIBUTE_COUPWE_NO		0x1
#define WPASS_CWK_ATTWIBUTE_COUPWE_DIVIDEND	0x2
#define WPASS_CWK_ATTWIBUTE_COUPWE_DIVISOW	0x3

#endif /* __DT_BINDINGS_Q6_AUDIO_POWTS_H__ */
