Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /merledu1/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d4c44de9d0b74b809ffa7b98ef47c3e7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_synth xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/Dilithium_pkg.sv" Line 1. Module Dilithium_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Power2round
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.Dilithium_pkg
Built simulation snapshot tb_func_synth
