ARM GAS  C:\Users\upo\AppData\Local\Temp\cciL9EsR.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/adc.c"
  18              		.section	.text.MX_ADC1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_ADC1_Init
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	MX_ADC1_Init:
  26              	.LFB426:
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** 
  29:Core/Src/adc.c **** /* ADC1 init function */
  30:Core/Src/adc.c **** void MX_ADC1_Init(void)
  31:Core/Src/adc.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  C:\Users\upo\AppData\Local\Temp\cciL9EsR.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  32:Core/Src/adc.c **** 
  33:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  34:Core/Src/adc.c **** 
  35:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  36:Core/Src/adc.c **** 
  37:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  39              		.loc 1 37 3 view .LVU1
  40              		.loc 1 37 26 is_stmt 0 view .LVU2
  41 0004 0C22     		movs	r2, #12
  42 0006 0021     		movs	r1, #0
  43 0008 01A8     		add	r0, sp, #4
  44 000a FFF7FEFF 		bl	memset
  45              	.LVL0:
  38:Core/Src/adc.c **** 
  39:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  40:Core/Src/adc.c **** 
  41:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  42:Core/Src/adc.c **** 
  43:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  44:Core/Src/adc.c ****   */
  45:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  46              		.loc 1 45 3 is_stmt 1 view .LVU3
  47              		.loc 1 45 18 is_stmt 0 view .LVU4
  48 000e 1D48     		ldr	r0, .L6
  49 0010 1D4B     		ldr	r3, .L6+4
  50 0012 0360     		str	r3, [r0]
  46:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  51              		.loc 1 46 3 is_stmt 1 view .LVU5
  52              		.loc 1 46 29 is_stmt 0 view .LVU6
  53 0014 C023     		movs	r3, #192
  54 0016 1B06     		lsls	r3, r3, #24
  55 0018 4360     		str	r3, [r0, #4]
  47:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  56              		.loc 1 47 3 is_stmt 1 view .LVU7
  57              		.loc 1 47 25 is_stmt 0 view .LVU8
  58 001a 0023     		movs	r3, #0
  59 001c 8360     		str	r3, [r0, #8]
  48:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  60              		.loc 1 48 3 is_stmt 1 view .LVU9
  61              		.loc 1 48 24 is_stmt 0 view .LVU10
  62 001e C360     		str	r3, [r0, #12]
  49:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  63              		.loc 1 49 3 is_stmt 1 view .LVU11
  64              		.loc 1 49 27 is_stmt 0 view .LVU12
  65 0020 0361     		str	r3, [r0, #16]
  50:Core/Src/adc.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
ARM GAS  C:\Users\upo\AppData\Local\Temp\cciL9EsR.s 			page 3


  66              		.loc 1 50 3 is_stmt 1 view .LVU13
  67              		.loc 1 50 27 is_stmt 0 view .LVU14
  68 0022 0421     		movs	r1, #4
  69 0024 4161     		str	r1, [r0, #20]
  51:Core/Src/adc.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
  70              		.loc 1 51 3 is_stmt 1 view .LVU15
  71              		.loc 1 51 31 is_stmt 0 view .LVU16
  72 0026 0376     		strb	r3, [r0, #24]
  52:Core/Src/adc.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
  73              		.loc 1 52 3 is_stmt 1 view .LVU17
  74              		.loc 1 52 35 is_stmt 0 view .LVU18
  75 0028 4376     		strb	r3, [r0, #25]
  53:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  76              		.loc 1 53 3 is_stmt 1 view .LVU19
  77              		.loc 1 53 33 is_stmt 0 view .LVU20
  78 002a 8376     		strb	r3, [r0, #26]
  54:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
  79              		.loc 1 54 3 is_stmt 1 view .LVU21
  80              		.loc 1 54 30 is_stmt 0 view .LVU22
  81 002c 0122     		movs	r2, #1
  82 002e C261     		str	r2, [r0, #28]
  55:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  83              		.loc 1 55 3 is_stmt 1 view .LVU23
  84              		.loc 1 55 36 is_stmt 0 view .LVU24
  85 0030 2024     		movs	r4, #32
  86 0032 0355     		strb	r3, [r0, r4]
  56:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  87              		.loc 1 56 3 is_stmt 1 view .LVU25
  88              		.loc 1 56 31 is_stmt 0 view .LVU26
  89 0034 4362     		str	r3, [r0, #36]
  57:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  90              		.loc 1 57 3 is_stmt 1 view .LVU27
  91              		.loc 1 57 35 is_stmt 0 view .LVU28
  92 0036 8362     		str	r3, [r0, #40]
  58:Core/Src/adc.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
  93              		.loc 1 58 3 is_stmt 1 view .LVU29
  94              		.loc 1 58 36 is_stmt 0 view .LVU30
  95 0038 0C34     		adds	r4, r4, #12
  96 003a 0355     		strb	r3, [r0, r4]
  59:Core/Src/adc.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  97              		.loc 1 59 3 is_stmt 1 view .LVU31
  98              		.loc 1 59 22 is_stmt 0 view .LVU32
  99 003c 0363     		str	r3, [r0, #48]
  60:Core/Src/adc.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
 100              		.loc 1 60 3 is_stmt 1 view .LVU33
 101              		.loc 1 60 34 is_stmt 0 view .LVU34
 102 003e 4163     		str	r1, [r0, #52]
  61:Core/Src/adc.c ****   hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 103              		.loc 1 61 3 is_stmt 1 view .LVU35
 104              		.loc 1 61 34 is_stmt 0 view .LVU36
 105 0040 0231     		adds	r1, r1, #2
 106 0042 8163     		str	r1, [r0, #56]
  62:Core/Src/adc.c ****   hadc1.Init.OversamplingMode = ENABLE;
 107              		.loc 1 62 3 is_stmt 1 view .LVU37
 108              		.loc 1 62 31 is_stmt 0 view .LVU38
 109 0044 3631     		adds	r1, r1, #54
 110 0046 4254     		strb	r2, [r0, r1]
ARM GAS  C:\Users\upo\AppData\Local\Temp\cciL9EsR.s 			page 4


  63:Core/Src/adc.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 111              		.loc 1 63 3 is_stmt 1 view .LVU39
 112              		.loc 1 63 33 is_stmt 0 view .LVU40
 113 0048 0732     		adds	r2, r2, #7
 114 004a 0264     		str	r2, [r0, #64]
  64:Core/Src/adc.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 115              		.loc 1 64 3 is_stmt 1 view .LVU41
 116              		.loc 1 64 41 is_stmt 0 view .LVU42
 117 004c 5832     		adds	r2, r2, #88
 118 004e 4264     		str	r2, [r0, #68]
  65:Core/Src/adc.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 119              		.loc 1 65 3 is_stmt 1 view .LVU43
 120              		.loc 1 65 41 is_stmt 0 view .LVU44
 121 0050 8364     		str	r3, [r0, #72]
  66:Core/Src/adc.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 122              		.loc 1 66 3 is_stmt 1 view .LVU45
 123              		.loc 1 66 35 is_stmt 0 view .LVU46
 124 0052 C364     		str	r3, [r0, #76]
  67:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 125              		.loc 1 67 3 is_stmt 1 view .LVU47
 126              		.loc 1 67 7 is_stmt 0 view .LVU48
 127 0054 FFF7FEFF 		bl	HAL_ADC_Init
 128              	.LVL1:
 129              		.loc 1 67 6 view .LVU49
 130 0058 0028     		cmp	r0, #0
 131 005a 0CD1     		bne	.L4
 132              	.L2:
  68:Core/Src/adc.c ****   {
  69:Core/Src/adc.c ****     Error_Handler();
  70:Core/Src/adc.c ****   }
  71:Core/Src/adc.c **** 
  72:Core/Src/adc.c ****   /** Configure Regular Channel
  73:Core/Src/adc.c ****   */
  74:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_VBAT;
 133              		.loc 1 74 3 is_stmt 1 view .LVU50
 134              		.loc 1 74 19 is_stmt 0 view .LVU51
 135 005c 0B4B     		ldr	r3, .L6+8
 136 005e 0193     		str	r3, [sp, #4]
  75:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 137              		.loc 1 75 3 is_stmt 1 view .LVU52
 138              		.loc 1 75 16 is_stmt 0 view .LVU53
 139 0060 0023     		movs	r3, #0
 140 0062 0293     		str	r3, [sp, #8]
  76:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 141              		.loc 1 76 3 is_stmt 1 view .LVU54
 142              		.loc 1 76 24 is_stmt 0 view .LVU55
 143 0064 0393     		str	r3, [sp, #12]
  77:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 144              		.loc 1 77 3 is_stmt 1 view .LVU56
 145              		.loc 1 77 7 is_stmt 0 view .LVU57
 146 0066 0748     		ldr	r0, .L6
 147 0068 01A9     		add	r1, sp, #4
 148 006a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 149              	.LVL2:
 150              		.loc 1 77 6 view .LVU58
 151 006e 0028     		cmp	r0, #0
 152 0070 04D1     		bne	.L5
ARM GAS  C:\Users\upo\AppData\Local\Temp\cciL9EsR.s 			page 5


 153              	.L1:
  78:Core/Src/adc.c ****   {
  79:Core/Src/adc.c ****     Error_Handler();
  80:Core/Src/adc.c ****   }
  81:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
  82:Core/Src/adc.c **** 
  83:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
  84:Core/Src/adc.c **** 
  85:Core/Src/adc.c **** }
 154              		.loc 1 85 1 view .LVU59
 155 0072 04B0     		add	sp, sp, #16
 156              		@ sp needed
 157 0074 10BD     		pop	{r4, pc}
 158              	.L4:
  69:Core/Src/adc.c ****   }
 159              		.loc 1 69 5 is_stmt 1 view .LVU60
 160 0076 FFF7FEFF 		bl	Error_Handler
 161              	.LVL3:
 162 007a EFE7     		b	.L2
 163              	.L5:
  79:Core/Src/adc.c ****   }
 164              		.loc 1 79 5 view .LVU61
 165 007c FFF7FEFF 		bl	Error_Handler
 166              	.LVL4:
 167              		.loc 1 85 1 is_stmt 0 view .LVU62
 168 0080 F7E7     		b	.L1
 169              	.L7:
 170 0082 C046     		.align	2
 171              	.L6:
 172 0084 00000000 		.word	hadc1
 173 0088 00240140 		.word	1073816576
 174 008c 002000B4 		.word	-1275060224
 175              		.cfi_endproc
 176              	.LFE426:
 178              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 179              		.align	1
 180              		.global	HAL_ADC_MspInit
 181              		.syntax unified
 182              		.code	16
 183              		.thumb_func
 185              	HAL_ADC_MspInit:
 186              	.LVL5:
 187              	.LFB427:
  86:Core/Src/adc.c **** 
  87:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
  88:Core/Src/adc.c **** {
 188              		.loc 1 88 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 72
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              		.loc 1 88 1 is_stmt 0 view .LVU64
 193 0000 10B5     		push	{r4, lr}
 194              	.LCFI2:
 195              		.cfi_def_cfa_offset 8
 196              		.cfi_offset 4, -8
 197              		.cfi_offset 14, -4
 198 0002 92B0     		sub	sp, sp, #72
ARM GAS  C:\Users\upo\AppData\Local\Temp\cciL9EsR.s 			page 6


 199              	.LCFI3:
 200              		.cfi_def_cfa_offset 80
 201 0004 0400     		movs	r4, r0
  89:Core/Src/adc.c **** 
  90:Core/Src/adc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 202              		.loc 1 90 3 is_stmt 1 view .LVU65
 203              		.loc 1 90 28 is_stmt 0 view .LVU66
 204 0006 4422     		movs	r2, #68
 205 0008 0021     		movs	r1, #0
 206 000a 01A8     		add	r0, sp, #4
 207              	.LVL6:
 208              		.loc 1 90 28 view .LVU67
 209 000c FFF7FEFF 		bl	memset
 210              	.LVL7:
  91:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 211              		.loc 1 91 3 is_stmt 1 view .LVU68
 212              		.loc 1 91 15 is_stmt 0 view .LVU69
 213 0010 2268     		ldr	r2, [r4]
 214              		.loc 1 91 5 view .LVU70
 215 0012 0D4B     		ldr	r3, .L13
 216 0014 9A42     		cmp	r2, r3
 217 0016 01D0     		beq	.L11
 218              	.L8:
  92:Core/Src/adc.c ****   {
  93:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/adc.c **** 
  95:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/adc.c **** 
  97:Core/Src/adc.c ****   /** Initializes the peripherals clocks
  98:Core/Src/adc.c ****   */
  99:Core/Src/adc.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 100:Core/Src/adc.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 101:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 102:Core/Src/adc.c ****     {
 103:Core/Src/adc.c ****       Error_Handler();
 104:Core/Src/adc.c ****     }
 105:Core/Src/adc.c **** 
 106:Core/Src/adc.c ****     /* ADC1 clock enable */
 107:Core/Src/adc.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 108:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 109:Core/Src/adc.c **** 
 110:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 111:Core/Src/adc.c ****   }
 112:Core/Src/adc.c **** }
 219              		.loc 1 112 1 view .LVU71
 220 0018 12B0     		add	sp, sp, #72
 221              		@ sp needed
 222              	.LVL8:
 223              		.loc 1 112 1 view .LVU72
 224 001a 10BD     		pop	{r4, pc}
 225              	.LVL9:
 226              	.L11:
  99:Core/Src/adc.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 227              		.loc 1 99 5 is_stmt 1 view .LVU73
  99:Core/Src/adc.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 228              		.loc 1 99 40 is_stmt 0 view .LVU74
 229 001c 8023     		movs	r3, #128
ARM GAS  C:\Users\upo\AppData\Local\Temp\cciL9EsR.s 			page 7


 230 001e DB01     		lsls	r3, r3, #7
 231 0020 0193     		str	r3, [sp, #4]
 100:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 232              		.loc 1 100 5 is_stmt 1 view .LVU75
 101:Core/Src/adc.c ****     {
 233              		.loc 1 101 5 view .LVU76
 101:Core/Src/adc.c ****     {
 234              		.loc 1 101 9 is_stmt 0 view .LVU77
 235 0022 01A8     		add	r0, sp, #4
 236 0024 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 237              	.LVL10:
 101:Core/Src/adc.c ****     {
 238              		.loc 1 101 8 view .LVU78
 239 0028 0028     		cmp	r0, #0
 240 002a 0AD1     		bne	.L12
 241              	.L10:
 107:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 242              		.loc 1 107 5 is_stmt 1 view .LVU79
 243              	.LBB2:
 107:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 244              		.loc 1 107 5 view .LVU80
 107:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 245              		.loc 1 107 5 view .LVU81
 246 002c 074B     		ldr	r3, .L13+4
 247 002e 1A6E     		ldr	r2, [r3, #96]
 248 0030 8021     		movs	r1, #128
 249 0032 4903     		lsls	r1, r1, #13
 250 0034 0A43     		orrs	r2, r1
 251 0036 1A66     		str	r2, [r3, #96]
 107:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 252              		.loc 1 107 5 view .LVU82
 253 0038 1B6E     		ldr	r3, [r3, #96]
 254 003a 0B40     		ands	r3, r1
 255 003c 0093     		str	r3, [sp]
 107:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 256              		.loc 1 107 5 view .LVU83
 257 003e 009B     		ldr	r3, [sp]
 258              	.LBE2:
 107:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 259              		.loc 1 107 5 view .LVU84
 260              		.loc 1 112 1 is_stmt 0 view .LVU85
 261 0040 EAE7     		b	.L8
 262              	.L12:
 103:Core/Src/adc.c ****     }
 263              		.loc 1 103 7 is_stmt 1 view .LVU86
 264 0042 FFF7FEFF 		bl	Error_Handler
 265              	.LVL11:
 266 0046 F1E7     		b	.L10
 267              	.L14:
 268              		.align	2
 269              	.L13:
 270 0048 00240140 		.word	1073816576
 271 004c 00100240 		.word	1073876992
 272              		.cfi_endproc
 273              	.LFE427:
 275              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 276              		.align	1
ARM GAS  C:\Users\upo\AppData\Local\Temp\cciL9EsR.s 			page 8


 277              		.global	HAL_ADC_MspDeInit
 278              		.syntax unified
 279              		.code	16
 280              		.thumb_func
 282              	HAL_ADC_MspDeInit:
 283              	.LVL12:
 284              	.LFB428:
 113:Core/Src/adc.c **** 
 114:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 115:Core/Src/adc.c **** {
 285              		.loc 1 115 1 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		@ link register save eliminated.
 116:Core/Src/adc.c **** 
 117:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 290              		.loc 1 117 3 view .LVU88
 291              		.loc 1 117 15 is_stmt 0 view .LVU89
 292 0000 0268     		ldr	r2, [r0]
 293              		.loc 1 117 5 view .LVU90
 294 0002 054B     		ldr	r3, .L18
 295 0004 9A42     		cmp	r2, r3
 296 0006 00D0     		beq	.L17
 297              	.L15:
 118:Core/Src/adc.c ****   {
 119:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 120:Core/Src/adc.c **** 
 121:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 122:Core/Src/adc.c ****     /* Peripheral clock disable */
 123:Core/Src/adc.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 124:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 125:Core/Src/adc.c **** 
 126:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 127:Core/Src/adc.c ****   }
 128:Core/Src/adc.c **** }
 298              		.loc 1 128 1 view .LVU91
 299              		@ sp needed
 300 0008 7047     		bx	lr
 301              	.L17:
 123:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 302              		.loc 1 123 5 is_stmt 1 view .LVU92
 303 000a 044A     		ldr	r2, .L18+4
 304 000c 136E     		ldr	r3, [r2, #96]
 305 000e 0449     		ldr	r1, .L18+8
 306 0010 0B40     		ands	r3, r1
 307 0012 1366     		str	r3, [r2, #96]
 308              		.loc 1 128 1 is_stmt 0 view .LVU93
 309 0014 F8E7     		b	.L15
 310              	.L19:
 311 0016 C046     		.align	2
 312              	.L18:
 313 0018 00240140 		.word	1073816576
 314 001c 00100240 		.word	1073876992
 315 0020 FFFFEFFF 		.word	-1048577
 316              		.cfi_endproc
 317              	.LFE428:
ARM GAS  C:\Users\upo\AppData\Local\Temp\cciL9EsR.s 			page 9


 319              		.global	hadc1
 320              		.section	.bss.hadc1,"aw",%nobits
 321              		.align	2
 324              	hadc1:
 325 0000 00000000 		.space	100
 325      00000000 
 325      00000000 
 325      00000000 
 325      00000000 
 326              		.text
 327              	.Letext0:
 328              		.file 2 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 329              		.file 3 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 330              		.file 4 "Drivers/CMSIS/Device/ST/STM32U0xx/Include/stm32u073xx.h"
 331              		.file 5 "Drivers/CMSIS/Device/ST/STM32U0xx/Include/stm32u0xx.h"
 332              		.file 6 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_def.h"
 333              		.file 7 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_rcc_ex.h"
 334              		.file 8 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_dma.h"
 335              		.file 9 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_adc.h"
 336              		.file 10 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_dma.h"
 337              		.file 11 "Core\\Inc/adc.h"
 338              		.file 12 "Core\\Inc/main.h"
 339              		.file 13 "<built-in>"
ARM GAS  C:\Users\upo\AppData\Local\Temp\cciL9EsR.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 adc.c
C:\Users\upo\AppData\Local\Temp\cciL9EsR.s:19     .text.MX_ADC1_Init:00000000 $t
C:\Users\upo\AppData\Local\Temp\cciL9EsR.s:25     .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\upo\AppData\Local\Temp\cciL9EsR.s:172    .text.MX_ADC1_Init:00000084 $d
C:\Users\upo\AppData\Local\Temp\cciL9EsR.s:324    .bss.hadc1:00000000 hadc1
C:\Users\upo\AppData\Local\Temp\cciL9EsR.s:179    .text.HAL_ADC_MspInit:00000000 $t
C:\Users\upo\AppData\Local\Temp\cciL9EsR.s:185    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\upo\AppData\Local\Temp\cciL9EsR.s:270    .text.HAL_ADC_MspInit:00000048 $d
C:\Users\upo\AppData\Local\Temp\cciL9EsR.s:276    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\upo\AppData\Local\Temp\cciL9EsR.s:282    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\upo\AppData\Local\Temp\cciL9EsR.s:313    .text.HAL_ADC_MspDeInit:00000018 $d
C:\Users\upo\AppData\Local\Temp\cciL9EsR.s:321    .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
HAL_RCCEx_PeriphCLKConfig
