 2
行政院國家科學委員會專題研究計畫成果報告 
計畫名稱：結合市電及再生能源供電之配電變壓器故障偵測系統 
(A Grid-Connection Power Supply Integrating Renewable Energy for Distribution Transformer 
Fault-Detection System) 
計畫編號：NSC 99-2221-E-327-049- 
執行期限：99 年 8 月 1 日至 100 年 7 月 31 日 
主持人：沈志隆  副教授 國立高雄第一科技大學電子工程系 
共同主持人：吳毓恩  副教授 國立高雄第一科技大學電子工程系 
計畫參與人員：鐘乙智、呂欣倫、王國驊 
一、摘要 
本計畫「結合市電及再生能源供電之配
電變壓器故障偵測系統」，旨在研製一密封
型配電變壓器故障偵測及其電力供應系統。
所提系統能有效地檢測出故障的變壓器，縮
短電力搶修時間，迅速恢復供電。在檢測電
路的電源供給上，由市電與太陽光電能同時
供電，並可將多餘電力提供高亮度 LED 
(Light Emitting Diode, LED)照明使用，或儲
存於蓄電池中。因此，計畫中，提出嵌入返
馳式之修正型 SEPIC 電力轉換器(Modified 
SEPIC Embedded Boost Converter, MSEBC)。
在 MSEBC 系統中，融入柔性切換機制，藉
以提升電能轉換效率。此外，全系統進行數
位化，減少離散元件數量，縮減體積，提升
系統可靠度。 
計畫全程期間原規畫為二年，將分年完
成上述工作。第一年著重在配電系統的故障
電流計算與分析，設計故障偵測電路，藉由
故障接地電流來判讀變壓器的故障。第二年，
完成 MSEFC 系統，藉由主動功率開關元件
的切換，控制市電、太陽光電能、蓄電池的
電力流向，除供電給故障偵測電路與 LED
負載外，並兼具功因修正的功能。由於，計
畫僅被核准一年，因此，將二年的工作規畫，
結合並縮短為一年。 
藉由本計畫的執行，可以建立配電變壓
器故障診斷的關鍵技術，整合電力系統、電
力電子應用、與微處理控制等領域，提升應
用技術層次，促進相關產品的開發。 
關鍵詞: 配電變壓器、故障偵測、電源供應
器、發光二極體 
Abstract 
The primary objective of this research is 
to design and implement a fault detection 
system for close-type distribution transformer 
and its power supply. The detection system can 
diagnose transformer fault effectively so as to 
find out a breakdown transformer and shorten 
the period of power failure. In the power supply 
system, a modified SEPIC embedded flyback 
converter (MSEFC) with soft-switching feature 
is proposed, which can process PV power, 
correct power factor, charge battery, drive light 
emitting diode (LED), supply power for the 
detection circuit and achieve high conversion 
efficiency.The controller of the overall system 
will be further implemented in a single chip to 
reduce the number of discrete components, 
lower the hardware volume, and improve 
reliability. 
The project will last for one year, and the 
aforementioned tasks will b finished,which 
includes：1) Fault current of distribution system 
is analyzed theoretically as well as a related 
fault detection system is designed, proposed, 
implemented, and tested. 2) The MSEBC and 
the novel MPPT are developed and 
 4
發生系統故障時，內部保護裝置將依故障類
型，啟動保護機制[1]、[2]。然而，密封型桿
上變壓器發生本體故障時，卻不易由外部判
斷，經常造成搶修維護人員需花費相當多的
時間找尋事故點。因此，本計畫，即針對此
問題進行研究，提出解決方針，設計故障偵
測電路，有效的偵測出故障的變壓器，便於
故障之排除，迅速恢復供電。此外，為解決
變壓器偵測電路的電源供給問題，計畫中結
合太陽光電能、市電與發光二極體 (Light 
Emitting Diode, LED)照明系統，研製電力轉
換器，並進一步的將系統數位化。 
 
圖 2 密封型桿上變壓器接線圖 
2.目的 
本計畫「結合市電及再生能源供電之配
電變壓器故障偵測系統」，計畫全程原本為
二年。計畫之主軸為：1. 密封型桿上變壓器
故障偵測系統研製； 2.結合太陽光電能與
LED 照明之電力轉換器研製；3. 融入單晶片
微處理控制暨系統整合。圖 3 是計畫之各年
度的目標與總目標，設訂各年度之計畫目標，
依序如下，第一年：配電系統的故障電流計
算與分析，設計偵測故障接地電流的電路，
執行桿上變壓器之故障檢測，並以一實例來
探討、模擬、測試、驗證。第二年：提出一
新型的電力轉換器，該轉換器可同時處理市
電及太陽光電能，供應故障偵測電路所需之
電力，此外，多餘電力提供 LED 照明使用，
或儲存於蓄電池中。藉由二年期的計畫執行，
達到「結合電力系統分析、電力電子應用、
微處理控制等相關技術，完成密封型變壓器
之故障偵測與新型電力轉換器之研製，系統
數位化，並實施安裝與測試」之總目標。 
由於計畫僅核准一年，因此將第二年的
部分功能修正，併入第一年執行。 
   圖 3 各年度之計畫目標與總目標 
3.重要性 
在電力系統中，配電系統是電力網中分
布區域最廣且最複雜的系統，配電系統因任
何事故所引起的停電，均直接影響用戶之用
電權利。造成停電事故的因素相當多，包含：
高低壓線路斷線、線路開關熔絲熔斷、不平
衡電流引起的饋線跳脫、避雷器故障、電容
器故障、桿上裝置物絕緣不良、用戶內線不
良、變壓器故障等等，項目多樣且包羅萬象。
其中，變壓器故障為搶修工作人員最不想遇
見，因除了吊換變壓器需使用特種工程車輛
（吊臂車、昇空車）及動用較多的工作人員
外，尋找發生事故之變壓器亦需耗費相當長
 6
原先第二年之計畫內容，併入一年內得以完
工之事項，修正之系統方塊圖，示於圖 5。 
 
圖 5 本計畫修正之系統方塊圖 
    以電力流而言，本計畫之系統主要可區
分為 2 種模式： 
Mode I：密封型桿上變壓器無異常，市電供     
        電於高亮度 LED，並對 Battery 作蓄 
        能動作，如圖 6。 
Mode II：密封型桿上變壓器異常，市電無法 
         供電，由 Battery 對高亮度 LED 供   
         給電力，如圖 7。 
 
圖 6 密封型桿上變壓器無異常，市電供電。 
 
圖 7 密封型桿上變壓器異常，Battery 供電。 
    本計畫之系統，主要涵蓋 6 大主功能：
(1)密封型桿上變壓器故障偵測， (2)防災電
源之蓄能，(3)防災電源之電力轉換及應用，
(4)主動式 PFC， (5)高亮度 LED 驅動，
(6)Burst-mode 型式之高亮度 LED 均流調
光。 
    而系統的控制核心，為一顆微處理器
「DSPIC30F4011」，利用此微處理器，建構
數位控制器，達成上述之 6 大功能。 
    主功能 1，密封型桿上變壓器故障偵測
部分，是利用微處理器及密封型桿上變壓器
故障偵測電路，並配合偵測故障接地電流的
方式，偵測密封型變壓器是否故障。 
    主功能 2~5，電力級部分，為了解決密
封型桿上變壓器故障偵測電路的電源供給及
LED 照明系統的供電問題，因此，結合兩電
力級，提出一種新型電力轉換器之架構，嵌
入升壓式之修正型 SEPIC 電力轉換器
(Modified SEPIC Embedded Boost Converter, 
MSEBC)，此架構為本系統的創新架構，因
此，本結案報告接著將著重於此架構作詳細
分析。 
    主功能 6，Burst-mode 部分，是由電流
偵測電阻及電流控制開關組成，並配合微處
理器，控制電流控制開關，協調其導通與截
止時間，達到均流調光。 
 8
    本計畫所提出之 MSEBC，當密封型桿上
變壓器無異常時，可等效為一種 SEPIC PFC
電力轉換器，此時，具有高功率因素、高電
力轉換效率、低輸入諧波等優點，其等效之
SEPIC PFC 電力轉換器，示於圖 14。 
 
圖 14 SEPIC PFC 電力轉換器 
    其中，SEPIC PFC 電力轉換器，主要之
儲能原件，L1、L2、C1、C2，係利用冷次定
律、庫倫定律及伏秒平衡定理設計之，如下： 
依冷次定律可求得 L1、L2： 
VLሺtሻ=L diLሺtሻdt                             (1) 
L1=L2=
ηS·DutyS·VIN2
α·fsw(S)·PLED Array          (2) 
依伏秒平衡定理可求得 DutyS： 
VL(charge)-VL(discharge)=0        (3) 
DutyS=
VLED Array+VD5
VS(average)+VLED Array+VD5
     (4) 
依庫倫定律可求得 C1、C2： 
Qሺtሻ=C·VCሺtሻ                   (5) 
C1=
DutyS·ILED Array
β·fsw(S)·VS(average)             (6) 
C2=
DutyS
γ·fsw·PLED Array             (7) 
其中，α、β、γ為漣波率。 
    本計畫所提出之 MSEBC，當密封型桿上
變壓器異常時，可等效為一種 Boost 電力轉
換器，此時，具有高電力轉換效率、穩定輸
出電力等優點，等效之 Boost 電力轉換器，
示於圖 15。 
 
圖 15 Boost 電力轉換器 
    其中，Boost 電力轉換器，主要之儲能原
件，L3、C2，同 SEPIC PFC，係利用冷次定
律、庫倫定律及伏秒平衡定理設計之，如下： 
依方程式(1)可求得 L3： 
L3=
DutyB·PLED Array
ηB·fsw(B)
               (8) 
依方程式(3)可求得 DutyB： 
DutyB=
VLED Array+VD6-VBattery
VLED Array+VD6
    (9) 
依方程式(5)可求得 C2： 
C2=
DutyB
γ·fsw(B)·PLED Array           (10) 
 
 
 10
 
(50V/div，10μS/div) 
圖 22 實測：防災電源蓄能之波形 
 
(10V/div，100mA/div，50mS/div) 
圖 23 PSIM：防災電源輸入下之輸出波形 
 
(50V/div，500mA/div，10mS/div) 
圖 24 實測：防災電源輸入下之輸出波形 
 
(20V/div，50V/div，500mA/div，1mS/div) 
圖 25 實測：Burst-mode 調光至 75%之波形 
 
(20V/div，50V/div，500mA/div，1mS/div) 
圖 26 實測：Burst-mode 調光至 50%之波形 
    密封型桿上變壓器無異常時，市電端寬
範圍輸入下，PF、THD、PIN、PO、η等參數
資訊，示於表 2。 
表 2 市電端寬範圍輸入下之參數資訊 
Vrms PIN(W) PO(W) η(%) PF THD(%)
85 19.4 18.6 95.87 0.999 3.35 
110 19.3 18.5 95.85 0.997 4.43 
135 19.2 18.3 95.31 0.994 6.12 
175 19.3 18.1 93.78 0.981 8.23 
220 19.8 18.1 91.41 0.954 11.25 
265 20.5 18.2 88.78 0.920 17.44 
    密封型桿上變壓器異常時，防災電源輸
入下，PIN、PO、η等參數資訊，示於表 3。 
表 3 防災電源輸入下之參數資訊 
VBattery PIN(W) PO(w) η(%) 
18 20.2 18.3 90.19 
20 19.3 18.5 95.75 
23 19.9 18.2 91.01 
由上述成果可得知，本系統架構 MSEBC，
可行性高，已確實達成計畫之功能，且 PF
大於 0.9 及效率大於 88%，皆達至預期目標，
其雛型成品示於圖 27。 
 
 
 
 12
2008, pp. 2053-2060. 
[19] H.H.C. Iu and C.K. Tse, “A Study of Synchronization in Chaotic 
Autonomous Cuk DC/DC Converters,” IEEE Transactions on Circuits and 
Systems I: Fundamental Theory and Applications, vol. 47, June. 2000, pp. 
913-918. 
[20] Suyong Chae, Byungchul Hyun, P. Agarwal, Woosup Kim and Bohyung 
Cho, “Digital Predictive Feed-Forward Controller for a DC–DC Converter in 
Plasma Display Panel,” IEEE Transactions on Power Electronics, vol. 
23, March. 2008, pp. 627-634. 
[21] M. Zhu and F.L. Luo, “Series SEPIC Implementing Voltage-lift Technique 
for DC-DC Power Conversion,” Power Electronics, IET ,vol. 1, Mar. 2008, 
pp. 109-121. 
[22] E.H. Ismail, “Bridgeless SEPIC Rectifier With Unity Power Factor and 
Reduced Conduction Losses,” IEEE Transactions on Industrial Electronics, 
vol. PP, 2003 ,pp.1-1. 
[23] Hadi Y. Kanaan; Kamal Al-Haddad, “A Comparative Analysis of Nonlinear 
Current Control Schemes Applied to A SEPIC Power Factor Corrector,” 
Proceedings of the Industrial Electronics Society, 2005., 31st Annual 
Conference of IEEE, 6-6 Nov. 2005, pp. 6. , 
[24] B.-R. Lin, J.-J. Chen, J.-F. Wan, “Active Clamp Sepic Converter with Power 
Factor Correction,” Proceedings of the Industrial Electronics Society, 2007., 
33rd Annual Conference of the IEEE, 5-8 Nov. 2007, pp. 1989-1994. 
[25] T.-F. Wu and S.-A. Liang, “A Systematic Approach to Developing 
Single-stage Soft Switching PWM Converters,” IEEE Transactions on 
Power Electronics, vol 16, Sept. 2001, pp.581-593. 
[26] T.-F. Wu, S.-A. Liang and Y.-K. Chen, “A Structural Approach to 
Synthesizing Soft Switching PWM Converters,” IEEE Transactions on 
Power Electronics, vol 18, Jan. 2003, pp.38-43.  
[27] G.H. Tan, J.Z. Wang and Y.C. Ji, “Soft-switching Flyback Inverter with 
Enhanced Power Decoupling for Photovoltaic Applications,” Electric Power 
Applications, IET, vol. 1, March. 2007, pp. 264-274. 
[28] C.-M. Wang; “A Novel Soft-Switching Single-Phase AC–DC–AC Converter 
Using New ZVS–PWM Strategy,” IEEE Transactions on Power Electronics, 
vol. 22, Sept. 2007, pp. 1941-1948. 
[29] M.J. Bland, J.C. Clare, P.W. Wheeler, L. Empringham and M. Apap, “An 
Auxiliary Resonant Soft Switching Matrix Converter, ”Proceedings of the 
Power Electronics Specialists Conference, 2004 IEEE 35th Annual, vol. 
3, 20-25 June. 2004, pp. 2393-2399. 
[30] Ma Gang; Qu Wenlong and Liu Yuanyuan, “A Novel Soft Switching 
Bidirectional DC/DC Converter and Design Consideration,” Proceedings of 
the Power Electronics and Motion Control Conference, 2006. IPEMC '06. 
CES/IEEE 5th International, vol. 1, 14-16 Aug. 2006, pp.1-4. 
[31] Jinbin Zhao and Fengzhi Dai, “Soft-switching Two-switch Flyback 
Converter with Wide Range,” Proceedings of the 3rd IEEE Conference on 
Industrial Electronics and Applications, 2008., 3-5 June 2008, pp. 250-254. 
[32] Chen Wei, Lu Zhengyu, Qian Zhaoming and Ye Shaoshi, “A Novel 
Saturable Reactor Reset Circuit for Optimizing Soft Switching of Resonant 
Reset Dual Switch Forward Converter,” Proceedings of the Applied Power 
Electronics Conference, APEC 2007 - Twenty Second Annual IEEE, Feb. 25 
2007-March 1 2007, pp. 1563-1567. 
[33] J. H. R. Enslin and D. B. Snyman, “Combined Low-cost, High-efficient 
Inverter, Peak Power Tracker and Regulator for PV Applications,” IEEE 
Transactions on Power Electronics, vol. 6, No.1, Jan1991, pp. 73-82 
[34] K. Siri, V. A. Caliskan and C. Q. Lee, “Maximum Power Tracking in 
Parallel Connected Converters,” IEEE Transactions on Aerospace and 
Electronic Systems, vol.29, No.3, July1993, pp. 935-945 
[35] P. Midya, et al., “Dynamic Maximum Power Point Tracker for Photovoltaic 
Applications,” Proceedings of the IEEE Power Electronics Specialists 
Conference, vol. 2, June 1996, pp. 1710-1716 
[36] M. S. Taha and K. Suresh, “Maximum Power Point Tracking Inverter for 
Photovoltaic Source Pumping Applications,” Proceedings of the IEEE 
international Conference on Power Electronics, Drives and Energy Systems 
for Industrial Growth, vol. 2 Jan. 1996, pp. 883-886. 
[37] Y.-C. Kuo, T.-J. Liang and J.-F. Chen, “Novel 
Maximum-power-point-tracking Controller for Photovoltaic Energy 
Conversion System,” IEEE Transactions on Industrial Electronics, vol. 48, 
No. 3, June 2001, pp. 594-601. 
[38] J. H. R. Ensiln, “Maximum Power Point Tracking Saving Necessity in Solar 
Energy Systems, “ Proceedings of the IEEE 16th Annual Conference on 
Industrial Electronics Society, vol. 2, Nov. 1990, pp. 1073-1077 
[39] C.-T. Pan, J.-Y. Chen, C.-P. Chu and Y.-S. Huang, “A Fast Maximum Power 
Point Tracker for Photovoltaic Power Systems,” Proceedings of the IEEE 
25th Annual Conference on Industrial Electronics Society, vol. 1, Nov./Dec. 
1999, pp. 390-393 
[40] Manjing Xie ,Jindong Zhang,” A DC-DC Current Source Power Supply with 
Novel Load Current Signal Extraction,” Applied Power Electronics 
Conference and Exposition, 2008. APEC 2008. Twenty-Third Annual 
IEEE, 24-28 Feb. 2008, pp. 1651-1655.  
[41] J.R. de Britto, A. E. Demian Jr., L. C. de Freitas, V. J. Farias, E. A. A. 
Coelho, J. B.Vieira Jr, “A Proposal of  Led Lamp Driver for Universal 
Input Using Cuk Converter,” Power Electronics Specialists Conference, 
2008. PESC 2008. IEEE ,15-19 June ,2008, pp. 2640-2644. 
[42] Wei-Hsu Chang, Dan Chen, Hung-Shou Nien , Chih-Hung Chen,” A Digital 
Boost Converter to Drive White LEDs,” Applied Power Electronics 
Conference and Exposition, 2008. APEC 2008. Twenty-Third Annual 
IEEE ,24-28 Feb. 2008, pp. 558-564.  
[43] Zhongming Ye, Fred Greenfeld, Zhixiang Liang,” Design Considerations of 
a High Power Factor SEPIC Converter for High Brightness White LED 
Lighting Applications,” Power Electronics Specialists Conference, 2008. 
PESC 2008. IEEE, 15-19 June ,2008, pp. 2657-2663.  
[44] E. Mineiro Sá Jr, F. L. M. Antunes, A. J. Perin,” Low Cost Self-Oscillating 
ZVS-CV Driver for Power LEDs,” Power Electronics Specialists 
Conference, 2008. PESC 2008. IEEE ,15-19 June, 2008, pp. 4196-4201.  
[45] Kening Zhou, Jian Guo Zhang, Subbaraya Yuvarajan, Da Feng Weng,” 
Quasi-Active Power Factor Correction Circuit for HB LED Driver,” Power 
Electronics, IEEE Transactions on Volume 23,  Issue 3,  May ,2008, pp. 
1410-1415.  
[46] C.-C. Chen, C.-Y. Wu, P.-C. Lu, Y.-M. Chen , T.-F. Wu,” Sequential Color 
LED Back-light Driving System for LCD Panels,” Power Electronics and 
Motion Control Conference, 2006, IPEMC '06. CES/IEEE 5th International 
Volume 1,   Aug ,2006, pp. 1-5. 
[47] C.-C. Chen, C.-Y. Wu , T.-F. Wu,”Fast Transition Current-Type Burst-mode 
Dimming Control for the LED Back-light Driving System of LCD TV,” 
Power Electronics Specialists Conference, 2006. PESC '06. 37th 
IEEE ,18-22 June ,2006, pp. 1-7.  
[48] J.-J. Lee , B.-H. Kwon,” High-performance Light Emitting Diode Backlight 
Driving System for Large-screen Liquid Crystal Display,” Electric Power 
Applications, IET Volume 1,  Issue 6,  Nov. 2007, pp. 946-955. 
[49] Huang-Jen Chiu, Shih-Jen Cheng,” LED Backlight Driving System for 
Large-scale LCD Panels ,”Industrial Electronics, IEEE Transactions on 
Volume 54,  Issue 5,  Oct. 2007, pp. 2751-2760.  
[50] Sang-Yun Lee, Jae-Wook Kwon, Hyung-Suk Kim, Myoung-Soo Choi , 
Kyung-Soo Byun,” New Design and Application of High Efficiency LED 
Driving System for RGB-LED Backlight in LCD Display,” Power 
Electronics Specialists Conference, 2006. PESC '06. 37th IEEE ,18-22 
June ,2006, pp. 1-5. 
 
 14
可供推廣之研發成果資料表 
 可申請專利   可技術移轉                                     日期：100 年 7 月 31 日 
國科會補助計畫 
計畫名稱：結合市電及再生能源供電之配電變壓器故障偵測系統 
計畫主持人：沈志隆 
計畫編號：NSC 99-2221-E-327 -049 -  學門領域：電力 
技術/創作名稱 MSEBC 電力轉換器 
發明人/創作人 沈志隆 
技術說明 
中文： 
本創作提出一種新型電力轉換器，嵌入升壓式之修正型
SEPIC 電 力 轉 換 器 (Modified SEPIC Embedded Boost 
Converter, MSEBC)，為一種防災型電力轉換器，當密
封型桿上變壓器無異常時，可等效為一種雙輸出之 SEPIC 
PFC 電力轉換器；當密封型桿上變壓器異常時，可等效為
一種 Boost 電力轉換器，此架構結合了 SEPIC PFC 電力轉
換器及 Boost 電力轉換器，因此，可達到高功因、高效率、
低諧波干擾、體積小、成本低等優點。 
英文： 
The innovation is in relation to a power converter which 
drives LED for lighting and powers the fault detection circuit 
for pole transformer. The power converter is mainly 
constructed by modified SEPIC embedded a boost converter. 
While the pole transformer is in normal operation, the power 
converter performs power factor correction, LED lighting, 
battery charging, and fault detection circuit powering. While in 
fault, the battery discharges to supply LED and the detection 
circuit. The proposed converter has the advantages of high 
power factor, high efficiency, low harmonics, low EMI, small 
size, and low cost. 
可利用之產業 
及 
可開發之產品 
1.可利用之產業為電力轉換器、LED 飾燈、LED 照明、背光模組、
LED 路燈系統、LED 交通號誌。 
2.可開發之產品為 LED 相關之產品應用。 
 1
 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                 日期： 100 年 7 月 30 日 
一、參加會議經過與心得 
  美國電機與電子工程師協會(Institute of Electrical and Electronics Engineers; 
IEEE)的工業電子與應用研討會，今年在中國北京舉辦，會議地點在著名的北京友誼
會館，由北京航空航天大學主辦，會議日期由 99 年 6 月 21 日到 6 月 23 日，為期三
天。 來自世界各國，在電力電子、工業控制領域的工程師、專家及學者們共約三百
多人註冊參與此次會議。 會議的研討主題涵蓋: 電力電子應用、智慧診斷系統、電
能管理與控制、生物電子、機械與自動化、電力元件與量測、切換式電路與電力轉
換器、馬達驅動、系統估測與鑑別、電力系統測試等，約五百多篇論文被接受發表。 
   由於會議性質兼顧學術理論與實務技術，因此，有不少的工業界專家參加，討
計畫編號 NSC 99-2221-E-327 -049 - 
計畫名稱 結合市電及再生能源供電之配電變壓器故障偵測系統 
出國人員
姓名 沈志隆、鐘乙智 
服務機構
及職稱 
國立高雄第一科技大學電子工程系/副教
授、碩士生 
會議時間 99 年 6 月 21 日至 99 年 6 月 23 日 會議地點 中國 北京 
會議名稱 
(中文)2011 美國電機與電子工程師協會工業電子與應用研討會 
(英文)2011 IEEE Conference on Industrial Electronics and Applications 
發表論文
題目 
(中文)1. 應用於 LED 照明之具柔切特性的耦合電感 SEPIC 功因修正器 
       2. 交錯式零電壓切換耦合電感降壓型轉換器之分析與研製 
(英文)1. Coupled-Inductor SEPIC PFC with Soft-Switching Feature for LED 
Lighting Applications 
       2. Analysis and Implementation of an Interleaved ZVS Buck Converter  
with Coupled-Inductors 
 3
靠度高、體積小、具商品化之競爭優勢。 發表的兩篇論文，分別於 22 日下午
13:30~15:30 及 23 日下午 13:30 到 15:30 進行佈貼研討，期間，有多位與會的學者專
家詢及相關的技術問題，個人均一一給予回答，達到專業交流的效果。 
    個人除了佈貼研討會所投稿之論文外，並參與專題演講與其他場次的論文佈貼
研討，技術論文口頭報告之分項會議，從中了解到工業電子應用產業的最新動態與
研究趨勢，獲益良多。 
  此次出國期間，另安排參觀北京大學與清華大學，本人及同行的蔡政道教授、
郭英哲教授、曾聖有教授對於兩校的研究風氣、學生的求學精神、廣闊的校園、悠
靜校景留下深刻的印象。 
  此次會議攜回論文及光碟片一片，願意提供給有興趣之研究人員借用。 最後，
感謝國科會給予之差旅費用補助，讓本人及所指導的研究生有機會參與國際研討會
議，增廣見聞，汲取尖端知識，相信對往後的教學、研究會有莫大的助益。 
 
三、參加會議與拜訪行程部分照片 
 
 
 
 
 
 
 5
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
diodes D5 and D6 prevent opposite current from flowing 
through inductor L1 and L2, respectively. A soft-switching cell 
including an active switch Q2, an inductor Lr and a capacitor 
Cr is embedded into the PFC stage for ZVS. In addition, to 
reduce volume and lower cost, a coupled inductor is adopted 
in place of the separated ones, which is illustrated in Fig. 4. 
 
PFC
Stage Load
DC/DC DC
Converter
DC,linkV
Full-WaveAC
Mains Rectifier
 
Fig. 1. A PFC stage cascaded with a full-wave rectifier and a step-down dc/dc 
converter. 
 
 
Fig. 2. A single-stage step-down PFC block diagram. 
 
Ls
D1
D2
D3
D4
C1Cs
SEPIC-Type PFC
L1
Q1
D5
vs
i s
vC1
C 3 DC
Load
C 2
L2
D6
D7
Db1
 
Fig. 3. An SEPIC-type PFC configuration. 
 
 
Fig. 4. The proposed SEPIC-type PFC with a soft-switching cell and a 
coupled inductor. 
III. OPERATION PRINCIPLE OF THE POWER STAGE 
While the soft-switching SEPIC-type PFC operates in 
boundary conduction mode (BCM) and with constant turn-on 
control, a high power factor can readily be achieved. As a 
result, the envelope of the input current will follow the shape 
of line voltage to be sinusoidal, which leads to unity power 
factor. When the resonant frequency of the soft-switching cell 
is much higher than switching frequency of main power 
circuit, over a switching cycle the operation of the PFC can be 
divided into eight modes. Fig. 5 is the corresponding circuits 
and the related conceptual key waveforms are shown in Fig. 6. 
The eight operation modes during a switching period are 
discussed as following. 
Mode 1 [t0≤t<t1, Fig. 5(a)]: During this time interval, 
switch Q1 is turned on and Q2 off. The inductor currents of iL1 
and iLr are linearly built and the capacitor C2 dumps energy to 
inductor L2 by the way of Lr, Q1and D6. At the same time, the 
capacitor C3 supplies power for dc load. The time constant 
determined by capacitance of C3 and dc-load resistance is 
much larger than switching period so that output voltage vo 
can be regarded as an constant. At time t = t1, this mode is 
ended and Q2 is turned off. 
 Mode 2 [t1≤t<t2, Fig. 5(b)]: The inductor L1 discharges 
through the path of D5, resonant inductor Lr and parasitical 
capacitor Cb1. Meanwhile, the capacitor C2 still dumps energy 
to L2 and dc load draws power from C3. Since typical value of 
Cb1 is far smaller than capacitance of C2, the voltage vDS1 
across Cb1 increases rapidly. At t = t2, the voltage vDS1 reaches 
vC2+vo and this mode is terminated. 
Mode 3 [t2≤t<t3, Fig. 5(c)]: During this time interval, 
inductors L1 and Lr still discharge energy and voltage vDS1 
increases. The diode D7 starts conducting and the voltage 
across L2 is equal to output voltage vo. Therefore, L2 dumps 
energy to output. At t = t3, the voltage vDS1 attains to 
vCr+vC1-vL1 and this mode is ended. 
Mode 4 [t3≤t<t4, Fig. 5(d)]: Inductors L1 and L2 release 
energy continuously but capacitor C2 charges. The parasitical 
capacitor of switch Q2 starts dumping energy by the way of Cr 
and Lr until vDS2 drops to zero. 
Mode 5 [t4≤t<t5, Fig. 5(e)]: The body diode of Q2 is on 
and inductor Lr resonates with Cr. During this time interval, 
switch Q2 is tuned on with ZVS. Operation of the PFC enters 
to next mode as the current iLr decreases to zero. 
Mode 6 [t5≤t<t6, Fig. 5(f)]: The energy stored in resonant 
capacitor Cr is dumped to Lr via Q2. As a result, the current iLr 
increases negatively. In this time period, inductors L1 and L2 
release energy but C2 charges. At t = t6, Q2 is turned off and 
this mode is terminated. 
Mode 7 [t6≤t<t7, Fig. 5(g)]: Switches Q1 and Q2 are off. 
The stored energy in the parasitical capacitor Cb1 is drawn by 
inductor Lr and vDS1 decreases. This mode ends when vDS1 
drops to zero. 
Mode 8 [t7≤t<t8, Fig. 5(h)]: The energy stored in Lr is 
discharges by the way of C2, D7, C3 and Db1. In this time 
interval, switch Q1 is triggered. This mode is terminated while 
iLr equals zero. A complete switching cycle is ended at t = t8, 
at which switch Q1 is turned on again. 
  
IV. CONTROL AND DESIGN CONSIDERATIONS 
A. Control of Power Stage 
In this paper a digitalized controller for PFC stage and 
LED panel is proposed. A functional block diagram 
representing the PFC-stage control loop is shown in Fig. 7, 
which completes output voltage regulation, power factor 
correction, universal line input accommodating, and over-load 
protection. Fig. 8 shows the related block diagram for LED 
panel control. In LED panel, each LED string is in series with 
a current regulator to control the string current to achieve 
luminance balance and dimming feature. Each string current is 
sensed and then its average value is calculated so as to 
determine the duty ratio of the current regulator for burst 
mode control. 
 
 
Fig. 7. The block diagram to represent the control of the PFC stage. 
 
average-current 
calculator
o1i
refI
Kp Control signal of current 
Regulator 1 
Kp Control signal of current 
Regulator 2 
Control signal of current 
regulator n
o2i
oni Kp
average-current 
calculator
average-current 
calculator
 
Fig. 8. The block diagram to represent the control for the LED panel. 
B. Design Considerations 
  The inductances and capacitances, L1, L2, C1, and C2, 
influence the performances of the single-stage PFC 
significantly. Determinations for L1 and L2 are presented as 
follows:  
  ML
LMLMLL
LnL
LLnLLLLL
12
2
2
121
1 

 (1) 
and 
  ML
LMLMLL
LnnL
LLnLLLLL
11
2
2
121
2 

 (2) 
in which n is the turns ratio of the coupled inductors, LM 
denotes the magnetizing inductance, and LL1 and LL2 stand for 
leakage inductances of winding 1 and winding 2, respectively. 
In addition, the capacitances C1 and C2 are obtained by 
)2(
1
2 (min)
2
(max)1
1
ACo
PK
C
e
VV
I
V
LC   (3) 
 and 
oL
o
Vf
IC  22  (4) 
where fL stands for line frequency, IPK is the peak current 
of line current, Vo and ߂Vo represent dc-bus voltage and its 
ripple component, in turn, and VAC(min) expresses the rms value 
of the minimum line voltage. During each switching period, 
the peak value of the inductor current iL1 can be expressed as 
follows: 
1
,1
)2sin()(
L
tfTVti LONPpeakL

 (5) 
where VP is the amplitude of line voltage, TON stands for 
on time of switch Q1 and fL presents line frequency. The 
average input current in each line period can be expressed as 
follows: 
.
)2sin(
)(1)(
1
2
0 ,1,1
L
tfTVf
dtti
T
ti
LONps
T
peakL
S
avgL
S

 
 (6) 
In addition, the input power can be determined as follows: 
1
22
2
0
2
)()(
2
1
L
TVf
dttitvP
ONPs
ssin

  
 (7) 
V. Simulations and Hardware Measurements 
A design example of the coupled-inductor SEPIC-type 
PFC with soft-switching cell for LED lighting is presented to 
demonstrate the theoretical analysis. Additionally, the 
controller is implemented on a 16-bit disPIC-30F4011 chip. 
The PFC has been designed according to the following 
specifications: 
  
vs
is
 
(50V/div, 0.5A/div, 10ms/div) 
Fig. 14. Practical results of line voltage and input current. 
 
Fig. 15. Measured input current harmonics.  
 
Fig. 16. Power factor measurement for universal-line input.  
 
Fig. 17. Measured efficiency for universal-line input.  
 
VI. CONCLUSION 
This paper has proposed a single-stage SEPIC-type 
soft-switching PFC with coupled inductor for LED lighting, 
which can perform power factor correcting and achieve 
zero-voltage switching feature. As a result, a unity power 
factor is obtained and efficiency is improved significantly. The 
output voltage of the PFC can be much smaller than the 
ac-side voltage, reducing component stresses. Therefore, the 
single-stage PFC is suitable for the applications of high line 
voltage and/or low output voltage. To drive LED panel, a 
digitalized controller is also presented for dc-bus voltage 
regulation, current sharing, and dimming, which is 
implemented on a 16-bit disPIC chip. A prototype of the 
designed single-stage PFC for 100W 58V LED panel has been 
built. The simulations and practical measurements have 
verified the feasibility and features of the single-stage PFC. 
 
REFERENCES 
[1] M. Ilic and D. Maksimović, “Averaged Switch Modeling 
of the Interleaved Zero Current Transition Buck 
Converter,” Proceedings of the IEEE Power Electronics 
Specialists Conference 2005. 
[2] Jay Rajagopalan, Fred C. Lee and Paolo Nora, “A 
General Technique for Derivation of Average Current 
Mode Control Laws for Single-Phase 
Power-Factor-Correction Circuits Without Input Voltage 
Sensing,” Proceedings of the IEEE Transactions on 
Power Electronics, vol. 14, July 1999, pp. 663-672. 
[3] D. Maksimovic, Y. Jang and R. Erickson, 
“Nonlinear-Carrier Control for High Power Factor Boost 
Rectifiers,” Proceedings of the IEEE Transactions on 
Power Electronics, vol. 11, July 1996, pp. 578-584. 
[4] Jingquan Chen, Dragan Maksimovic and Robert W. 
Erickson, “Analysis and Design of a Low-Stress 
Buck-Boost Converter in Universal-Input PFC 
Applications,” Proceedings of the IEEE Transactions on 
Power Electronics, vol. 21, March 2006, pp. 320-329. 
[5] Lars Petersen and Robert W. Erickson, “Reduction of 
Voltage Stresses in Buck-Boost-Type Power Factor 
Correctors Operating in Boundary Conduction Mode,” 
Proceedings of the IEEE Applied Power Electronics 
Conference, vol. 2, February 2003, pp. 664-670. 
[6] J.-M. Kwon, W.-Y. Choi, J.-J. Lee, E.-H. Kim and B.-H. 
Kwon, “Continuous-Conduction-Mode SEPIC Converter 
with Low Reverse-Recovery Loss for Power Factor 
Correction,” Proceedings of the IEE Proc.-Electr. Power 
Appl., vol. 153, September 2006, pp. 673-681. 
[7] H. Y. Kanaan, K. Al-Haddad, G. Sauriole and R. Chaffa-Y, 
“Practical Design of a SEPIC Power Factor Corrector 
with DC-Voltage Regulation,” IEEE ISIE 2006, July 2006, 
pp. 964-969. 
[8] Kanaan, Kamal Al-Haddad, and Farhat Fnaiech, 
“Switching Function Based Modeling and Control of a 
SEPIC Power Factor Correction Circuit Operating in 
Continuous and Discontinuous Current Modes,” IEEE 
ICIT, vol. 1, 2004, pp. 431-437. 
[9] T. Tanitteerapan and S. Mori, “Simplified Input Current 
Wave Shaping Technique by Using Inductor Voltage 
Sensing for High Power Factor Isolated SEPIC, Cuk, and 
Flyback Rectifiers,” IEEE Applied Power Electronics 
Conference, 2002, pp. 1208-1214. 
[10] Regan Zane and Dragan Maksimovic, “Nonlinear-Carrier 
Control for High Power Factor Rectifiers Based On 
Flyback, Cuk, or SEPIC Converters,” IEEE APEC 
Proc.1996, pp. 814-820. 
[11] Naganandini Jayaram and Dragan Maksimović, “Power 
Factor Correctors Based on Coupled-Inductor. SEPIC and 
Cuk Converters with Nonlinear-Carrier Control,” 
Proceedings of the IEEE Applied Power Electronics 
Conference and Exposition, vol. 1, Feb. 1998, pp. 
468-474. 
[12] Jingquan Chen and Chin Chang, “Analysis and Design of 
SEPIC Converter in Boundary Conduction Mode for 
Universal-Line Power Factor Correction Applications,” 
IEEE PESC, 2001, pp. 742-747. 
                                                                  
 
 
Fig. 4. Topology of ICBC with active-clamp circuits. 
II. SELECTION OF ACTIVE-CLAMP CIRCUITS  
The active-clamp circuits discussed in this study can be 
selected as two circuits, in which one is flyback-type clamp 
circuit, as shown in Fig. 5. and the other is boost-type clamp 
circuit, as shown in Fig. 6. In Fig. 5. by volt-second balance 
law, the voltage of the clamp capacitor Vcr(flyback) can be 
expressed as 
           ,
1)( D
DVV iflybackcr                  (1) 
where Vi is input voltage and D is duty ratio of main 
switch M1. Similarly, In Fig. 6. the voltage of the clamp 
capacitor Vcr(boost) can be expressed as  
          .
1
1
)( D
VV iboostcr                   (2) 
From (1) and (2), we can see that voltage stress of the 
flyback-type clamp circuit is less than that of the boost-type 
one, making the flyback-type clamp circuit more attractive. 
 
Fig. 5. Coupled-inductor buck converter with flyback-type clamp circuit. 
 
Fig. 6. Coupled-inductor buck converter with boost-type clamp circuit. 
III. FEATURE ANALYSIS 
The proposed ICBC can extend duty ratio of the active 
switches and reduce component stress. This section 
describes the feature analysis for the proposed ICBC. The 
feature analysis includes voltage gain, duty ratio, and 
voltage stress of free-wheeling diode.  
 
A. Voltage Gain and Duty Ratio 
From the key waveforms of the converter shown in Fig 7. 
and by applying the volt-second balance law, the voltage 
gain and duty ratio can be derived as 
          ,
)1( DnD
D
V
V
i
o
 (n ≠ 0)     (3) 
and 
          ,
ooi
o
VnVV
nV
D  (D < 0.5)     (4) 
where D is the duty ratio of the active switch.  
 
 
Fig. 7. Key waveforms of the ICBC with active-clamp circuits. 
 
For example, input voltage Vi = 150-250 Vdc and output 
voltage Vo = 12 Vdc are considered. From (3) and (4), we can 
sketch a set of curves showing the relationship between duty 
ratio D and voltage gain of Vo/Vi for different values of turns 
ratio n, as illustrated in Fig. 8.  
 
                                                                  
 
 
Fig. 11. Plots of resonant inductor Lr versus output current Io for different 
values of input voltage Vi. 
 
IV. SIMULATED AND EXPERIMENTAL RESULTS 
To verify the operation and evaluate the performance of 
the proposed ICBC with active-clamp circuits, the key 
component values of the experimental converter are shown 
in Fig. 12. 
Fig. 13 shows simulated and experimental voltage and 
current waveforms of the main switches, from which it can 
be seen that the main switches have ZVS feature during 
turn-on transition. Fig. 14 shows voltage and current 
waveforms of the auxiliary switches. It can be also seen that 
the auxiliary switches have ZVS feature during turn-on 
transition. Fig. 15 shows measured current and voltage 
waveforms of the free-wheeling diode. The extra resonant 
inductors can limit the decreasing rate of the diode currents, 
reducing reverse-recovery loss. Fig. 16 shows efficiency 
measurements of the ICBC with active-clamp circuits, from 
which it can be seen that the maximum efficiency can reach 
as high as 90 % under full load condition.  
 
 
  
Fig. 12. Experimental circuit of the ICBC with active-clamp circuits. 
 
    (VDS1: 200 V/div; iDS1: 10 A/div; Time: 5 μs/div) 
    (a) 
 
 
     (VDS1: 200 V/div; iDS1: 10 A/div; Time: 5 μs/div) 
(b) 
 
 
(VDS: 100 V/div; iDS: 5 A/div; Time: 0.5 μs/div) 
(c) 
Fig. 13. Voltage and current waveforms of main switches: (a) simulated 
results, (b) experimental results, and (c) its expanded waveforms. 
 
                                                                  
 
[1] P. Wong, P. Xu and F. C. Lee, “Performance Improvements of 
Interleaving VRMs with Coupling Inductors,” IEEE Trans. on 
Power Electronics, Vol. 16, 2001, pp. 499-507. 
[2] Y.-M. Chen, et al., “Interleaved Buck Converters with a 
Single-Capacitor Turn-Off Snubber,” IEEE Trans. on Aerospace and 
Electronic System, Vol. 40, No. 3, July 2004, pp. 954-967. 
[3] C. Munoze, “Study of a New Passive Lossless Turn-Off Snubber,” 
Proceedings of the International Power Electronics Congress, 1998, 
pp. 147-152. 
[4] C. Chang, “Current Ripple Bounds of Interleaved Power 
Converters,” IEEE Trans. on Aerospace and Electronic Systems, Vol. 
32, 1996, pp. 1505–1508. 
[5] C. Munoze, “Study of a New Passive Lossless Turn-Off Snubber,” 
Proceedings of the International Power Electronics Congress, 1998, 
pp. 147-152. 
[6] K. M. Smith Jr. and K. M. Smedley, “Lossless Passive Soft Switching 
Methods for Inverters and Amplifiers,” Proceedings of the Power 
Electronics Specialists Conference, Vol. 2, 1997, pp. 1431-1439. 
[7] C.-J. Tseng and C.-L. Chen, “Passive Lossless Snubbers for DC/DC 
Converters,” Proceedings of the Applied Power Electronics 
Conference, Vol. 2, 1998, pp. 1049-1054. 
 
 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：沈志隆 計畫編號：99-2221-E-327-049- 
計畫名稱：結合市電及再生能源供電之配電變壓器故障偵測系統 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 1 1 100%  
研討會論文 2 2 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 1 1 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 3 2 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 1 1 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 2 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
