[
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881039",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881039",
        "articleTitle": "Deterministic seed selection and pattern reduction in Logic BIST",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37714483000,
                "preferredName": "Ramesh Bhakthavatchalu",
                "firstName": "Ramesh",
                "lastName": "Bhakthavatchalu"
            },
            {
                "id": 37086788432,
                "preferredName": "Sreeja Krishnan",
                "firstName": "Sreeja",
                "lastName": "Krishnan"
            },
            {
                "id": 37087856060,
                "preferredName": "V. Vineeth",
                "firstName": "V.",
                "lastName": "Vineeth"
            },
            {
                "id": 38253340500,
                "preferredName": "M. Nirmala Devi",
                "firstName": "M. Nirmala",
                "lastName": "Devi"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881053",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881053",
        "articleTitle": "Design and modeling of high-Q variable width and spacing, planar and 3-D stacked spiral inductors",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085358857,
                "preferredName": "R. R. Manikandan",
                "firstName": "R. R.",
                "lastName": "Manikandan"
            },
            {
                "id": 37085463625,
                "preferredName": "Venkata Narayana Rao Vanukuru",
                "firstName": "Venkata Narayana",
                "lastName": "Rao Vanukuru"
            },
            {
                "id": 37296783600,
                "preferredName": "Anjan Chakravorty",
                "firstName": "Anjan",
                "lastName": "Chakravorty"
            },
            {
                "id": 37370284100,
                "preferredName": "Bharadwaj Amrutur",
                "firstName": "Bharadwaj",
                "lastName": "Amrutur"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881042",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881042",
        "articleTitle": "Tunnel FET based low voltage static vs dynamic logic families for energy efficiency",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085563043,
                "preferredName": "Kasturi Subramanyam",
                "firstName": "Kasturi",
                "lastName": "Subramanyam"
            },
            {
                "id": 37085392666,
                "preferredName": "Sadulla Shaik",
                "firstName": "Sadulla",
                "lastName": "Shaik"
            },
            {
                "id": 37394597800,
                "preferredName": "Ramesh Vaddi",
                "firstName": "Ramesh",
                "lastName": "Vaddi"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881076",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881076",
        "articleTitle": "Design of sequential circuits using single-clocked Energy efficient adiabatic Logic for ultra low power application",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37394708400,
                "preferredName": "M. Chanda",
                "firstName": "M.",
                "lastName": "Chanda"
            },
            {
                "id": 37086179750,
                "preferredName": "A. S. Chakraborty",
                "firstName": "A. S.",
                "lastName": "Chakraborty"
            },
            {
                "id": 37086715425,
                "preferredName": "S. Nag",
                "firstName": "S.",
                "lastName": "Nag"
            },
            {
                "id": 37086716237,
                "preferredName": "R. Modak",
                "firstName": "R.",
                "lastName": "Modak"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881059",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881059",
        "articleTitle": "Power analysis attack using neural networks with wavelet transform as pre-processor",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085658412,
                "preferredName": "P. Saravanan",
                "firstName": "P.",
                "lastName": "Saravanan"
            },
            {
                "id": 37938864400,
                "preferredName": "P. Kalpana",
                "firstName": "P.",
                "lastName": "Kalpana"
            },
            {
                "id": 37087683149,
                "preferredName": "V. Preethisri",
                "firstName": "V.",
                "lastName": "Preethisri"
            },
            {
                "id": 37086730092,
                "preferredName": "V. Sneha",
                "firstName": "V.",
                "lastName": "Sneha"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881037",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881037",
        "articleTitle": "UVM based STBUS verification IP for verifying SoC architectures",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085713110,
                "preferredName": "Pranay Samanta",
                "firstName": "Pranay",
                "lastName": "Samanta"
            },
            {
                "id": 37089403406,
                "preferredName": "Deepak Chauhan",
                "firstName": "Deepak",
                "lastName": "Chauhan"
            },
            {
                "id": 37530033400,
                "preferredName": "Sujay Deb",
                "firstName": "Sujay",
                "lastName": "Deb"
            },
            {
                "id": 37086733730,
                "preferredName": "Piyush Kumar Gupta",
                "firstName": "Piyush Kumar",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881054",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881054",
        "articleTitle": "High permittivity spacer effects on junctionless FinFET based circuit/SRAM applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085417402,
                "preferredName": "Dilsukh Nehra",
                "firstName": "Dilsukh",
                "lastName": "Nehra"
            },
            {
                "id": 37074670800,
                "preferredName": "Pankaj Kumar Pal",
                "firstName": "Pankaj Kumar",
                "lastName": "Pal"
            },
            {
                "id": 37394845100,
                "preferredName": "B. K. Kaushik",
                "firstName": "B. K.",
                "lastName": "Kaushik"
            },
            {
                "id": 37405493100,
                "preferredName": "S. Dasgupta",
                "firstName": "S.",
                "lastName": "Dasgupta"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881071",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881071",
        "articleTitle": "VLSI design of fast fractal image encoder",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085838270,
                "preferredName": "Mamata Panigrahy",
                "firstName": "Mamata",
                "lastName": "Panigrahy"
            },
            {
                "id": 37268712300,
                "preferredName": "Indrajit Chakrabarti",
                "firstName": "Indrajit",
                "lastName": "Chakrabarti"
            },
            {
                "id": 37265601900,
                "preferredName": "Anindya Sundar Dhar",
                "firstName": "Anindya Sundar",
                "lastName": "Dhar"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881074",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881074",
        "articleTitle": "Design of a new high order OTA-C filter structure and its specification based testing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086047493,
                "preferredName": "K. Ghosh",
                "firstName": "K.",
                "lastName": "Ghosh"
            },
            {
                "id": 37275210800,
                "preferredName": "B. N. Ray",
                "firstName": "B. N.",
                "lastName": "Ray"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881065",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881065",
        "articleTitle": "Power optimized PLL implementation in 180nm CMOS technology",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086672601,
                "preferredName": "Patri Sreehari",
                "firstName": "Patri",
                "lastName": "Sreehari"
            },
            {
                "id": 37086676199,
                "preferredName": "Pavankumarsharma Devulapalli",
                "firstName": "Pavankumarsharma",
                "lastName": "Devulapalli"
            },
            {
                "id": 37086675964,
                "preferredName": "Dhananjay Kewale",
                "firstName": "Dhananjay",
                "lastName": "Kewale"
            },
            {
                "id": 37086672661,
                "preferredName": "Omkar Asbe",
                "firstName": "Omkar",
                "lastName": "Asbe"
            },
            {
                "id": 38186470000,
                "preferredName": "K S R Krishna Prasad",
                "firstName": "K S R Krishna",
                "lastName": "Prasad"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881051",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881051",
        "articleTitle": "An approach for efficient FIR filter design for hearing aid application",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085364899,
                "preferredName": "Srinivasa Reddy Kotha",
                "firstName": "Srinivasa Reddy",
                "lastName": "Kotha"
            },
            {
                "id": 37085710082,
                "preferredName": "Devendra Bilaye",
                "firstName": "Devendra",
                "lastName": "Bilaye"
            },
            {
                "id": 37089402658,
                "preferredName": "Utkarsh Jain",
                "firstName": "Utkarsh",
                "lastName": "Jain"
            },
            {
                "id": 37085361532,
                "preferredName": "Sahoo Subhendu Kumar",
                "firstName": "Sahoo Subhendu",
                "lastName": "Kumar"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881090",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881090",
        "articleTitle": "TID effects on retention of 0.13 μm SONOS memory cell: A device simulation approach",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086714505,
                "preferredName": "Shipra Bassi",
                "firstName": "Shipra",
                "lastName": "Bassi"
            },
            {
                "id": 37398662600,
                "preferredName": "Manisha Pattanaik",
                "firstName": "Manisha",
                "lastName": "Pattanaik"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881069",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881069",
        "articleTitle": "A thermal aware 3D IC partitioning technique",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085525790,
                "preferredName": "Sabyasachee Banerjee",
                "firstName": "Sabyasachee",
                "lastName": "Banerjee"
            },
            {
                "id": 38243488600,
                "preferredName": "Subhashis Majumder",
                "firstName": "Subhashis",
                "lastName": "Majumder"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881040",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881040",
        "articleTitle": "A New Recursive Partitioning Multicast Routing Algorithm for 3D Network-on-Chip",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086142871,
                "preferredName": "Narendra Kumar Meena",
                "firstName": "Narendra Kumar",
                "lastName": "Meena"
            },
            {
                "id": 37266891700,
                "preferredName": "Hemangee K. Kapoor",
                "firstName": "Hemangee K.",
                "lastName": "Kapoor"
            },
            {
                "id": 37088590418,
                "preferredName": "Shounak Chakraborty",
                "firstName": "Shounak",
                "lastName": "Chakraborty"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881038",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881038",
        "articleTitle": "An analytical delay model for CMOS Inverter-Transmission Gate structure",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086707687,
                "preferredName": "Mohammad Shueb Romi",
                "firstName": "Mohammad Shueb",
                "lastName": "Romi"
            },
            {
                "id": 38258562800,
                "preferredName": "Naushad Alam",
                "firstName": "Naushad",
                "lastName": "Alam"
            },
            {
                "id": 37086918533,
                "preferredName": "M. Yusuf Yasin",
                "firstName": "M. Yusuf",
                "lastName": "Yasin"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881085",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881085",
        "articleTitle": "A VLIW-Vector co-processor design for accelerating Basic Linear Algebraic Operations in OpenCV",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38667342000,
                "preferredName": "Venkata Ganapathi Puppala",
                "firstName": "Venkata Ganapathi",
                "lastName": "Puppala"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881052",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881052",
        "articleTitle": "Pipelined FFT architectures for real-time signal processing and wireless communication applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085769354,
                "preferredName": "Antony Xavier Glittas",
                "firstName": "Antony Xavier",
                "lastName": "Glittas"
            },
            {
                "id": 37297860100,
                "preferredName": "G Lakshminarayanan",
                "firstName": "G",
                "lastName": "Lakshminarayanan"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881058",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881058",
        "articleTitle": "Distributed adaptive routing for spidergon NoC",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085431013,
                "preferredName": "Rimpy Bishnoi",
                "firstName": "Rimpy",
                "lastName": "Bishnoi"
            },
            {
                "id": 37089102535,
                "preferredName": "Pankaj Kumar",
                "firstName": "Pankaj",
                "lastName": "Kumar"
            },
            {
                "id": 37403813600,
                "preferredName": "Vijay Laxmi",
                "firstName": "Vijay",
                "lastName": "Laxmi"
            },
            {
                "id": 37408491700,
                "preferredName": "Manoj Singh Gaur",
                "firstName": "Manoj Singh",
                "lastName": "Gaur"
            },
            {
                "id": 37086763447,
                "preferredName": "Apoorva Sikka",
                "firstName": "Apoorva",
                "lastName": "Sikka"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881064",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881064",
        "articleTitle": "A positive level shifter for high speed symmetric switching in flash memories",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085678052,
                "preferredName": "Rohan Sinha",
                "firstName": "Rohan",
                "lastName": "Sinha"
            },
            {
                "id": 37401071400,
                "preferredName": "M. S. Hashmi",
                "firstName": "M. S.",
                "lastName": "Hashmi"
            },
            {
                "id": 37085400561,
                "preferredName": "G. Anil Kumar",
                "firstName": "G. Anil",
                "lastName": "Kumar"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881035",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881035",
        "articleTitle": "Cryptanalysis of Composite PUFs (Extended abstract-invited talk)",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37070692400,
                "preferredName": "Phuong Ha Nguyen",
                "firstName": "Phuong Ha",
                "lastName": "Nguyen"
            },
            {
                "id": 37085416483,
                "preferredName": "Durga Prasad Sahoo",
                "firstName": "Durga Prasad",
                "lastName": "Sahoo"
            },
            {
                "id": 37411288700,
                "preferredName": "Debdeep Mukhopadhyay",
                "firstName": "Debdeep",
                "lastName": "Mukhopadhyay"
            },
            {
                "id": 37529667700,
                "preferredName": "Rajat Subhra Chakraborty",
                "firstName": "Rajat Subhra",
                "lastName": "Chakraborty"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881047",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881047",
        "articleTitle": "An LUT based RNS FIR filter implementation for reconfigurable applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085364899,
                "preferredName": "Srinivasa Reddy Kotha",
                "firstName": "Srinivasa Reddy",
                "lastName": "Kotha"
            },
            {
                "id": 37085353641,
                "preferredName": "Sumit Bajaj",
                "firstName": "Sumit",
                "lastName": "Bajaj"
            },
            {
                "id": 37085361532,
                "preferredName": "Sahoo Subhendu Kumar",
                "firstName": "Sahoo Subhendu",
                "lastName": "Kumar"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881055",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881055",
        "articleTitle": "Modeling and simulation of variable thickness based stepped MEMS cantilever designs for biosensing and pull-in voltage optimization",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085517203,
                "preferredName": "Deep Kishore Parsediya",
                "firstName": "Deep Kishore",
                "lastName": "Parsediya"
            },
            {
                "id": 37397123000,
                "preferredName": "Jawar Singh",
                "firstName": "Jawar",
                "lastName": "Singh"
            },
            {
                "id": 38580601800,
                "preferredName": "Pavan Kumar Kankar",
                "firstName": "Pavan Kumar",
                "lastName": "Kankar"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881067",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881067",
        "articleTitle": "250mA ultra low drop out regulator with high slew rate double recycling folded cascode error amplifier",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38189547600,
                "preferredName": "Sreehari Rao Patri",
                "firstName": "Sreehari Rao",
                "lastName": "Patri"
            },
            {
                "id": 37085486209,
                "preferredName": "Suresh Alapati",
                "firstName": "Suresh",
                "lastName": "Alapati"
            },
            {
                "id": 37086717191,
                "preferredName": "Surendra Chowdary",
                "firstName": "Surendra",
                "lastName": "Chowdary"
            },
            {
                "id": 38186470000,
                "preferredName": "Krishna Prasad",
                "firstName": "Krishna",
                "lastName": "Prasad"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881075",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881075",
        "articleTitle": "Design of tunnel FET based low power digital circuits",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086752948,
                "preferredName": "Akhila Kamal",
                "firstName": "Akhila",
                "lastName": "Kamal"
            },
            {
                "id": 37936871600,
                "preferredName": "B. Bindu",
                "firstName": "B.",
                "lastName": "Bindu"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881087",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881087",
        "articleTitle": "Design of a fault tolerant low-order interleaved memory based on the concept of bubble-stack an image storage perspective",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085382506,
                "preferredName": "Somak Das",
                "firstName": "Somak",
                "lastName": "Das"
            },
            {
                "id": 37085398522,
                "preferredName": "Sowvik Dey",
                "firstName": "Sowvik",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881060",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881060",
        "articleTitle": "An FPGA implementation of image signature based visual-saliency detection",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086664306,
                "preferredName": "Bhavit Kaushik",
                "firstName": "Bhavit",
                "lastName": "Kaushik"
            },
            {
                "id": 38197785900,
                "preferredName": "Ravi Saini",
                "firstName": "Ravi",
                "lastName": "Saini"
            },
            {
                "id": 37547756400,
                "preferredName": "Anil Saini",
                "firstName": "Anil",
                "lastName": "Saini"
            },
            {
                "id": 37085628984,
                "preferredName": "Sanjay Singh",
                "firstName": "Sanjay",
                "lastName": "Singh"
            },
            {
                "id": 37089135394,
                "preferredName": "A. S. Mandal",
                "firstName": "A. S.",
                "lastName": "Mandal"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881066",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881066",
        "articleTitle": "Artificial neural network modelling of ADS designed Double Pole Double Throw switch",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085420062,
                "preferredName": "Shubhankar Majumdar",
                "firstName": "Shubhankar",
                "lastName": "Majumdar"
            },
            {
                "id": 37089465895,
                "preferredName": "Mohd. Zuhair",
                "firstName": "Mohd.",
                "lastName": "Zuhair"
            },
            {
                "id": 37273076800,
                "preferredName": "Dhrubes Biswas",
                "firstName": "Dhrubes",
                "lastName": "Biswas"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881045",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881045",
        "articleTitle": "FPGA-based real-time object tracker using modified particle filtering and SAD computation",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085628984,
                "preferredName": "Sanjay Singh",
                "firstName": "Sanjay",
                "lastName": "Singh"
            },
            {
                "id": 38197785900,
                "preferredName": "Ravi Saini",
                "firstName": "Ravi",
                "lastName": "Saini"
            },
            {
                "id": 37085633251,
                "preferredName": "Sumeet Saurav",
                "firstName": "Sumeet",
                "lastName": "Saurav"
            },
            {
                "id": 37547756400,
                "preferredName": "Anil K Saini",
                "firstName": "Anil K",
                "lastName": "Saini"
            },
            {
                "id": 37424268900,
                "preferredName": "Chandra Shekhar",
                "firstName": "Chandra",
                "lastName": "Shekhar"
            },
            {
                "id": 37425900200,
                "preferredName": "Anil Vohra",
                "firstName": "Anil",
                "lastName": "Vohra"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881088",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881088",
        "articleTitle": "A BDD based secure hardware design method to guard against power analysis attacks",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37076456300,
                "preferredName": "Partha De",
                "firstName": "Partha",
                "lastName": "De"
            },
            {
                "id": 37956078800,
                "preferredName": "Kunal Banerjee",
                "firstName": "Kunal",
                "lastName": "Banerjee"
            },
            {
                "id": 37298370300,
                "preferredName": "Chittaranjan Mandal",
                "firstName": "Chittaranjan",
                "lastName": "Mandal"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881077",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881077",
        "articleTitle": "An ultra low power MICS/ISM band transmitter in 0.18 μm CMOS",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38239424100,
                "preferredName": "Amitava Ghosh",
                "firstName": "Amitava",
                "lastName": "Ghosh"
            },
            {
                "id": 37265601900,
                "preferredName": "Anindya S. Dhar",
                "firstName": "Anindya S.",
                "lastName": "Dhar"
            },
            {
                "id": 37089138899,
                "preferredName": "Achintya Halder",
                "firstName": "Achintya",
                "lastName": "Halder"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881044",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881044",
        "articleTitle": "Modelling and analysis of wireless communication over Networks-on-Chip",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086717713,
                "preferredName": "Apoorv Kumar",
                "firstName": "Apoorv",
                "lastName": "Kumar"
            },
            {
                "id": 37266891700,
                "preferredName": "Hemangee K. Kapoor",
                "firstName": "Hemangee K.",
                "lastName": "Kapoor"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881079",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881079",
        "articleTitle": "All optical implementation of Mach-Zehnder interferometer based reversible sequential circuit",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085581585,
                "preferredName": "Pratik Dutta",
                "firstName": "Pratik",
                "lastName": "Dutta"
            },
            {
                "id": 37085425689,
                "preferredName": "Chandan Bandyopadhyay",
                "firstName": "Chandan",
                "lastName": "Bandyopadhyay"
            },
            {
                "id": 37284440200,
                "preferredName": "Hafizur Rahaman",
                "firstName": "Hafizur",
                "lastName": "Rahaman"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881046",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881046",
        "articleTitle": "Automatic real-time extraction of focused regions in a live video stream using edge width information",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085628984,
                "preferredName": "Sanjay Singh",
                "firstName": "Sanjay",
                "lastName": "Singh"
            },
            {
                "id": 37085633251,
                "preferredName": "Sumeet Saurav",
                "firstName": "Sumeet",
                "lastName": "Saurav"
            },
            {
                "id": 38197785900,
                "preferredName": "Ravi Saini",
                "firstName": "Ravi",
                "lastName": "Saini"
            },
            {
                "id": 37547756400,
                "preferredName": "Anil K Saini",
                "firstName": "Anil K",
                "lastName": "Saini"
            },
            {
                "id": 37424268900,
                "preferredName": "Chandra Shekhar",
                "firstName": "Chandra",
                "lastName": "Shekhar"
            },
            {
                "id": 37425900200,
                "preferredName": "Anil Vohra",
                "firstName": "Anil",
                "lastName": "Vohra"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881050",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881050",
        "articleTitle": "Study of reverse substrate bias effect of 22nm node epitaxial delta doped channel MOS transistor for low power SoC applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086795612,
                "preferredName": "Debayan Bairagi",
                "firstName": "Debayan",
                "lastName": "Bairagi"
            },
            {
                "id": 37646914100,
                "preferredName": "Soumya Pandit",
                "firstName": "Soumya",
                "lastName": "Pandit"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881048",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881048",
        "articleTitle": "An analytic potential and threshold voltage model for short-channel symmetric double-gate MOSFET",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086644491,
                "preferredName": "Vimal Kumar Singh Yadav",
                "firstName": "Vimal Kumar",
                "lastName": "Singh Yadav"
            },
            {
                "id": 37662347100,
                "preferredName": "Ratul Kr. Baruah",
                "firstName": "Ratul Kr.",
                "lastName": "Baruah"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881080",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881080",
        "articleTitle": "A regular network of symmetric functions in quantum-dot cellular automata",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085386828,
                "preferredName": "Arighna Deb",
                "firstName": "Arighna",
                "lastName": "Deb"
            },
            {
                "id": 37272244300,
                "preferredName": "Debesh K. Das",
                "firstName": "Debesh K.",
                "lastName": "Das"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881078",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881078",
        "articleTitle": "Layout-aware signal selection in reconfigurable architectures",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085396594,
                "preferredName": "Prateek Thakyal",
                "firstName": "Prateek",
                "lastName": "Thakyal"
            },
            {
                "id": 37265890400,
                "preferredName": "Prabhat Mishra",
                "firstName": "Prabhat",
                "lastName": "Mishra"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881082",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881082",
        "articleTitle": "Timing-driven Steiner tree construction on uniform λ-geometry",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37861026900,
                "preferredName": "Radhamanjari Samanta",
                "firstName": "Radhamanjari",
                "lastName": "Samanta"
            },
            {
                "id": 37621377400,
                "preferredName": "Adil Erzin",
                "firstName": "Adil",
                "lastName": "Erzin"
            },
            {
                "id": 37863143900,
                "preferredName": "Soumyendu Raha",
                "firstName": "Soumyendu",
                "lastName": "Raha"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881086",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881086",
        "articleTitle": "VLSI implementation of novel fast confluence ICA algorithm for signal processing applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37087204900,
                "preferredName": "M. E. Jayasanthi Ranjith",
                "firstName": "M. E.",
                "lastName": "Jayasanthi Ranjith"
            },
            {
                "id": 38549070900,
                "preferredName": "N. J. R. Muniraj",
                "firstName": "N. J. R.",
                "lastName": "Muniraj"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881049",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881049",
        "articleTitle": "An efficient hardware architecture for stereo disparity estimation",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086663648,
                "preferredName": "Fradaric Joseph",
                "firstName": "Fradaric",
                "lastName": "Joseph"
            },
            {
                "id": 37089547539,
                "preferredName": "Kiran Francis",
                "firstName": "Kiran",
                "lastName": "Francis"
            },
            {
                "id": 37089310125,
                "preferredName": "Archita Hore",
                "firstName": "Archita",
                "lastName": "Hore"
            },
            {
                "id": 37086663026,
                "preferredName": "Siddhanta Roy",
                "firstName": "Siddhanta",
                "lastName": "Roy"
            },
            {
                "id": 37085817707,
                "preferredName": "S. Josephine",
                "firstName": "S.",
                "lastName": "Josephine"
            },
            {
                "id": 37269426400,
                "preferredName": "Roy P Paily",
                "firstName": "Roy P",
                "lastName": "Paily"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881063",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881063",
        "articleTitle": "Operation-aware assist circuit design for improved write performance of FinFET based SRAM",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086648165,
                "preferredName": "Ekta Prajapati",
                "firstName": "Ekta",
                "lastName": "Prajapati"
            },
            {
                "id": 37086044529,
                "preferredName": "Nandakishor Yadav",
                "firstName": "Nandakishor",
                "lastName": "Yadav"
            },
            {
                "id": 37398662600,
                "preferredName": "Manisha Pattanaik",
                "firstName": "Manisha",
                "lastName": "Pattanaik"
            },
            {
                "id": 38237107800,
                "preferredName": "G. K. Sharma",
                "firstName": "G. K.",
                "lastName": "Sharma"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881073",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881073",
        "articleTitle": "A 32×32 CMOS image sensor: Tested using process and temperature compensated voltage controlled current source",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37089102538,
                "preferredName": "P. Saidesh Kumar",
                "firstName": "P. Saidesh",
                "lastName": "Kumar"
            },
            {
                "id": 37086726986,
                "preferredName": "M. A. Seenivasan",
                "firstName": "M. A.",
                "lastName": "Seenivasan"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881081",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881081",
        "articleTitle": "Architectures and algorithms for image and video processing using FPGA-based platform",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38235794900,
                "preferredName": "J. G. Pandey",
                "firstName": "J. G.",
                "lastName": "Pandey"
            },
            {
                "id": 37296832600,
                "preferredName": "A. Karmakar",
                "firstName": "A.",
                "lastName": "Karmakar"
            },
            {
                "id": 37424268900,
                "preferredName": "C. Shekhar",
                "firstName": "C.",
                "lastName": "Shekhar"
            },
            {
                "id": 37830261800,
                "preferredName": "S. Gurunarayanan",
                "firstName": "S.",
                "lastName": "Gurunarayanan"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881083",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881083",
        "articleTitle": "A Pseudo-Deadline Based O(1) proportional share scheduler for embedded systems",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085929282,
                "preferredName": "Swarnendu Ray",
                "firstName": "Swarnendu",
                "lastName": "Ray"
            },
            {
                "id": 37395178200,
                "preferredName": "Arnab Sarkar",
                "firstName": "Arnab",
                "lastName": "Sarkar"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881056",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881056",
        "articleTitle": "A novel architecture for QPSK modulation based on time-mode signal processing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086659049,
                "preferredName": "Sumit Saha",
                "firstName": "Sumit",
                "lastName": "Saha"
            },
            {
                "id": 37085715738,
                "preferredName": "Bapi Kar",
                "firstName": "Bapi",
                "lastName": "Kar"
            },
            {
                "id": 38272422400,
                "preferredName": "Susmita Sur-Kolay",
                "firstName": "Susmita",
                "lastName": "Sur-Kolay"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881062",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881062",
        "articleTitle": "An empirical delta delay model for highly scaled CMOS inverter considering Well Proximity Effect",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086760369,
                "preferredName": "Bijay Kumar Dalai",
                "firstName": "Bijay Kumar",
                "lastName": "Dalai"
            },
            {
                "id": 37087874823,
                "preferredName": "N. Karnnan",
                "firstName": "N.",
                "lastName": "Karnnan"
            },
            {
                "id": 37085533556,
                "preferredName": "Arvind Sharma",
                "firstName": "Arvind",
                "lastName": "Sharma"
            },
            {
                "id": 37283165400,
                "preferredName": "Bulusu Anand",
                "firstName": "Bulusu",
                "lastName": "Anand"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881072",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881072",
        "articleTitle": "FPGA-based implementation of M4RM for matrix multiplication over GF(2)",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086713488,
                "preferredName": "Vivek Kumar",
                "firstName": "Vivek",
                "lastName": "Kumar"
            },
            {
                "id": 37656564000,
                "preferredName": "Vinay B. Y. Kumar",
                "firstName": "Vinay B. Y.",
                "lastName": "Kumar"
            },
            {
                "id": 37391793900,
                "preferredName": "Sachin B. Patkar",
                "firstName": "Sachin B.",
                "lastName": "Patkar"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881043",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881043",
        "articleTitle": "Signature analysis for synthesis of reversible circuit",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086723752,
                "preferredName": "Palash Das",
                "firstName": "Palash",
                "lastName": "Das"
            },
            {
                "id": 37061413200,
                "preferredName": "Bikromadittya Mondal",
                "firstName": "Bikromadittya",
                "lastName": "Mondal"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881070",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881070",
        "articleTitle": "Hardware accelerator for real-time image resizing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086796810,
                "preferredName": "Pranav Narayan Gour",
                "firstName": "Pranav Narayan",
                "lastName": "Gour"
            },
            {
                "id": 37086796817,
                "preferredName": "Sujay Narumanchi",
                "firstName": "Sujay",
                "lastName": "Narumanchi"
            },
            {
                "id": 37085633251,
                "preferredName": "Sumeet Saurav",
                "firstName": "Sumeet",
                "lastName": "Saurav"
            },
            {
                "id": 37085628984,
                "preferredName": "Sanjay Singh",
                "firstName": "Sanjay",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881061",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881061",
        "articleTitle": "Extending the scope of translation validation by augmenting path based equivalence checkers with SMT solvers",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37956078800,
                "preferredName": "Kunal Banerjee",
                "firstName": "Kunal",
                "lastName": "Banerjee"
            },
            {
                "id": 37298370300,
                "preferredName": "Chittaranjan Mandal",
                "firstName": "Chittaranjan",
                "lastName": "Mandal"
            },
            {
                "id": 37265747200,
                "preferredName": "Dipankar Sarkar",
                "firstName": "Dipankar",
                "lastName": "Sarkar"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881036",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881036",
        "articleTitle": "A spare link based reliable Network-on-Chip design",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38475078800,
                "preferredName": "Navonil Chatterjee",
                "firstName": "Navonil",
                "lastName": "Chatterjee"
            },
            {
                "id": 38546942800,
                "preferredName": "N. Prasad",
                "firstName": "N.",
                "lastName": "Prasad"
            },
            {
                "id": 37088145624,
                "preferredName": "Santanu Chattapadhya",
                "firstName": "Santanu",
                "lastName": "Chattapadhya"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881089",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881089",
        "articleTitle": "Particle Swarm Optimization guided multi-frequency power-aware System-on-Chip test scheduling using window-based peak power model",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085371600,
                "preferredName": "Rajit Karmakar",
                "firstName": "Rajit",
                "lastName": "Karmakar"
            },
            {
                "id": 37085373035,
                "preferredName": "Aditya Agarwal",
                "firstName": "Aditya",
                "lastName": "Agarwal"
            },
            {
                "id": 37277128800,
                "preferredName": "Santanu Chattopadhyay",
                "firstName": "Santanu",
                "lastName": "Chattopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881057",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881057",
        "articleTitle": "A re-router for optimizing wire length in two-and four-layer no-dogleg channel routing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37710870200,
                "preferredName": "Swagata Saha Sau",
                "firstName": "Swagata Saha",
                "lastName": "Sau"
            },
            {
                "id": 37355836500,
                "preferredName": "Rajat Kumar Pal",
                "firstName": "Rajat Kumar",
                "lastName": "Pal"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881068",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881068",
        "articleTitle": "A 45 uW 13 pJ/conv-step 7.4-ENOB 40 kS/s SAR ADC for digital microfluidic biochip applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086034549,
                "preferredName": "Indrajit Das",
                "firstName": "Indrajit",
                "lastName": "Das"
            },
            {
                "id": 38666646300,
                "preferredName": "Manodipan Sahoo",
                "firstName": "Manodipan",
                "lastName": "Sahoo"
            },
            {
                "id": 37958578500,
                "preferredName": "Pranab Roy",
                "firstName": "Pranab",
                "lastName": "Roy"
            },
            {
                "id": 37284440200,
                "preferredName": "Hafizur Rahaman",
                "firstName": "Hafizur",
                "lastName": "Rahaman"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881041",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881041",
        "articleTitle": "A locally reconfigurable Network-on-Chip architecture and application mapping onto it",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085753731,
                "preferredName": "J. Soumya",
                "firstName": "J.",
                "lastName": "Soumya"
            },
            {
                "id": 37089397297,
                "preferredName": "Ashish Sharma",
                "firstName": "Ashish",
                "lastName": "Sharma"
            },
            {
                "id": 37277128800,
                "preferredName": "Santanu Chattopadhyay",
                "firstName": "Santanu",
                "lastName": "Chattopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "6873898",
        "doi": "10.1109/ISVDAT.2014.6881084",
        "publicationYear": "2014",
        "publicationDate": "16-18 July 2014",
        "articleNumber": "6881084",
        "articleTitle": "Loop unrolling with fine grained power gating for runtime leakage power reduction",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "18th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37668167700,
                "preferredName": "Sumanta Pyne",
                "firstName": "Sumanta",
                "lastName": "Pyne"
            },
            {
                "id": 37286349300,
                "preferredName": "Ajit Pal",
                "firstName": "Ajit",
                "lastName": "Pal"
            }
        ]
    }
]