#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 18 11:57:23 2017
# Process ID: 5764
# Current directory: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2252 F:\Work\2017\ZGDL-2017-YF-012\cpu\YF-012-V1.1-FPGA_bk1218\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.xpr
# Log file: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/vivado.log
# Journal file: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.xpr
INFO: [Project 1-313] Project file moved from 'F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1215/YF-012-V1.0-FPGA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/Miz_ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 941.035 ; gain = 316.055
open_bd_design {F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_5
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_6
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_7
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_8
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_9
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_10
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_11
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_12
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.2 - xadc_wiz_0
INFO: [Device 21-403] Loading part xc7z020clg484-2
Adding component instance block -- xilinx.com:user:Timer_10us_m:1.0 - Timer_10us_m_0
Adding component instance block -- xilinx.com:user:DataGen_3ch:1.0 - DataGen_3ch_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_ps> from BD file <F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1306.301 ; gain = 361.832
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_13
endgroup
set_property location {10 3059 1537} [get_bd_cells axi_gpio_13]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_14
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_15
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {18}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M15_AXI] [get_bd_intf_pins axi_gpio_15/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M16_AXI] [get_bd_intf_pins axi_gpio_14/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M17_AXI] [get_bd_intf_pins axi_gpio_13/S_AXI]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M17_AXI]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M15_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_15/S_AXI] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M17_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M15_AXI] [get_bd_intf_pins axi_gpio_13/S_AXI]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M15_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M16_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M17_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M15_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M16_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M17_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
startgroup
connect_bd_net [get_bd_pins axi_gpio_15/s_axi_aclk] [get_bd_pins axi_gpio_14/s_axi_aclk]
endgroup
connect_bd_net [get_bd_pins axi_gpio_14/s_axi_aclk] [get_bd_pins axi_gpio_13/s_axi_aclk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_14/s_axi_aclk] [get_bd_pins axi_gpio_13/s_axi_aclk]'
connect_bd_net [get_bd_pins axi_gpio_15/s_axi_aresetn] [get_bd_pins axi_gpio_11/s_axi_aresetn]
connect_bd_net [get_bd_pins axi_gpio_13/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_gpio_14/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_gpio_14/s_axi_aclk] [get_bd_pins axi_gpio_13/s_axi_aclk]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins axi_gpio_13/s_axi_aclk] [get_bd_pins axi_gpio_11/s_axi_aclk]
connect_bd_net [get_bd_pins axi_gpio_14/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_gpio_15/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_15]
endgroup
startgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_15]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_14]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_13]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins axi_gpio_14/GPIO] [get_bd_intf_ports GPIO]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_1
connect_bd_intf_net [get_bd_intf_pins axi_gpio_15/GPIO] [get_bd_intf_ports GPIO_1]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_2
connect_bd_intf_net [get_bd_intf_pins axi_gpio_13/GPIO] [get_bd_intf_ports GPIO_2]
endgroup
set_property name CH_EN1 [get_bd_intf_ports GPIO_2]
set_property name CH_EN2 [get_bd_intf_ports GPIO]
set_property name CH_EN3 [get_bd_intf_ports GPIO_1]
regenerate_bd_layout
save_bd_design
open_bd_design {F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd}
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_13/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_15/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_14/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
validate_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1559.855 ; gain = 0.000
reset_target all [get_files  F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd]
export_ip_user_files -of_objects  [get_files  F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd] -sync -no_script -force -quiet
generate_target all [get_files  F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd]
INFO: [BD 41-1662] The design 'design_ps.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_13/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_15/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_14/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.vhd
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps_wrapper.vhd
Wrote  : <F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_ps_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_ps_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axis_data_fifo_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_2_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_2_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_2_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_2_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_2_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_2_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_2_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_2_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_2_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_2_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_4_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_4_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_4_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_4_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_4_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_6 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_4_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_4_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_4_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_4_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_4_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_7 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_4_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_4_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_4_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_4_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_4_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_8 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_9 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_10 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_1_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_1_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_1_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_1_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_1_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_11 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_DataGen_3ch_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_DataGen_3ch_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_DataGen_3ch_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_DataGen_3ch_0_1/pretrig_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_DataGen_3ch_0_1/pretrig_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_DataGen_3ch_0_1/fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_DataGen_3ch_0_1/fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_DataGen_3ch_0_1/dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_DataGen_3ch_0_1/dds_compiler_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataGen_3ch_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_1_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_1_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_1_3'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_1_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_1_3'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_10us_m_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
Exporting to file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps.hwh
Generated Block Design Tcl file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps_bd.tcl
Generated Hardware Definition File F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.hwdef
generate_target: Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1591.691 ; gain = 31.836
export_ip_user_files -of_objects [get_files F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd] -no_script -force -quiet
export_simulation -of_objects [get_files F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd] -directory F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.ip_user_files/sim_scripts -force -quiet
assign_bd_address [get_bd_addr_segs {axi_gpio_13/S_AXI/Reg }]
</axi_gpio_13/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x412D0000 [ 64K ]>
assign_bd_address [get_bd_addr_segs {axi_gpio_15/S_AXI/Reg }]
</axi_gpio_15/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x412E0000 [ 64K ]>
assign_bd_address [get_bd_addr_segs {axi_gpio_14/S_AXI/Reg }]
</axi_gpio_14/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x412F0000 [ 64K ]>
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.934 ; gain = 0.461
save_bd_design
Wrote  : <F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'design_ps.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.vhd
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataGen_3ch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_10us_m_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_15 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps.hwh
Generated Block Design Tcl file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps_bd.tcl
Generated Hardware Definition File F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.hwdef
INFO: [HDL 9-1061] Parsing VHDL file "F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps_wrapper.vhd" into library xil_defaultlib [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.vhd" into library xil_defaultlib [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.vhd:1]
[Mon Dec 18 14:53:16 2017] Launched synth_1...
Run output will be captured here: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.012 ; gain = 29.078
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-2
INFO: [Netlist 29-17] Analyzing 365 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_processing_system7_0_0/design_ps_processing_system7_0_0.xdc] for cell 'design_ps_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_processing_system7_0_0/design_ps_processing_system7_0_0.xdc] for cell 'design_ps_i/processing_system7_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0_board.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0_board.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1_board.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1_board.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0_board.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0_board.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0_board.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0_board.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1_board.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1_board.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2_board.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2_board.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0_board.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0_board.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1_board.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1_board.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2_board.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2_board.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2_board.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2_board.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1_board.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1_board.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2_board.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2_board.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prefifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prefifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3_board.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3_board.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0_board.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0_board.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2240.336 ; gain = 462.805
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xadc_wiz_0_0/design_ps_xadc_wiz_0_0.xdc] for cell 'design_ps_i/xadc_wiz_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xadc_wiz_0_0/design_ps_xadc_wiz_0_0.xdc] for cell 'design_ps_i/xadc_wiz_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0_board.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0_board.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0_board.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0_board.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0_board.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0_board.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Parsing XDC File [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'CH_EN1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CH_EN1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CH_EN2'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CH_EN2'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CH_EN3'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CH_EN3'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_p' matched to 'port' objects. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:22]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_p' already exists, overwriting the previous clock with the same name. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:129]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:129]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:131]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:131]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:133]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:133]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:135]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:135]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:137]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:137]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:139]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:140]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:140]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:142]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:142]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:144]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:144]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:146]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:146]
WARNING: [Vivado 12-507] No nets matched 'design_ps_i/Timer_1us_m_0_timer_1us_o'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:148]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_in1_design_ps_clk_wiz_0_0'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:150]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_in1_design_ps_clk_wiz_0_0'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:152]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:152]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_in1_design_ps_clk_wiz_0_0'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:351]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:351]
Finished Parsing XDC File [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc]
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0_clocks.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0_clocks.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0_clocks.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0_clocks.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_auto_us_0/design_ps_auto_us_0_clocks.xdc] for cell 'design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_auto_us_0/design_ps_auto_us_0_clocks.xdc] for cell 'design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2247.180 ; gain = 591.168
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*CH_EN*" } ]
delete_debug_core [get_debug_cores {u_ila_0_0 u_ila_1_0 u_ila_2_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_ps_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list design_ps_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_ps_i/xadc_wiz_0/s_axi_rdata[0]} {design_ps_i/xadc_wiz_0/s_axi_rdata[1]} {design_ps_i/xadc_wiz_0/s_axi_rdata[2]} {design_ps_i/xadc_wiz_0/s_axi_rdata[3]} {design_ps_i/xadc_wiz_0/s_axi_rdata[4]} {design_ps_i/xadc_wiz_0/s_axi_rdata[5]} {design_ps_i/xadc_wiz_0/s_axi_rdata[6]} {design_ps_i/xadc_wiz_0/s_axi_rdata[7]} {design_ps_i/xadc_wiz_0/s_axi_rdata[8]} {design_ps_i/xadc_wiz_0/s_axi_rdata[9]} {design_ps_i/xadc_wiz_0/s_axi_rdata[10]} {design_ps_i/xadc_wiz_0/s_axi_rdata[11]} {design_ps_i/xadc_wiz_0/s_axi_rdata[12]} {design_ps_i/xadc_wiz_0/s_axi_rdata[13]} {design_ps_i/xadc_wiz_0/s_axi_rdata[14]} {design_ps_i/xadc_wiz_0/s_axi_rdata[15]} {design_ps_i/xadc_wiz_0/s_axi_rdata[16]} {design_ps_i/xadc_wiz_0/s_axi_rdata[17]} {design_ps_i/xadc_wiz_0/s_axi_rdata[18]} {design_ps_i/xadc_wiz_0/s_axi_rdata[19]} {design_ps_i/xadc_wiz_0/s_axi_rdata[20]} {design_ps_i/xadc_wiz_0/s_axi_rdata[21]} {design_ps_i/xadc_wiz_0/s_axi_rdata[22]} {design_ps_i/xadc_wiz_0/s_axi_rdata[23]} {design_ps_i/xadc_wiz_0/s_axi_rdata[24]} {design_ps_i/xadc_wiz_0/s_axi_rdata[25]} {design_ps_i/xadc_wiz_0/s_axi_rdata[26]} {design_ps_i/xadc_wiz_0/s_axi_rdata[27]} {design_ps_i/xadc_wiz_0/s_axi_rdata[28]} {design_ps_i/xadc_wiz_0/s_axi_rdata[29]} {design_ps_i/xadc_wiz_0/s_axi_rdata[30]} {design_ps_i/xadc_wiz_0/s_axi_rdata[31]} ]]
set_property port_width 16 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[0]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[1]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[2]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[3]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[4]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[5]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[6]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[7]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[8]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[9]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[10]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[11]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[12]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[13]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[14]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[0]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[1]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[2]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[3]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[4]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[5]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[6]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[7]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[8]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[9]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[10]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[11]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[12]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[13]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[14]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pre_fifo_num[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[0]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[1]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[2]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[3]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[4]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[5]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[6]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[7]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[8]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[9]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[10]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[11]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[12]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[13]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[14]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[0]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[1]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[2]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[3]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[4]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[5]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[6]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[7]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[8]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[9]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[10]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[11]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[12]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[13]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[14]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_ch_sample_state[0]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_ch_sample_state[1]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_ch_sample_state[2]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_ch_sample_state[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {design_ps_i/DataGen_3ch_0/inst/sw_ch_out[0]} {design_ps_i/DataGen_3ch_0/inst/sw_ch_out[1]} {design_ps_i/DataGen_3ch_0/inst/sw_ch_out[2]} {design_ps_i/DataGen_3ch_0/inst/sw_ch_out[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {design_ps_i/DataGen_3ch_0/inst/sw_ch_state[0]} {design_ps_i/DataGen_3ch_0/inst/sw_ch_state[1]} {design_ps_i/DataGen_3ch_0/inst/sw_ch_state[2]} {design_ps_i/DataGen_3ch_0/inst/sw_ch_state[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[0]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[1]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[2]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[3]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[4]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[5]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[6]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[7]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[8]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[9]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[10]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[11]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[12]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[13]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[14]} {design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch1_S_AXIS_start ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch1_S_AXIS_tlast ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch1_S_AXIS_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch1_S_AXIS_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch1_send_busy ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch1_send_busy_t ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch2_S_AXIS_start ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch2_S_AXIS_tlast ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch2_S_AXIS_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch2_S_AXIS_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch2_send_busy ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch2_send_busy_t ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch3_S_AXIS_start ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch3_S_AXIS_tlast ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch3_S_AXIS_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch3_S_AXIS_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
connect_debug_port u_ila_1/probe24 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch3_send_busy ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
connect_debug_port u_ila_1/probe25 [get_nets [list design_ps_i/DataGen_3ch_0/inst/ch3_send_busy_t ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
connect_debug_port u_ila_1/probe26 [get_nets [list design_ps_i/DataGen_3ch_0/clk ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
connect_debug_port u_ila_1/probe27 [get_nets [list design_ps_i/DataGen_3ch_0_hf_ch_send_flag ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe28]
connect_debug_port u_ila_1/probe28 [get_nets [list design_ps_i/DataGen_3ch_0_S_AXIS_TLAST ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe29]
connect_debug_port u_ila_1/probe29 [get_nets [list design_ps_i/DataGen_3ch_0_S_AXIS_TREADY ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe30]
connect_debug_port u_ila_1/probe30 [get_nets [list design_ps_i/DataGen_3ch_0_S_AXIS_TVALID ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe31]
connect_debug_port u_ila_1/probe31 [get_nets [list design_ps_i/DataGen_3ch_0/inst/hf_ch1_send_flag ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe32]
connect_debug_port u_ila_1/probe32 [get_nets [list design_ps_i/DataGen_3ch_0/inst/hf_ch2_send_flag ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe33]
connect_debug_port u_ila_1/probe33 [get_nets [list design_ps_i/DataGen_3ch_0/inst/hf_ch3_send_flag ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe34]
connect_debug_port u_ila_1/probe34 [get_nets [list design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_rd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe35]
connect_debug_port u_ila_1/probe35 [get_nets [list design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_wr_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe36]
connect_debug_port u_ila_1/probe36 [get_nets [list design_ps_i/Timer_10us_m_0_timer_10us_o ]]
set_property port_width 16 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[0]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[1]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[2]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[3]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[4]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[5]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[6]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[7]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[8]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[9]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[10]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[11]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[12]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[13]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[14]} {design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/trig_level[15]} ]]
create_debug_port u_ila_2 probe
set_property port_width 16 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {design_ps_i/DataGen_3ch_0/pretrig[0]} {design_ps_i/DataGen_3ch_0/pretrig[1]} {design_ps_i/DataGen_3ch_0/pretrig[2]} {design_ps_i/DataGen_3ch_0/pretrig[3]} {design_ps_i/DataGen_3ch_0/pretrig[4]} {design_ps_i/DataGen_3ch_0/pretrig[5]} {design_ps_i/DataGen_3ch_0/pretrig[6]} {design_ps_i/DataGen_3ch_0/pretrig[7]} {design_ps_i/DataGen_3ch_0/pretrig[8]} {design_ps_i/DataGen_3ch_0/pretrig[9]} {design_ps_i/DataGen_3ch_0/pretrig[10]} {design_ps_i/DataGen_3ch_0/pretrig[11]} {design_ps_i/DataGen_3ch_0/pretrig[12]} {design_ps_i/DataGen_3ch_0/pretrig[13]} {design_ps_i/DataGen_3ch_0/pretrig[14]} {design_ps_i/DataGen_3ch_0/pretrig[15]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list {design_ps_i/CH_EN1_tri_o[0]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list {design_ps_i/CH_EN2_tri_o[0]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list {design_ps_i/CH_EN3_tri_o[0]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list design_ps_i/DataGen_3ch_0/DataGen_ready ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2349.719 ; gain = 0.000
[Mon Dec 18 15:21:09 2017] Launched impl_1...
Run output will be captured here: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/impl_1/runme.log
validate_bd_design -force
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2349.719 ; gain = 0.000
save_bd_design
Wrote  : <F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_ps.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.vhd
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataGen_3ch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_10us_m_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_15 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps.hwh
Generated Block Design Tcl file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps_bd.tcl
Generated Hardware Definition File F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 18 15:37:19 2017] Launched synth_1...
Run output will be captured here: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/synth_1/runme.log
[Mon Dec 18 15:37:19 2017] Launched impl_1...
Run output will be captured here: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2396.000 ; gain = 46.168
validate_bd_design -force
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2399.922 ; gain = 0.000
save_bd_design
Wrote  : <F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_ps.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.vhd
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataGen_3ch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_10us_m_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_15 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps.hwh
Generated Block Design Tcl file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps_bd.tcl
Generated Hardware Definition File F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 18 16:06:51 2017] Launched synth_1...
Run output will be captured here: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/synth_1/runme.log
[Mon Dec 18 16:06:51 2017] Launched impl_1...
Run output will be captured here: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/impl_1/runme.log
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_gpio_13_Reg]
assign_bd_address
</axi_gpio_13/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x412D0000 [ 64K ]>
exclude_bd_addr_seg [get_bd_addr_segs processing_system7_0/Data/SEG_axi_gpio_15_Reg]
Excluding </axi_gpio_15/S_AXI/Reg> from </processing_system7_0/Data>
undo
INFO: [Common 17-17] undo 'exclude_bd_addr_seg [get_bd_addr_segs processing_system7_0/Data/SEG_axi_gpio_15_Reg]'
ERROR: [BD 41-1599] /processing_system7_0/Data/SEG_axi_gpio_15_Reg is already excluded.
ERROR: [Common 17-39] 'undo' failed due to earlier errors.
include_bd_addr_seg [get_bd_addr_segs -excluded processing_system7_0/Data/SEG_axi_gpio_15_Reg]
Including </axi_gpio_15/S_AXI/Reg> into </processing_system7_0/Data>
save_bd_design
Wrote  : <F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.vhd
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps_wrapper.vhd
Wrote  : <F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataGen_3ch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_10us_m_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_15 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_tier2_xbar_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps.hwh
Generated Block Design Tcl file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps_bd.tcl
Generated Hardware Definition File F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 18 16:09:16 2017] Launched synth_1...
Run output will be captured here: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/synth_1/runme.log
[Mon Dec 18 16:09:16 2017] Launched impl_1...
Run output will be captured here: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2448.328 ; gain = 23.313
reset_run synth_1
reset_target all [get_files  F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd]
export_ip_user_files -of_objects  [get_files  F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd] -sync -no_script -force -quiet
generate_target all [get_files  F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd]
INFO: [BD 41-1662] The design 'design_ps.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.vhd
VHDL Output written to : F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps_wrapper.vhd
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_ps_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_ps_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axis_data_fifo_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_2_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_2_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_2_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_2_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_2_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_2_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_2_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_2_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_2_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_2_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_4_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_4_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_4_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_4_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_4_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_6 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_4_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_4_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_4_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_4_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_4_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_7 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_4_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_4_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_4_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_4_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_4_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_8 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_9 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_10 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_1_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_1_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_1_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_1_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_1_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_11 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_DataGen_3ch_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_DataGen_3ch_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_DataGen_3ch_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_DataGen_3ch_0_1/pretrig_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_DataGen_3ch_0_1/pretrig_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_DataGen_3ch_0_1/fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_DataGen_3ch_0_1/fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_DataGen_3ch_0_1/dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_DataGen_3ch_0_1/dds_compiler_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataGen_3ch_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_ps_axi_gpio_1_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_ps_axi_gpio_1_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_ps_axi_gpio_1_3'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_ps_axi_gpio_1_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_ps_axi_gpio_1_3'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_10us_m_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/tier2_xbar_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps.hwh
Generated Block Design Tcl file F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hw_handoff/design_ps_bd.tcl
Generated Hardware Definition File F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps.hwdef
generate_target: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2484.617 ; gain = 36.289
export_ip_user_files -of_objects [get_files F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd] -no_script -force -quiet
export_simulation -of_objects [get_files F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd] -directory F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 18 16:19:17 2017] Launched synth_1...
Run output will be captured here: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/synth_1/runme.log
[Mon Dec 18 16:19:17 2017] Launched impl_1...
Run output will be captured here: F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 365 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_processing_system7_0_0/design_ps_processing_system7_0_0.xdc] for cell 'design_ps_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_processing_system7_0_0/design_ps_processing_system7_0_0.xdc] for cell 'design_ps_i/processing_system7_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0_board.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0_board.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1_board.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1_board.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0_board.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0_board.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0_board.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0_board.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1_board.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1_board.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2_board.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2_board.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0_board.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0_board.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1_board.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1_board.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2_board.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2_board.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2_board.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2_board.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1_board.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1_board.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2_board.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2_board.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prefifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prefifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3_board.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3_board.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0_board.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0_board.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2571.297 ; gain = 46.363
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xadc_wiz_0_0/design_ps_xadc_wiz_0_0.xdc] for cell 'design_ps_i/xadc_wiz_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xadc_wiz_0_0/design_ps_xadc_wiz_0_0.xdc] for cell 'design_ps_i/xadc_wiz_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0_board.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0_board.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0_board.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0_board.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0_board.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0_board.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Parsing XDC File [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'CH_EN1_tri_o'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CH_EN1_tri_o'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CH_EN2_tri_o'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CH_EN2_tri_o'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CH_EN3_tri_o'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CH_EN3_tri_o'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_p' matched to 'port' objects. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:22]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_p' already exists, overwriting the previous clock with the same name. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:129]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:129]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:131]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:131]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:133]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:133]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:135]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:135]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:137]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:137]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:139]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:140]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:140]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:142]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:142]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:144]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:144]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:146]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:146]
WARNING: [Vivado 12-507] No nets matched 'design_ps_i/Timer_1us_m_0_timer_1us_o'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:148]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_in1_design_ps_clk_wiz_0_0'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:150]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_in1_design_ps_clk_wiz_0_0'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:152]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:152]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_in1_design_ps_clk_wiz_0_0'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_in1_design_ps_clk_wiz_0_0'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:365]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:365]
Finished Parsing XDC File [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc]
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0_clocks.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0_clocks.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0_clocks.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0_clocks.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_auto_us_0/design_ps_auto_us_0_clocks.xdc] for cell 'design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_auto_us_0/design_ps_auto_us_0_clocks.xdc] for cell 'design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2571.297 ; gain = 46.363
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-83] After netlist scanning, we attempted to add instance dbg_hub to the debug core list but the instance was already accounted for as a debug core. Instance will not be added...
INFO: [Chipscope 16-83] After netlist scanning, we attempted to add instance u_ila_0 to the debug core list but the instance was already accounted for as a debug core. Instance will not be added...
INFO: [Chipscope 16-83] After netlist scanning, we attempted to add instance u_ila_1 to the debug core list but the instance was already accounted for as a debug core. Instance will not be added...
INFO: [Chipscope 16-83] After netlist scanning, we attempted to add instance u_ila_2 to the debug core list but the instance was already accounted for as a debug core. Instance will not be added...
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_processing_system7_0_0/design_ps_processing_system7_0_0.xdc] for cell 'design_ps_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_processing_system7_0_0/design_ps_processing_system7_0_0.xdc] for cell 'design_ps_i/processing_system7_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0_board.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0_board.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1_board.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1_board.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0_board.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0_board.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0_board.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0_board.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1_board.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1_board.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2_board.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2_board.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0_board.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0_board.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1_board.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1_board.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2_board.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2_board.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2_board.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2_board.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1_board.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1_board.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2_board.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2_board.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prefifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prefifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3_board.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3_board.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0_board.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0_board.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2571.297 ; gain = 0.000
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xadc_wiz_0_0/design_ps_xadc_wiz_0_0.xdc] for cell 'design_ps_i/xadc_wiz_0/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xadc_wiz_0_0/design_ps_xadc_wiz_0_0.xdc] for cell 'design_ps_i/xadc_wiz_0/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0_board.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0_board.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0_board.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0_board.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0_board.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0_board.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Finished Parsing XDC File [f:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Parsing XDC File [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_p' matched to 'port' objects. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:22]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_p' already exists, overwriting the previous clock with the same name. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:129]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:129]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:131]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:131]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:133]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:133]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:135]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:135]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:137]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:137]
CRITICAL WARNING: [Vivado 12-1420] Debug port 'probe31' was not found. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:139]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:140]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:140]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:142]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:142]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:144]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:144]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:146]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:146]
WARNING: [Vivado 12-507] No nets matched 'design_ps_i/Timer_1us_m_0_timer_1us_o'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:148]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:148]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_clk_in1_design_ps_clk_wiz_0_0'; it was auto-generated for ChipScope. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_clk_in1_design_ps_clk_wiz_0_0'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:152]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:152]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_clk_in1_design_ps_clk_wiz_0_0'; it was auto-generated for ChipScope. [F:/Work/2017/ZGDL-2017-YF-012/cpu/YF-012-V1.1-FPGA_bk1218/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:154]
