Release 14.6 - Bitgen P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx9.nph' in environment
/home/openbts/luisyaya/14.6/ISE_DS/ISE/.
   "LVDS_test" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -3

Wed Jul 12 17:48:35 2017

/home/openbts/luisyaya/14.6/ISE_DS/ISE/bin/lin64/unwrapped/bitgen -l -w -g TdoPin:PULLNONE -g DonePin:PULLUP -g CRC:enable -g StartUpClk:CCLK project_r.ncd 

Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No*                  |
+----------------------+----------------------+
| ConfigRate           | 2*                   |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| DonePin              | Pullup**             |
+----------------------+----------------------+
| ProgPin              | Pullup*              |
+----------------------+----------------------+
| TckPin               | Pullup*              |
+----------------------+----------------------+
| TdiPin               | Pullup*              |
+----------------------+----------------------+
| TdoPin               | Pullnone             |
+----------------------+----------------------+
| TmsPin               | Pullup*              |
+----------------------+----------------------+
| UnusedPin            | Pulldown*            |
+----------------------+----------------------+
| GWE_cycle            | 6*                   |
+----------------------+----------------------+
| GTS_cycle            | 5*                   |
+----------------------+----------------------+
| LCK_cycle            | NoWait*              |
+----------------------+----------------------+
| DONE_cycle           | 4*                   |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No*                  |
+----------------------+----------------------+
| DonePipe             | No*                  |
+----------------------+----------------------+
| Security             | None*                |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF*          |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No*                  |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| drive_awake          | No*                  |
+----------------------+----------------------+
| Reset_on_err         | No*                  |
+----------------------+----------------------+
| suspend_filter       | Yes*                 |
+----------------------+----------------------+
| en_sw_gsr            | No*                  |
+----------------------+----------------------+
| en_suspend           | No*                  |
+----------------------+----------------------+
| sw_clk               | Startupclk*          |
+----------------------+----------------------+
| sw_gwe_cycle         | 5*                   |
+----------------------+----------------------+
| sw_gts_cycle         | 4*                   |
+----------------------+----------------------+
| multipin_wakeup      | No*                  |
+----------------------+----------------------+
| wakeup_mask          | 0x00*                |
+----------------------+----------------------+
| ExtMasterCclk_en     | No*                  |
+----------------------+----------------------+
| ExtMasterCclk_divide | 1*                   |
+----------------------+----------------------+
| CrcCoverage          | No*                  |
+----------------------+----------------------+
| glutmask             | Yes*                 |
+----------------------+----------------------+
| next_config_addr     | 0x00000000*          |
+----------------------+----------------------+
| next_config_new_mode | No*                  |
+----------------------+----------------------+
| next_config_boot_mode | 001*                 |
+----------------------+----------------------+
| next_config_register_write | Enable*              |
+----------------------+----------------------+
| next_config_reboot   | Enable*              |
+----------------------+----------------------+
| golden_config_addr   | 0x00000000*          |
+----------------------+----------------------+
| failsafe_user        | 0x0000*              |
+----------------------+----------------------+
| TIMER_CFG            | None*                |
+----------------------+----------------------+
| spi_buswidth         | 1*                   |
+----------------------+----------------------+
| TimeStamp            | Default*             |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No*                  |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

No constraints file was processed.

Running DRC.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   videoencoder/clockgenerator/dcm_clk, consult the device Data Sheet.
WARNING:PhysDesignRules:774 - Unexpected DCM configuration. CLKOUT_PHASE_SHIFT
   is not configured VARIABLE for comp dcm_main. The PSEN pin is connected to an
   active signal. The PSEN pin should be connected to GND to guarantee the
   expected operation.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp dcm_main, consult the
   device Data Sheet.
ERROR:PhysDesignRules:2199 - IOB RX_TMDS<0> has an I/O Standard TMDS_33, which
   requires VCCAUX voltage to be set to 3.3. The current VCCAUX setting is 2.5.
   To resolve this error, please change the IOSTANDARD setting for this port or
   set the VCCAUX voltage to 3.3. In order to change VCCAUX voltage
   specification, please add the following to your UCF file: CONFIG VCCAUX=3.3;
ERROR:PhysDesignRules:2199 - IOB RX_TMDS<1> has an I/O Standard TMDS_33, which
   requires VCCAUX voltage to be set to 3.3. The current VCCAUX setting is 2.5.
   To resolve this error, please change the IOSTANDARD setting for this port or
   set the VCCAUX voltage to 3.3. In order to change VCCAUX voltage
   specification, please add the following to your UCF file: CONFIG VCCAUX=3.3;
ERROR:PhysDesignRules:2199 - IOB RX_TMDS<2> has an I/O Standard TMDS_33, which
   requires VCCAUX voltage to be set to 3.3. The current VCCAUX setting is 2.5.
   To resolve this error, please change the IOSTANDARD setting for this port or
   set the VCCAUX voltage to 3.3. In order to change VCCAUX voltage
   specification, please add the following to your UCF file: CONFIG VCCAUX=3.3;
ERROR:PhysDesignRules:2199 - IOB RX_TMDS<3> has an I/O Standard TMDS_33, which
   requires VCCAUX voltage to be set to 3.3. The current VCCAUX setting is 2.5.
   To resolve this error, please change the IOSTANDARD setting for this port or
   set the VCCAUX voltage to 3.3. In order to change VCCAUX voltage
   specification, please add the following to your UCF file: CONFIG VCCAUX=3.3;
ERROR:Bitgen:25 - DRC detected 4 errors and 1 warnings.  Please see the
   previously displayed individual error or warning messages for more details.
INFO:Bitgen:328 - DRC errors can be caused by a missing constraints file (.pcf).
