
C:\Users\Terence\Desktop\AccelAutoencoder\HLS\solution1\sim\verilog>set PATH= 

C:\Users\Terence\Desktop\AccelAutoencoder\HLS\solution1\sim\verilog>call U:/VivadoSuite-10-19-2022/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_Autoencoder_top glbl -Oenable_linking_all_libraries  -prj Autoencoder.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s Autoencoder  
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: U:/VivadoSuite-10-19-2022/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Autoencoder_top glbl -Oenable_linking_all_libraries -prj Autoencoder.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s Autoencoder 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/AESL_axi_slave_CONTROL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CONTROL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Autoencoder_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_52_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_52_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_58_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_58_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_63_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_63_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_69_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_69_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_BackPropagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_BackPropagate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_BackPropagateDecoderWeightChanges.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_BackPropagateDecoderWeightChanges
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_BackPropagateDecoderWeightChanges_Pipeline_Loop31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_BackPropagateDecoderWeightChanges_Pipeline_Loop31
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_BackPropagateDecoderWeights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_BackPropagateDecoderWeights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_BackPropagateEncoderWeights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_BackPropagateEncoderWeights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_BackPropagateEncoderWeightsChanges.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_BackPropagateEncoderWeightsChanges
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_CONTROL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_CONTROL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_Deltas_V_RAM_AUTO_0R0W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_Deltas_V_RAM_AUTO_0R0W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem_m_axi
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module Autoencoder_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_mux_406_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_mux_406_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/Autoencoder_PrevEncoderWeightChanges_RAM_AUTO_0R0W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Autoencoder_PrevEncoderWeightChanges_RAM_AUTO_0R0W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.Autoencoder_PrevEncoderWeightCha...
Compiling module xil_defaultlib.Autoencoder_Deltas_V_RAM_AUTO_0R...
Compiling module xil_defaultlib.Autoencoder_flow_control_loop_pi...
Compiling module xil_defaultlib.Autoencoder_Autoencoder_Pipeline...
Compiling module xil_defaultlib.Autoencoder_Autoencoder_Pipeline...
Compiling module xil_defaultlib.Autoencoder_Autoencoder_Pipeline...
Compiling module xil_defaultlib.Autoencoder_Autoencoder_Pipeline...
Compiling module xil_defaultlib.Autoencoder_BackPropagateDecoder...
Compiling module xil_defaultlib.Autoencoder_BackPropagateDecoder...
Compiling module xil_defaultlib.Autoencoder_BackPropagateEncoder...
Compiling module xil_defaultlib.Autoencoder_mux_406_1_1_1(ID=1,d...
Compiling module xil_defaultlib.Autoencoder_BackPropagateEncoder...
Compiling module xil_defaultlib.Autoencoder_BackPropagateDecoder...
Compiling module xil_defaultlib.Autoencoder_BackPropagate
Compiling module xil_defaultlib.Autoencoder_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.Autoencoder_control_s_axi
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_store(NUM...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_load(NUM_...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_throttle(...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_write(CON...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi_read(C_US...
Compiling module xil_defaultlib.Autoencoder_gmem_m_axi(CONSERVAT...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_mem(MEM_...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_fifo(MEM...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_store(NU...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_mem(MEM_...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_fifo(MEM...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_load(NUM...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_reg_slic...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_reg_slic...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_throttle...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_reg_slic...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_write(CO...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_reg_slic...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi_read(C_U...
Compiling module xil_defaultlib.Autoencoder_gmem0_m_axi(CONSERVA...
Compiling module xil_defaultlib.Autoencoder
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_axi_slave_CONTROL_BUS
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(IN_CHA...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=23)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_Autoencoder_top
Compiling module work.glbl
Built simulation snapshot Autoencoder

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Autoencoder/xsim_script.tcl
# xsim {Autoencoder} -autoloadwcfg -tclbatch {Autoencoder.tcl}
Time resolution is 1 ps
source Autoencoder.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/AESL_axi_master_gmem.v: Read request address                   16 exceed AXI master gmem array depth:          2
$finish called at time : 745 ns : File "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/AESL_axi_master_gmem.v" Line 687
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul 13 23:06:50 2023...
