Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 10 14:48:19 2022
| Host         : RICOLAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Module_control_sets_placed.rpt
| Design       : Top_Module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              31 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------------------+------------------+------------------+----------------+--------------+
|  clk25_BUFG     |                           |                  |                1 |              1 |         1.00 |
|  clk25_BUFG     | U3/TxD_i_1_n_0            | btn_IBUF[3]      |                1 |              1 |         1.00 |
|  clk25_BUFG     | U3/bit_count[3]_i_1_n_0   | btn_IBUF[3]      |                1 |              4 |         4.00 |
|  U1/out[1]      |                           | btn_IBUF[3]      |                3 |              5 |         1.67 |
|  clk25_BUFG     |                           | btn_IBUF[3]      |                3 |              7 |         2.33 |
|  clk25_BUFG     | U3/txbuff[6]_i_1_n_0      | btn_IBUF[3]      |                1 |              7 |         7.00 |
|  clk25_BUFG     | U3/baud_count[11]_i_1_n_0 | btn_IBUF[3]      |                2 |             12 |         6.00 |
|  mclk_IBUF_BUFG |                           | btn_IBUF[3]      |                5 |             19 |         3.80 |
+-----------------+---------------------------+------------------+------------------+----------------+--------------+


