{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465411680107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465411680114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 13:47:59 2016 " "Processing started: Wed Jun 08 13:47:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465411680114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465411680114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1step1 -c lab1step1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1step1 -c lab1step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465411680114 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1465411680633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab1step1.bdf 1 1 " "Using design file lab1step1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab1step1 " "Found entity 1: lab1step1" {  } { { "lab1step1.bdf" "" { Schematic "C:/Users/Scott/Box Sync/ISU_Work/CPRE281/Lab/Lab01/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465411700853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1465411700853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1step1 " "Elaborating entity \"lab1step1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1465411700854 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A " "Pin \"A\" not connected" {  } { { "lab1step1.bdf" "" { Schematic "C:/Users/Scott/Box Sync/ISU_Work/CPRE281/Lab/Lab01/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf" { { 184 144 312 200 "A" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1465411700855 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B " "Pin \"B\" not connected" {  } { { "lab1step1.bdf" "" { Schematic "C:/Users/Scott/Box Sync/ISU_Work/CPRE281/Lab/Lab01/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf" { { 256 144 312 272 "B" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1465411700855 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst " "Primitive \"AND2\" of instance \"inst\" not used" {  } { { "lab1step1.bdf" "" { Schematic "C:/Users/Scott/Box Sync/ISU_Work/CPRE281/Lab/Lab01/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf" { { 200 392 456 248 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1465411700855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1465411701678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465411701678 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A " "No output dependent on input pin \"A\"" {  } { { "lab1step1.bdf" "" { Schematic "C:/Users/Scott/Box Sync/ISU_Work/CPRE281/Lab/Lab01/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf" { { 184 144 312 200 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465411701740 "|lab1step1|A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B " "No output dependent on input pin \"B\"" {  } { { "lab1step1.bdf" "" { Schematic "C:/Users/Scott/Box Sync/ISU_Work/CPRE281/Lab/Lab01/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf" { { 256 144 312 272 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465411701740 "|lab1step1|B"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1465411701740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1465411701741 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1465411701741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1465411701741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465411701783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 13:48:21 2016 " "Processing ended: Wed Jun 08 13:48:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465411701783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465411701783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465411701783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1465411701783 ""}
