CONFIGS=-DEXT_TCU_ENABLE -DTCU_BHF -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=4 -DPERF_ENABLE -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=4 -DPERF_ENABLE
Running: CONFIGS="-DEXT_TCU_ENABLE -DTCU_BHF -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=4 -DPERF_ENABLE -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=4 -DPERF_ENABLE" make -C ./ci/../runtime/rtlsim > /dev/null
Running: make -C "./ci/../tests/regression/sgemm_tcu" run-rtlsim
make: Entering directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
LD_LIBRARY_PATH=/home/andyl/vortex/runtime: VORTEX_DRIVER=rtlsim ./sgemm_tcu 
open device connection
CONFIGS: num_threads=4, num_warps=8, num_cores=4, num_clusters=1, socket_size=4, local_mem_base=0xffff0000, num_barriers=4
input data type: bf16 (id=2)
output data type: fp32 (id=0)
WMMA Core Dimension: M=2, N=2, K=2
WMMA Tile Dimension: M=8, N=4, K=8
matrix A: 32x32
matrix B: 32x256
matrix C: 32x256
allocate device memory
A_addr=0x10000
B_addr=0x11000
C_addr=0x15000
upload matrix A buffer
upload matrix B buffer
upload program
upload kernel argument
start device
wait for completion
Elapsed time: 69501 ms
download destination buffer
verify result
cleanup
PERF: core0: scheduler idle=90055 (47%)
PERF: core0: scheduler stalls=97874 (51%)
PERF: core0: ibuffer stalls=26165 (13%)
PERF: core0: scoreboard stalls=34119 (17%) (alu=53%, lsu=37%, csrs=3%, wctl=0%, fpu=1%, tcu=3%)
PERF: core0: operands stalls=4799 (2%)
PERF: core0: ifetches=25864
PERF: core0: ifetch latency=13 cycles
PERF: core0: loads=19843
PERF: core0: load latency=29 cycles
PERF: core0: stores=5017
PERF: core0: instrs=117475, cycles=189714, IPC=0.619222
PERF: core1: scheduler idle=90541 (47%)
PERF: core1: scheduler stalls=93589 (49%)
PERF: core1: ibuffer stalls=21866 (11%)
PERF: core1: scoreboard stalls=36162 (19%) (alu=50%, lsu=41%, csrs=1%, wctl=0%, fpu=2%, tcu=3%)
PERF: core1: operands stalls=4799 (2%)
PERF: core1: ifetches=25864
PERF: core1: ifetch latency=14 cycles
PERF: core1: loads=19843
PERF: core1: load latency=28 cycles
PERF: core1: stores=5017
PERF: core1: instrs=117475, cycles=189715, IPC=0.619218
PERF: core2: scheduler idle=91209 (48%)
PERF: core2: scheduler stalls=96426 (50%)
PERF: core2: ibuffer stalls=24534 (12%)
PERF: core2: scoreboard stalls=33866 (17%) (alu=56%, lsu=34%, csrs=1%, wctl=0%, fpu=3%, tcu=3%)
PERF: core2: operands stalls=4799 (2%)
PERF: core2: ifetches=25864
PERF: core2: ifetch latency=13 cycles
PERF: core2: loads=19843
PERF: core2: load latency=30 cycles
PERF: core2: stores=5017
PERF: core2: instrs=117475, cycles=189716, IPC=0.619215
PERF: core3: scheduler idle=85239 (44%)
PERF: core3: scheduler stalls=99614 (52%)
PERF: core3: ibuffer stalls=22967 (12%)
PERF: core3: scoreboard stalls=32505 (17%) (alu=51%, lsu=38%, csrs=3%, wctl=0%, fpu=2%, tcu=3%)
PERF: core3: operands stalls=4799 (2%)
PERF: core3: ifetches=25864
PERF: core3: ifetch latency=12 cycles
PERF: core3: loads=19843
PERF: core3: load latency=30 cycles
PERF: core3: stores=5017
PERF: core3: instrs=117475, cycles=189886, IPC=0.618661
PERF: scheduler idle=357044 (47%)
PERF: scheduler stalls=387503 (51%)
PERF: ibuffer stalls=95532 (12%)
PERF: scoreboard stalls=136652 (18%) (alu=55%, lsu=39%, csrs=2%, wctl=0%, fpu=2%, tcu=3%)
PERF: operands stalls=19196 (2%)
PERF: ifetches=103456
PERF: loads=79372
PERF: stores=20068
PERF: ifetch latency=13 cycles
PERF: load latency=29 cycles
PERF: instrs=469900, cycles=189886, IPC=2.474643
PASSED!
make: Leaving directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
