

================================================================
== Vitis HLS Report for 'matmul_Pipeline_nopart1_nopart2'
================================================================
* Date:           Thu Jun 30 16:11:05 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.025 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16389|    16389|  0.164 ms|  0.164 ms|  16389|  16389|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nopart1_nopart2  |    16387|    16387|        20|         16|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 16, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.02>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 23 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_sum_V_0_1 = alloca i32 1"   --->   Operation 24 'alloca' 'temp_sum_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_sum_V_1_1 = alloca i32 1"   --->   Operation 25 'alloca' 'temp_sum_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_sum_V_2_1 = alloca i32 1"   --->   Operation 26 'alloca' 'temp_sum_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_sum_V_3_1 = alloca i32 1"   --->   Operation 27 'alloca' 'temp_sum_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_sum_V_4_1 = alloca i32 1"   --->   Operation 28 'alloca' 'temp_sum_V_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_sum_V_5_1 = alloca i32 1"   --->   Operation 29 'alloca' 'temp_sum_V_5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_sum_V_6_1 = alloca i32 1"   --->   Operation 30 'alloca' 'temp_sum_V_6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_sum_V_7_1 = alloca i32 1"   --->   Operation 31 'alloca' 'temp_sum_V_7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%temp_sum_V_8_1 = alloca i32 1"   --->   Operation 32 'alloca' 'temp_sum_V_8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%temp_sum_V_9_1 = alloca i32 1"   --->   Operation 33 'alloca' 'temp_sum_V_9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%temp_sum_V_10_1 = alloca i32 1"   --->   Operation 34 'alloca' 'temp_sum_V_10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%temp_sum_V_11_1 = alloca i32 1"   --->   Operation 35 'alloca' 'temp_sum_V_11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%temp_sum_V_12_1 = alloca i32 1"   --->   Operation 36 'alloca' 'temp_sum_V_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%temp_sum_V_13_1 = alloca i32 1"   --->   Operation 37 'alloca' 'temp_sum_V_13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%temp_sum_V_14_1 = alloca i32 1"   --->   Operation 38 'alloca' 'temp_sum_V_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_sum_V_15_1 = alloca i32 1"   --->   Operation 39 'alloca' 'temp_sum_V_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_sum_V_16_1 = alloca i32 1"   --->   Operation 40 'alloca' 'temp_sum_V_16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_sum_V_17_1 = alloca i32 1"   --->   Operation 41 'alloca' 'temp_sum_V_17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_sum_V_18_1 = alloca i32 1"   --->   Operation 42 'alloca' 'temp_sum_V_18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_sum_V_19_1 = alloca i32 1"   --->   Operation 43 'alloca' 'temp_sum_V_19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_sum_V_20_1 = alloca i32 1"   --->   Operation 44 'alloca' 'temp_sum_V_20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_sum_V_21_1 = alloca i32 1"   --->   Operation 45 'alloca' 'temp_sum_V_21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_sum_V_22_1 = alloca i32 1"   --->   Operation 46 'alloca' 'temp_sum_V_22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_sum_V_23_1 = alloca i32 1"   --->   Operation 47 'alloca' 'temp_sum_V_23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_sum_V_24_1 = alloca i32 1"   --->   Operation 48 'alloca' 'temp_sum_V_24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_sum_V_25_1 = alloca i32 1"   --->   Operation 49 'alloca' 'temp_sum_V_25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_sum_V_26_1 = alloca i32 1"   --->   Operation 50 'alloca' 'temp_sum_V_26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_sum_V_27_1 = alloca i32 1"   --->   Operation 51 'alloca' 'temp_sum_V_27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_sum_V_28_1 = alloca i32 1"   --->   Operation 52 'alloca' 'temp_sum_V_28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_sum_V_29_1 = alloca i32 1"   --->   Operation 53 'alloca' 'temp_sum_V_29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_sum_V_30_1 = alloca i32 1"   --->   Operation 54 'alloca' 'temp_sum_V_30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_sum_V_31_1 = alloca i32 1"   --->   Operation 55 'alloca' 'temp_sum_V_31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 56 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 57 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 59 [1/1] (1.29ns)   --->   "%store_ln0 = store i6 0, i6 %row"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 60 [1/1] (1.29ns)   --->   "%store_ln0 = store i6 0, i6 %col"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 62 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.88ns)   --->   "%icmp_ln68 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 64 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.48ns)   --->   "%add_ln68_1 = add i11 %indvar_flatten_load, i11 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 65 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.preheader, void %.exitStub" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 66 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%col_load = load i6 %col" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 67 'load' 'col_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%row_load = load i6 %row" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 68 'load' 'row_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.28ns)   --->   "%add_ln68 = add i6 %row_load, i6 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 69 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.07ns)   --->   "%icmp_ln72 = icmp_eq  i6 %col_load, i6 32" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 70 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln68)> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.97ns)   --->   "%select_ln68 = select i1 %icmp_ln72, i6 0, i6 %col_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 71 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.97ns)   --->   "%select_ln68_1 = select i1 %icmp_ln72, i6 %add_ln68, i6 %row_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 72 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty_31 = trunc i6 %select_ln68_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 73 'trunc' 'empty_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.07ns)   --->   "%cmp59 = icmp_eq  i6 %select_ln68, i6 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 74 'icmp' 'cmp59' <Predicate = (!icmp_ln68)> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty_32 = trunc i6 %select_ln68" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 75 'trunc' 'empty_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_31, i5 %empty_32" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 76 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i10 %tmp_34" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 77 'zext' 'tmp_37_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i16 %A_V, i32 0, i32 %tmp_37_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 78 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_32, i5 0"   --->   Operation 79 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i10 %tmp_35"   --->   Operation 80 'zext' 'zext_ln232' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln232"   --->   Operation 81 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln232 = or i10 %tmp_35, i10 1"   --->   Operation 82 'or' 'or_ln232' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232"   --->   Operation 83 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i16 %B_V, i32 0, i32 %tmp_36"   --->   Operation 84 'getelementptr' 'B_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.07ns)   --->   "%cmp72 = icmp_eq  i6 %select_ln68, i6 31" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 85 'icmp' 'cmp72' <Predicate = (!icmp_ln68)> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [2/2] (2.77ns)   --->   "%A_V_load = load i10 %A_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 86 'load' 'A_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 87 [2/2] (2.77ns)   --->   "%B_V_load = load i10 %B_V_addr"   --->   Operation 87 'load' 'B_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.1, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 88 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (2.77ns)   --->   "%B_V_load_1 = load i10 %B_V_addr_1"   --->   Operation 89 'load' 'B_V_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.2, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 90 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.3, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 91 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.4, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 92 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.5, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 93 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.6, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 94 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.7, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 95 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.8, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 96 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.9, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 97 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.10, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 98 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.11, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 99 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.12, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 100 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.13, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 101 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.14, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 102 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.15, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 103 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.16, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 104 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.17, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 105 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.18, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 106 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.19, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 107 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.20, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 108 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.21, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 109 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.22, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 110 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.23, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 111 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.24, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 112 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.25, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 113 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.26, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 114 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.27, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 115 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.28, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 116 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.29, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 117 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.30, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 118 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split12.31, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 119 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %._crit_edge.31, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 120 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.28ns)   --->   "%add_ln72 = add i6 %select_ln68, i6 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 121 'add' 'add_ln72' <Predicate = (!icmp_ln68)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (1.29ns)   --->   "%store_ln68 = store i11 %add_ln68_1, i11 %indvar_flatten" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 122 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.29>
ST_1 : Operation 123 [1/1] (1.29ns)   --->   "%store_ln68 = store i6 %select_ln68_1, i6 %row" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 123 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.29>
ST_1 : Operation 124 [1/1] (1.29ns)   --->   "%store_ln72 = store i6 %add_ln72, i6 %col" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 124 'store' 'store_ln72' <Predicate = (!icmp_ln68)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln232_1 = or i10 %tmp_35, i10 2"   --->   Operation 125 'or' 'or_ln232_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_1"   --->   Operation 126 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%B_V_addr_2 = getelementptr i16 %B_V, i32 0, i32 %tmp_37"   --->   Operation 127 'getelementptr' 'B_V_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln232_2 = or i10 %tmp_35, i10 3"   --->   Operation 128 'or' 'or_ln232_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_2"   --->   Operation 129 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%B_V_addr_3 = getelementptr i16 %B_V, i32 0, i32 %tmp_38"   --->   Operation 130 'getelementptr' 'B_V_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 131 [1/2] (2.77ns)   --->   "%A_V_load = load i10 %A_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 131 'load' 'A_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 132 [1/2] (2.77ns)   --->   "%B_V_load = load i10 %B_V_addr"   --->   Operation 132 'load' 'B_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 133 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 133 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 134 [1/2] (2.77ns)   --->   "%B_V_load_1 = load i10 %B_V_addr_1"   --->   Operation 134 'load' 'B_V_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 135 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 135 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 136 [2/2] (2.77ns)   --->   "%B_V_load_2 = load i10 %B_V_addr_2"   --->   Operation 136 'load' 'B_V_load_2' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 137 [2/2] (2.77ns)   --->   "%B_V_load_3 = load i10 %B_V_addr_3"   --->   Operation 137 'load' 'B_V_load_3' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.75>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln232_3 = or i10 %tmp_35, i10 4"   --->   Operation 138 'or' 'or_ln232_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_3"   --->   Operation 139 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%B_V_addr_4 = getelementptr i16 %B_V, i32 0, i32 %tmp_39"   --->   Operation 140 'getelementptr' 'B_V_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln232_4 = or i10 %tmp_35, i10 5"   --->   Operation 141 'or' 'or_ln232_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_4"   --->   Operation 142 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%B_V_addr_5 = getelementptr i16 %B_V, i32 0, i32 %tmp_40"   --->   Operation 143 'getelementptr' 'B_V_addr_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 144 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 144 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 145 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/2] (2.77ns)   --->   "%B_V_load_2 = load i10 %B_V_addr_2"   --->   Operation 146 'load' 'B_V_load_2' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 147 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 147 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [1/2] (2.77ns)   --->   "%B_V_load_3 = load i10 %B_V_addr_3"   --->   Operation 148 'load' 'B_V_load_3' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 149 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 149 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [2/2] (2.77ns)   --->   "%B_V_load_4 = load i10 %B_V_addr_4"   --->   Operation 150 'load' 'B_V_load_4' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 151 [2/2] (2.77ns)   --->   "%B_V_load_5 = load i10 %B_V_addr_5"   --->   Operation 151 'load' 'B_V_load_5' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.75>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%temp_sum_V_0_1_load = load i16 %temp_sum_V_0_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 152 'load' 'temp_sum_V_0_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln232_5 = or i10 %tmp_35, i10 6"   --->   Operation 153 'or' 'or_ln232_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_5"   --->   Operation 154 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%B_V_addr_6 = getelementptr i16 %B_V, i32 0, i32 %tmp_41"   --->   Operation 155 'getelementptr' 'B_V_addr_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%or_ln232_6 = or i10 %tmp_35, i10 7"   --->   Operation 156 'or' 'or_ln232_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_6"   --->   Operation 157 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%B_V_addr_7 = getelementptr i16 %B_V, i32 0, i32 %tmp_42"   --->   Operation 158 'getelementptr' 'B_V_addr_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.62ns)   --->   "%select_ln79 = select i1 %cmp59, i16 0, i16 %temp_sum_V_0_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 159 'select' 'select_ln79' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 160 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79"   --->   Operation 161 'add' 'temp_sum_V_0' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%temp_sum_V_1_1_load = load i16 %temp_sum_V_1_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 162 'load' 'temp_sum_V_1_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.62ns)   --->   "%select_ln79_1 = select i1 %cmp59, i16 0, i16 %temp_sum_V_1_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 163 'select' 'select_ln79_1' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 164 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1"   --->   Operation 165 'add' 'temp_sum_V_1' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 166 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 167 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 167 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [1/2] (2.77ns)   --->   "%B_V_load_4 = load i10 %B_V_addr_4"   --->   Operation 168 'load' 'B_V_load_4' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 169 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 169 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 170 [1/2] (2.77ns)   --->   "%B_V_load_5 = load i10 %B_V_addr_5"   --->   Operation 170 'load' 'B_V_load_5' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 171 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 171 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [2/2] (2.77ns)   --->   "%B_V_load_6 = load i10 %B_V_addr_6"   --->   Operation 172 'load' 'B_V_load_6' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 173 [2/2] (2.77ns)   --->   "%B_V_load_7 = load i10 %B_V_addr_7"   --->   Operation 173 'load' 'B_V_load_7' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 699 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_31, i5 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 174 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i10 %tmp_5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 175 'zext' 'tmp_5_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i16 %C_V, i32 0, i32 %tmp_5_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 176 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%or_ln82 = or i10 %tmp_5, i10 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 177 'or' 'or_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 178 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%C_V_addr_1 = getelementptr i16 %C_V, i32 0, i32 %tmp_6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 179 'getelementptr' 'C_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln232_7 = or i10 %tmp_35, i10 8"   --->   Operation 180 'or' 'or_ln232_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_7"   --->   Operation 181 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%B_V_addr_8 = getelementptr i16 %B_V, i32 0, i32 %tmp_43"   --->   Operation 182 'getelementptr' 'B_V_addr_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln232_8 = or i10 %tmp_35, i10 9"   --->   Operation 183 'or' 'or_ln232_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_8"   --->   Operation 184 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%B_V_addr_9 = getelementptr i16 %B_V, i32 0, i32 %tmp_44"   --->   Operation 185 'getelementptr' 'B_V_addr_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 186 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79"   --->   Operation 186 'add' 'temp_sum_V_0' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_0, i10 %C_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 187 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 188 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_5 : Operation 189 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1"   --->   Operation 189 'add' 'temp_sum_V_1' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_1, i10 %C_V_addr_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 190 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 191 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%temp_sum_V_2_1_load = load i16 %temp_sum_V_2_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 192 'load' 'temp_sum_V_2_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.62ns)   --->   "%select_ln79_2 = select i1 %cmp59, i16 0, i16 %temp_sum_V_2_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 193 'select' 'select_ln79_2' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 194 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2"   --->   Operation 195 'add' 'temp_sum_V_2' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%temp_sum_V_3_1_load = load i16 %temp_sum_V_3_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 196 'load' 'temp_sum_V_3_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.62ns)   --->   "%select_ln79_3 = select i1 %cmp59, i16 0, i16 %temp_sum_V_3_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 197 'select' 'select_ln79_3' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 198 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 198 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3"   --->   Operation 199 'add' 'temp_sum_V_3' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 200 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 201 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 201 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [1/2] (2.77ns)   --->   "%B_V_load_6 = load i10 %B_V_addr_6"   --->   Operation 202 'load' 'B_V_load_6' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 203 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 203 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [1/2] (2.77ns)   --->   "%B_V_load_7 = load i10 %B_V_addr_7"   --->   Operation 204 'load' 'B_V_load_7' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 205 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 205 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 206 [2/2] (2.77ns)   --->   "%B_V_load_8 = load i10 %B_V_addr_8"   --->   Operation 206 'load' 'B_V_load_8' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 207 [2/2] (2.77ns)   --->   "%B_V_load_9 = load i10 %B_V_addr_9"   --->   Operation 207 'load' 'B_V_load_9' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_1, i16 %temp_sum_V_1_1"   --->   Operation 208 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_0, i16 %temp_sum_V_0_1"   --->   Operation 209 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.53>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%or_ln82_1 = or i10 %tmp_5, i10 2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 210 'or' 'or_ln82_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 211 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%C_V_addr_2 = getelementptr i16 %C_V, i32 0, i32 %tmp_7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 212 'getelementptr' 'C_V_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%or_ln82_2 = or i10 %tmp_5, i10 3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 213 'or' 'or_ln82_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 214 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%C_V_addr_3 = getelementptr i16 %C_V, i32 0, i32 %tmp_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 215 'getelementptr' 'C_V_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%or_ln232_9 = or i10 %tmp_35, i10 10"   --->   Operation 216 'or' 'or_ln232_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_9"   --->   Operation 217 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%B_V_addr_10 = getelementptr i16 %B_V, i32 0, i32 %tmp_45"   --->   Operation 218 'getelementptr' 'B_V_addr_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%or_ln232_10 = or i10 %tmp_35, i10 11"   --->   Operation 219 'or' 'or_ln232_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_10"   --->   Operation 220 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%B_V_addr_11 = getelementptr i16 %B_V, i32 0, i32 %tmp_46"   --->   Operation 221 'getelementptr' 'B_V_addr_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 222 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2"   --->   Operation 222 'add' 'temp_sum_V_2' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 223 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_2, i10 %C_V_addr_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 223 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 224 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_6 : Operation 225 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3"   --->   Operation 225 'add' 'temp_sum_V_3' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_3, i10 %C_V_addr_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 226 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 227 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%temp_sum_V_4_1_load = load i16 %temp_sum_V_4_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 228 'load' 'temp_sum_V_4_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.62ns)   --->   "%select_ln79_4 = select i1 %cmp59, i16 0, i16 %temp_sum_V_4_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 229 'select' 'select_ln79_4' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 230 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 230 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 231 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4"   --->   Operation 231 'add' 'temp_sum_V_4' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%temp_sum_V_5_1_load = load i16 %temp_sum_V_5_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 232 'load' 'temp_sum_V_5_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.62ns)   --->   "%select_ln79_5 = select i1 %cmp59, i16 0, i16 %temp_sum_V_5_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 233 'select' 'select_ln79_5' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 234 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 234 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 235 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5"   --->   Operation 235 'add' 'temp_sum_V_5' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 236 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 236 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 237 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 237 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 238 [1/2] (2.77ns)   --->   "%B_V_load_8 = load i10 %B_V_addr_8"   --->   Operation 238 'load' 'B_V_load_8' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 239 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 239 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 240 [1/2] (2.77ns)   --->   "%B_V_load_9 = load i10 %B_V_addr_9"   --->   Operation 240 'load' 'B_V_load_9' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 241 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 241 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 242 [2/2] (2.77ns)   --->   "%B_V_load_10 = load i10 %B_V_addr_10"   --->   Operation 242 'load' 'B_V_load_10' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 243 [2/2] (2.77ns)   --->   "%B_V_load_11 = load i10 %B_V_addr_11"   --->   Operation 243 'load' 'B_V_load_11' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_3, i16 %temp_sum_V_3_1"   --->   Operation 244 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_2, i16 %temp_sum_V_2_1"   --->   Operation 245 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.53>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln82_3 = or i10 %tmp_5, i10 4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 246 'or' 'or_ln82_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 247 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%C_V_addr_4 = getelementptr i16 %C_V, i32 0, i32 %tmp_9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 248 'getelementptr' 'C_V_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln82_4 = or i10 %tmp_5, i10 5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 249 'or' 'or_ln82_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 250 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%C_V_addr_5 = getelementptr i16 %C_V, i32 0, i32 %tmp_s" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 251 'getelementptr' 'C_V_addr_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%or_ln232_11 = or i10 %tmp_35, i10 12"   --->   Operation 252 'or' 'or_ln232_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_11"   --->   Operation 253 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%B_V_addr_12 = getelementptr i16 %B_V, i32 0, i32 %tmp_47"   --->   Operation 254 'getelementptr' 'B_V_addr_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%or_ln232_12 = or i10 %tmp_35, i10 13"   --->   Operation 255 'or' 'or_ln232_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_12"   --->   Operation 256 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%B_V_addr_13 = getelementptr i16 %B_V, i32 0, i32 %tmp_48"   --->   Operation 257 'getelementptr' 'B_V_addr_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 258 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4"   --->   Operation 258 'add' 'temp_sum_V_4' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 259 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_4, i10 %C_V_addr_4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 259 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 260 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_7 : Operation 261 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5"   --->   Operation 261 'add' 'temp_sum_V_5' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 262 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_5, i10 %C_V_addr_5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 262 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 263 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%temp_sum_V_6_1_load = load i16 %temp_sum_V_6_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 264 'load' 'temp_sum_V_6_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.62ns)   --->   "%select_ln79_6 = select i1 %cmp59, i16 0, i16 %temp_sum_V_6_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 265 'select' 'select_ln79_6' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 266 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 266 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 267 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6"   --->   Operation 267 'add' 'temp_sum_V_6' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%temp_sum_V_7_1_load = load i16 %temp_sum_V_7_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 268 'load' 'temp_sum_V_7_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.62ns)   --->   "%select_ln79_7 = select i1 %cmp59, i16 0, i16 %temp_sum_V_7_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 269 'select' 'select_ln79_7' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 270 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 270 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 271 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7"   --->   Operation 271 'add' 'temp_sum_V_7' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 272 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 272 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 273 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 273 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 274 [1/2] (2.77ns)   --->   "%B_V_load_10 = load i10 %B_V_addr_10"   --->   Operation 274 'load' 'B_V_load_10' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_7 : Operation 275 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 275 'mul' 'mul_ln885_10' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 276 [1/2] (2.77ns)   --->   "%B_V_load_11 = load i10 %B_V_addr_11"   --->   Operation 276 'load' 'B_V_load_11' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_7 : Operation 277 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 277 'mul' 'mul_ln885_11' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 278 [2/2] (2.77ns)   --->   "%B_V_load_12 = load i10 %B_V_addr_12"   --->   Operation 278 'load' 'B_V_load_12' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_7 : Operation 279 [2/2] (2.77ns)   --->   "%B_V_load_13 = load i10 %B_V_addr_13"   --->   Operation 279 'load' 'B_V_load_13' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_5, i16 %temp_sum_V_5_1"   --->   Operation 280 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_4, i16 %temp_sum_V_4_1"   --->   Operation 281 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.53>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%or_ln82_5 = or i10 %tmp_5, i10 6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 282 'or' 'or_ln82_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 283 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%C_V_addr_6 = getelementptr i16 %C_V, i32 0, i32 %tmp_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 284 'getelementptr' 'C_V_addr_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln82_6 = or i10 %tmp_5, i10 7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 285 'or' 'or_ln82_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 286 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%C_V_addr_7 = getelementptr i16 %C_V, i32 0, i32 %tmp_4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 287 'getelementptr' 'C_V_addr_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%or_ln232_13 = or i10 %tmp_35, i10 14"   --->   Operation 288 'or' 'or_ln232_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_13"   --->   Operation 289 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%B_V_addr_14 = getelementptr i16 %B_V, i32 0, i32 %tmp_49"   --->   Operation 290 'getelementptr' 'B_V_addr_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%or_ln232_14 = or i10 %tmp_35, i10 15"   --->   Operation 291 'or' 'or_ln232_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_14"   --->   Operation 292 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%B_V_addr_15 = getelementptr i16 %B_V, i32 0, i32 %tmp_50"   --->   Operation 293 'getelementptr' 'B_V_addr_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 294 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6"   --->   Operation 294 'add' 'temp_sum_V_6' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 295 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_6, i10 %C_V_addr_6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 295 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 296 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_8 : Operation 297 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7"   --->   Operation 297 'add' 'temp_sum_V_7' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 298 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_7, i10 %C_V_addr_7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 298 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 299 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%temp_sum_V_8_1_load = load i16 %temp_sum_V_8_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 300 'load' 'temp_sum_V_8_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.62ns)   --->   "%select_ln79_8 = select i1 %cmp59, i16 0, i16 %temp_sum_V_8_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 301 'select' 'select_ln79_8' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 302 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 302 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 303 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8"   --->   Operation 303 'add' 'temp_sum_V_8' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%temp_sum_V_9_1_load = load i16 %temp_sum_V_9_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 304 'load' 'temp_sum_V_9_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.62ns)   --->   "%select_ln79_9 = select i1 %cmp59, i16 0, i16 %temp_sum_V_9_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 305 'select' 'select_ln79_9' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 306 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 306 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 307 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9"   --->   Operation 307 'add' 'temp_sum_V_9' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 308 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 308 'mul' 'mul_ln885_10' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 309 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 309 'mul' 'mul_ln885_11' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 310 [1/2] (2.77ns)   --->   "%B_V_load_12 = load i10 %B_V_addr_12"   --->   Operation 310 'load' 'B_V_load_12' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_8 : Operation 311 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 311 'mul' 'mul_ln885_12' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 312 [1/2] (2.77ns)   --->   "%B_V_load_13 = load i10 %B_V_addr_13"   --->   Operation 312 'load' 'B_V_load_13' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_8 : Operation 313 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 313 'mul' 'mul_ln885_13' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 314 [2/2] (2.77ns)   --->   "%B_V_load_14 = load i10 %B_V_addr_14"   --->   Operation 314 'load' 'B_V_load_14' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_8 : Operation 315 [2/2] (2.77ns)   --->   "%B_V_load_15 = load i10 %B_V_addr_15"   --->   Operation 315 'load' 'B_V_load_15' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_7, i16 %temp_sum_V_7_1"   --->   Operation 316 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_6, i16 %temp_sum_V_6_1"   --->   Operation 317 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.53>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln82_7 = or i10 %tmp_5, i10 8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 318 'or' 'or_ln82_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 319 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%C_V_addr_8 = getelementptr i16 %C_V, i32 0, i32 %tmp_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 320 'getelementptr' 'C_V_addr_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%or_ln82_8 = or i10 %tmp_5, i10 9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 321 'or' 'or_ln82_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 322 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%C_V_addr_9 = getelementptr i16 %C_V, i32 0, i32 %tmp_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 323 'getelementptr' 'C_V_addr_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln232_15 = or i10 %tmp_35, i10 16"   --->   Operation 324 'or' 'or_ln232_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_15"   --->   Operation 325 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%B_V_addr_16 = getelementptr i16 %B_V, i32 0, i32 %tmp_51"   --->   Operation 326 'getelementptr' 'B_V_addr_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln232_16 = or i10 %tmp_35, i10 17"   --->   Operation 327 'or' 'or_ln232_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_16"   --->   Operation 328 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%B_V_addr_17 = getelementptr i16 %B_V, i32 0, i32 %tmp_52"   --->   Operation 329 'getelementptr' 'B_V_addr_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 330 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8"   --->   Operation 330 'add' 'temp_sum_V_8' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 331 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_8, i10 %C_V_addr_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 331 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 332 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_9 : Operation 333 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9"   --->   Operation 333 'add' 'temp_sum_V_9' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 334 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_9, i10 %C_V_addr_9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 334 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 335 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%temp_sum_V_10_1_load = load i16 %temp_sum_V_10_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 336 'load' 'temp_sum_V_10_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.62ns)   --->   "%select_ln79_10 = select i1 %cmp59, i16 0, i16 %temp_sum_V_10_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 337 'select' 'select_ln79_10' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 338 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 338 'mul' 'mul_ln885_10' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 339 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10"   --->   Operation 339 'add' 'temp_sum_V_10' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%temp_sum_V_11_1_load = load i16 %temp_sum_V_11_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 340 'load' 'temp_sum_V_11_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.62ns)   --->   "%select_ln79_11 = select i1 %cmp59, i16 0, i16 %temp_sum_V_11_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 341 'select' 'select_ln79_11' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 342 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 342 'mul' 'mul_ln885_11' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 343 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11"   --->   Operation 343 'add' 'temp_sum_V_11' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 344 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 344 'mul' 'mul_ln885_12' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 345 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 345 'mul' 'mul_ln885_13' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 346 [1/2] (2.77ns)   --->   "%B_V_load_14 = load i10 %B_V_addr_14"   --->   Operation 346 'load' 'B_V_load_14' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_9 : Operation 347 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 347 'mul' 'mul_ln885_14' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 348 [1/2] (2.77ns)   --->   "%B_V_load_15 = load i10 %B_V_addr_15"   --->   Operation 348 'load' 'B_V_load_15' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_9 : Operation 349 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 349 'mul' 'mul_ln885_15' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 350 [2/2] (2.77ns)   --->   "%B_V_load_16 = load i10 %B_V_addr_16"   --->   Operation 350 'load' 'B_V_load_16' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_9 : Operation 351 [2/2] (2.77ns)   --->   "%B_V_load_17 = load i10 %B_V_addr_17"   --->   Operation 351 'load' 'B_V_load_17' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_9, i16 %temp_sum_V_9_1"   --->   Operation 352 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_8, i16 %temp_sum_V_8_1"   --->   Operation 353 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.53>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln82_9 = or i10 %tmp_5, i10 10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 354 'or' 'or_ln82_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 355 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%C_V_addr_10 = getelementptr i16 %C_V, i32 0, i32 %tmp_12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 356 'getelementptr' 'C_V_addr_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln82_10 = or i10 %tmp_5, i10 11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 357 'or' 'or_ln82_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 358 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%C_V_addr_11 = getelementptr i16 %C_V, i32 0, i32 %tmp_13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 359 'getelementptr' 'C_V_addr_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%or_ln232_17 = or i10 %tmp_35, i10 18"   --->   Operation 360 'or' 'or_ln232_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_17"   --->   Operation 361 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%B_V_addr_18 = getelementptr i16 %B_V, i32 0, i32 %tmp_53"   --->   Operation 362 'getelementptr' 'B_V_addr_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%or_ln232_18 = or i10 %tmp_35, i10 19"   --->   Operation 363 'or' 'or_ln232_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_18"   --->   Operation 364 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%B_V_addr_19 = getelementptr i16 %B_V, i32 0, i32 %tmp_54"   --->   Operation 365 'getelementptr' 'B_V_addr_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 366 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10"   --->   Operation 366 'add' 'temp_sum_V_10' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 367 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_10, i10 %C_V_addr_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 367 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 368 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_10 : Operation 369 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11"   --->   Operation 369 'add' 'temp_sum_V_11' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 370 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_11, i10 %C_V_addr_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 370 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 371 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%temp_sum_V_12_1_load = load i16 %temp_sum_V_12_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 372 'load' 'temp_sum_V_12_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (0.62ns)   --->   "%select_ln79_12 = select i1 %cmp59, i16 0, i16 %temp_sum_V_12_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 373 'select' 'select_ln79_12' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 374 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 374 'mul' 'mul_ln885_12' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 375 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12"   --->   Operation 375 'add' 'temp_sum_V_12' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "%temp_sum_V_13_1_load = load i16 %temp_sum_V_13_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 376 'load' 'temp_sum_V_13_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (0.62ns)   --->   "%select_ln79_13 = select i1 %cmp59, i16 0, i16 %temp_sum_V_13_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 377 'select' 'select_ln79_13' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 378 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 378 'mul' 'mul_ln885_13' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 379 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13"   --->   Operation 379 'add' 'temp_sum_V_13' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 380 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 380 'mul' 'mul_ln885_14' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 381 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 381 'mul' 'mul_ln885_15' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 382 [1/2] (2.77ns)   --->   "%B_V_load_16 = load i10 %B_V_addr_16"   --->   Operation 382 'load' 'B_V_load_16' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_10 : Operation 383 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_16)   --->   "%mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load"   --->   Operation 383 'mul' 'mul_ln885_16' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 384 [1/2] (2.77ns)   --->   "%B_V_load_17 = load i10 %B_V_addr_17"   --->   Operation 384 'load' 'B_V_load_17' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_10 : Operation 385 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_17)   --->   "%mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load"   --->   Operation 385 'mul' 'mul_ln885_17' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 386 [2/2] (2.77ns)   --->   "%B_V_load_18 = load i10 %B_V_addr_18"   --->   Operation 386 'load' 'B_V_load_18' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_10 : Operation 387 [2/2] (2.77ns)   --->   "%B_V_load_19 = load i10 %B_V_addr_19"   --->   Operation 387 'load' 'B_V_load_19' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_11, i16 %temp_sum_V_11_1"   --->   Operation 388 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_10, i16 %temp_sum_V_10_1"   --->   Operation 389 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.53>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%or_ln82_11 = or i10 %tmp_5, i10 12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 390 'or' 'or_ln82_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 391 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%C_V_addr_12 = getelementptr i16 %C_V, i32 0, i32 %tmp_14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 392 'getelementptr' 'C_V_addr_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%or_ln82_12 = or i10 %tmp_5, i10 13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 393 'or' 'or_ln82_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 394 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%C_V_addr_13 = getelementptr i16 %C_V, i32 0, i32 %tmp_15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 395 'getelementptr' 'C_V_addr_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln232_19 = or i10 %tmp_35, i10 20"   --->   Operation 396 'or' 'or_ln232_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_19"   --->   Operation 397 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 398 [1/1] (0.00ns)   --->   "%B_V_addr_20 = getelementptr i16 %B_V, i32 0, i32 %tmp_55"   --->   Operation 398 'getelementptr' 'B_V_addr_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%or_ln232_20 = or i10 %tmp_35, i10 21"   --->   Operation 399 'or' 'or_ln232_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_20"   --->   Operation 400 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%B_V_addr_21 = getelementptr i16 %B_V, i32 0, i32 %tmp_56"   --->   Operation 401 'getelementptr' 'B_V_addr_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 402 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12"   --->   Operation 402 'add' 'temp_sum_V_12' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 403 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_12, i10 %C_V_addr_12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 403 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 404 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_11 : Operation 405 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13"   --->   Operation 405 'add' 'temp_sum_V_13' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 406 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_13, i10 %C_V_addr_13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 406 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 407 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_11 : Operation 408 [1/1] (0.00ns)   --->   "%temp_sum_V_14_1_load = load i16 %temp_sum_V_14_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 408 'load' 'temp_sum_V_14_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_11 : Operation 409 [1/1] (0.62ns)   --->   "%select_ln79_14 = select i1 %cmp59, i16 0, i16 %temp_sum_V_14_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 409 'select' 'select_ln79_14' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 410 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 410 'mul' 'mul_ln885_14' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 411 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14"   --->   Operation 411 'add' 'temp_sum_V_14' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%temp_sum_V_15_1_load = load i16 %temp_sum_V_15_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 412 'load' 'temp_sum_V_15_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_11 : Operation 413 [1/1] (0.62ns)   --->   "%select_ln79_15 = select i1 %cmp59, i16 0, i16 %temp_sum_V_15_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 413 'select' 'select_ln79_15' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 414 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 414 'mul' 'mul_ln885_15' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 415 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15"   --->   Operation 415 'add' 'temp_sum_V_15' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 416 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_16)   --->   "%mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load"   --->   Operation 416 'mul' 'mul_ln885_16' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 417 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_17)   --->   "%mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load"   --->   Operation 417 'mul' 'mul_ln885_17' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 418 [1/2] (2.77ns)   --->   "%B_V_load_18 = load i10 %B_V_addr_18"   --->   Operation 418 'load' 'B_V_load_18' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_11 : Operation 419 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_18)   --->   "%mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load"   --->   Operation 419 'mul' 'mul_ln885_18' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 420 [1/2] (2.77ns)   --->   "%B_V_load_19 = load i10 %B_V_addr_19"   --->   Operation 420 'load' 'B_V_load_19' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_11 : Operation 421 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_19)   --->   "%mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load"   --->   Operation 421 'mul' 'mul_ln885_19' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 422 [2/2] (2.77ns)   --->   "%B_V_load_20 = load i10 %B_V_addr_20"   --->   Operation 422 'load' 'B_V_load_20' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_11 : Operation 423 [2/2] (2.77ns)   --->   "%B_V_load_21 = load i10 %B_V_addr_21"   --->   Operation 423 'load' 'B_V_load_21' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_11 : Operation 424 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_13, i16 %temp_sum_V_13_1"   --->   Operation 424 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 425 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_12, i16 %temp_sum_V_12_1"   --->   Operation 425 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.53>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%or_ln82_13 = or i10 %tmp_5, i10 14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 426 'or' 'or_ln82_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 427 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%C_V_addr_14 = getelementptr i16 %C_V, i32 0, i32 %tmp_16" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 428 'getelementptr' 'C_V_addr_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%or_ln82_14 = or i10 %tmp_5, i10 15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 429 'or' 'or_ln82_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 430 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%C_V_addr_15 = getelementptr i16 %C_V, i32 0, i32 %tmp_17" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 431 'getelementptr' 'C_V_addr_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%or_ln232_21 = or i10 %tmp_35, i10 22"   --->   Operation 432 'or' 'or_ln232_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_21"   --->   Operation 433 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%B_V_addr_22 = getelementptr i16 %B_V, i32 0, i32 %tmp_57"   --->   Operation 434 'getelementptr' 'B_V_addr_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%or_ln232_22 = or i10 %tmp_35, i10 23"   --->   Operation 435 'or' 'or_ln232_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_22"   --->   Operation 436 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 437 [1/1] (0.00ns)   --->   "%B_V_addr_23 = getelementptr i16 %B_V, i32 0, i32 %tmp_58"   --->   Operation 437 'getelementptr' 'B_V_addr_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 438 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14"   --->   Operation 438 'add' 'temp_sum_V_14' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 439 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_14, i10 %C_V_addr_14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 439 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_12 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 440 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_12 : Operation 441 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15"   --->   Operation 441 'add' 'temp_sum_V_15' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 442 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_15, i10 %C_V_addr_15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 442 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_12 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.16" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 443 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_12 : Operation 444 [1/1] (0.00ns)   --->   "%temp_sum_V_16_1_load = load i16 %temp_sum_V_16_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 444 'load' 'temp_sum_V_16_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_12 : Operation 445 [1/1] (0.62ns)   --->   "%select_ln79_16 = select i1 %cmp59, i16 0, i16 %temp_sum_V_16_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 445 'select' 'select_ln79_16' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 446 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_16)   --->   "%mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load"   --->   Operation 446 'mul' 'mul_ln885_16' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 447 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_16 = add i16 %mul_ln885_16, i16 %select_ln79_16"   --->   Operation 447 'add' 'temp_sum_V_16' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 448 [1/1] (0.00ns)   --->   "%temp_sum_V_17_1_load = load i16 %temp_sum_V_17_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 448 'load' 'temp_sum_V_17_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_12 : Operation 449 [1/1] (0.62ns)   --->   "%select_ln79_17 = select i1 %cmp59, i16 0, i16 %temp_sum_V_17_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 449 'select' 'select_ln79_17' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 450 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_17)   --->   "%mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load"   --->   Operation 450 'mul' 'mul_ln885_17' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 451 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_17 = add i16 %mul_ln885_17, i16 %select_ln79_17"   --->   Operation 451 'add' 'temp_sum_V_17' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 452 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_18)   --->   "%mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load"   --->   Operation 452 'mul' 'mul_ln885_18' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 453 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_19)   --->   "%mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load"   --->   Operation 453 'mul' 'mul_ln885_19' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 454 [1/2] (2.77ns)   --->   "%B_V_load_20 = load i10 %B_V_addr_20"   --->   Operation 454 'load' 'B_V_load_20' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_12 : Operation 455 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_20)   --->   "%mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load"   --->   Operation 455 'mul' 'mul_ln885_20' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 456 [1/2] (2.77ns)   --->   "%B_V_load_21 = load i10 %B_V_addr_21"   --->   Operation 456 'load' 'B_V_load_21' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_12 : Operation 457 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_21)   --->   "%mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load"   --->   Operation 457 'mul' 'mul_ln885_21' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 458 [2/2] (2.77ns)   --->   "%B_V_load_22 = load i10 %B_V_addr_22"   --->   Operation 458 'load' 'B_V_load_22' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_12 : Operation 459 [2/2] (2.77ns)   --->   "%B_V_load_23 = load i10 %B_V_addr_23"   --->   Operation 459 'load' 'B_V_load_23' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_15, i16 %temp_sum_V_15_1"   --->   Operation 460 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 461 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_14, i16 %temp_sum_V_14_1"   --->   Operation 461 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.53>
ST_13 : Operation 462 [1/1] (0.00ns)   --->   "%or_ln82_15 = or i10 %tmp_5, i10 16" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 462 'or' 'or_ln82_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 463 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 464 [1/1] (0.00ns)   --->   "%C_V_addr_16 = getelementptr i16 %C_V, i32 0, i32 %tmp_18" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 464 'getelementptr' 'C_V_addr_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln82_16 = or i10 %tmp_5, i10 17" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 465 'or' 'or_ln82_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_16" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 466 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 467 [1/1] (0.00ns)   --->   "%C_V_addr_17 = getelementptr i16 %C_V, i32 0, i32 %tmp_19" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 467 'getelementptr' 'C_V_addr_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln232_23 = or i10 %tmp_35, i10 24"   --->   Operation 468 'or' 'or_ln232_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_23"   --->   Operation 469 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 470 [1/1] (0.00ns)   --->   "%B_V_addr_24 = getelementptr i16 %B_V, i32 0, i32 %tmp_59"   --->   Operation 470 'getelementptr' 'B_V_addr_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln232_24 = or i10 %tmp_35, i10 25"   --->   Operation 471 'or' 'or_ln232_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_24"   --->   Operation 472 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 473 [1/1] (0.00ns)   --->   "%B_V_addr_25 = getelementptr i16 %B_V, i32 0, i32 %tmp_60"   --->   Operation 473 'getelementptr' 'B_V_addr_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 474 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_16 = add i16 %mul_ln885_16, i16 %select_ln79_16"   --->   Operation 474 'add' 'temp_sum_V_16' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 475 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_16, i10 %C_V_addr_16" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 475 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_13 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.17" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 476 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_13 : Operation 477 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_17 = add i16 %mul_ln885_17, i16 %select_ln79_17"   --->   Operation 477 'add' 'temp_sum_V_17' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 478 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_17, i10 %C_V_addr_17" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 478 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_13 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.18" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 479 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_13 : Operation 480 [1/1] (0.00ns)   --->   "%temp_sum_V_18_1_load = load i16 %temp_sum_V_18_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 480 'load' 'temp_sum_V_18_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_13 : Operation 481 [1/1] (0.62ns)   --->   "%select_ln79_18 = select i1 %cmp59, i16 0, i16 %temp_sum_V_18_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 481 'select' 'select_ln79_18' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 482 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_18)   --->   "%mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load"   --->   Operation 482 'mul' 'mul_ln885_18' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 483 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_18 = add i16 %mul_ln885_18, i16 %select_ln79_18"   --->   Operation 483 'add' 'temp_sum_V_18' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%temp_sum_V_19_1_load = load i16 %temp_sum_V_19_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 484 'load' 'temp_sum_V_19_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_13 : Operation 485 [1/1] (0.62ns)   --->   "%select_ln79_19 = select i1 %cmp59, i16 0, i16 %temp_sum_V_19_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 485 'select' 'select_ln79_19' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 486 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_19)   --->   "%mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load"   --->   Operation 486 'mul' 'mul_ln885_19' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 487 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_19 = add i16 %mul_ln885_19, i16 %select_ln79_19"   --->   Operation 487 'add' 'temp_sum_V_19' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 488 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_20)   --->   "%mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load"   --->   Operation 488 'mul' 'mul_ln885_20' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 489 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_21)   --->   "%mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load"   --->   Operation 489 'mul' 'mul_ln885_21' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 490 [1/2] (2.77ns)   --->   "%B_V_load_22 = load i10 %B_V_addr_22"   --->   Operation 490 'load' 'B_V_load_22' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_13 : Operation 491 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_22)   --->   "%mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load"   --->   Operation 491 'mul' 'mul_ln885_22' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 492 [1/2] (2.77ns)   --->   "%B_V_load_23 = load i10 %B_V_addr_23"   --->   Operation 492 'load' 'B_V_load_23' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_13 : Operation 493 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_23)   --->   "%mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load"   --->   Operation 493 'mul' 'mul_ln885_23' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 494 [2/2] (2.77ns)   --->   "%B_V_load_24 = load i10 %B_V_addr_24"   --->   Operation 494 'load' 'B_V_load_24' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_13 : Operation 495 [2/2] (2.77ns)   --->   "%B_V_load_25 = load i10 %B_V_addr_25"   --->   Operation 495 'load' 'B_V_load_25' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_13 : Operation 496 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_17, i16 %temp_sum_V_17_1"   --->   Operation 496 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 497 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_16, i16 %temp_sum_V_16_1"   --->   Operation 497 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.53>
ST_14 : Operation 498 [1/1] (0.00ns)   --->   "%or_ln82_17 = or i10 %tmp_5, i10 18" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 498 'or' 'or_ln82_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_17" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 499 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 500 [1/1] (0.00ns)   --->   "%C_V_addr_18 = getelementptr i16 %C_V, i32 0, i32 %tmp_20" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 500 'getelementptr' 'C_V_addr_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln82_18 = or i10 %tmp_5, i10 19" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 501 'or' 'or_ln82_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_18" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 502 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 503 [1/1] (0.00ns)   --->   "%C_V_addr_19 = getelementptr i16 %C_V, i32 0, i32 %tmp_21" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 503 'getelementptr' 'C_V_addr_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 504 [1/1] (0.00ns)   --->   "%or_ln232_25 = or i10 %tmp_35, i10 26"   --->   Operation 504 'or' 'or_ln232_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_25"   --->   Operation 505 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 506 [1/1] (0.00ns)   --->   "%B_V_addr_26 = getelementptr i16 %B_V, i32 0, i32 %tmp_61"   --->   Operation 506 'getelementptr' 'B_V_addr_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 507 [1/1] (0.00ns)   --->   "%or_ln232_26 = or i10 %tmp_35, i10 27"   --->   Operation 507 'or' 'or_ln232_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_26"   --->   Operation 508 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 509 [1/1] (0.00ns)   --->   "%B_V_addr_27 = getelementptr i16 %B_V, i32 0, i32 %tmp_62"   --->   Operation 509 'getelementptr' 'B_V_addr_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 510 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_18 = add i16 %mul_ln885_18, i16 %select_ln79_18"   --->   Operation 510 'add' 'temp_sum_V_18' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 511 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_18, i10 %C_V_addr_18" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 511 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.19" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 512 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_14 : Operation 513 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_19 = add i16 %mul_ln885_19, i16 %select_ln79_19"   --->   Operation 513 'add' 'temp_sum_V_19' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 514 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_19, i10 %C_V_addr_19" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 514 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.20" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 515 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_14 : Operation 516 [1/1] (0.00ns)   --->   "%temp_sum_V_20_1_load = load i16 %temp_sum_V_20_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 516 'load' 'temp_sum_V_20_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_14 : Operation 517 [1/1] (0.62ns)   --->   "%select_ln79_20 = select i1 %cmp59, i16 0, i16 %temp_sum_V_20_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 517 'select' 'select_ln79_20' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 518 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_20)   --->   "%mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load"   --->   Operation 518 'mul' 'mul_ln885_20' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 519 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_20 = add i16 %mul_ln885_20, i16 %select_ln79_20"   --->   Operation 519 'add' 'temp_sum_V_20' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 520 [1/1] (0.00ns)   --->   "%temp_sum_V_21_1_load = load i16 %temp_sum_V_21_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 520 'load' 'temp_sum_V_21_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_14 : Operation 521 [1/1] (0.62ns)   --->   "%select_ln79_21 = select i1 %cmp59, i16 0, i16 %temp_sum_V_21_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 521 'select' 'select_ln79_21' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 522 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_21)   --->   "%mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load"   --->   Operation 522 'mul' 'mul_ln885_21' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 523 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_21 = add i16 %mul_ln885_21, i16 %select_ln79_21"   --->   Operation 523 'add' 'temp_sum_V_21' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 524 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_22)   --->   "%mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load"   --->   Operation 524 'mul' 'mul_ln885_22' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 525 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_23)   --->   "%mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load"   --->   Operation 525 'mul' 'mul_ln885_23' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 526 [1/2] (2.77ns)   --->   "%B_V_load_24 = load i10 %B_V_addr_24"   --->   Operation 526 'load' 'B_V_load_24' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 527 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_24)   --->   "%mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load"   --->   Operation 527 'mul' 'mul_ln885_24' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 528 [1/2] (2.77ns)   --->   "%B_V_load_25 = load i10 %B_V_addr_25"   --->   Operation 528 'load' 'B_V_load_25' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 529 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_25)   --->   "%mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load"   --->   Operation 529 'mul' 'mul_ln885_25' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 530 [2/2] (2.77ns)   --->   "%B_V_load_26 = load i10 %B_V_addr_26"   --->   Operation 530 'load' 'B_V_load_26' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 531 [2/2] (2.77ns)   --->   "%B_V_load_27 = load i10 %B_V_addr_27"   --->   Operation 531 'load' 'B_V_load_27' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 532 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_19, i16 %temp_sum_V_19_1"   --->   Operation 532 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 533 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_18, i16 %temp_sum_V_18_1"   --->   Operation 533 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.53>
ST_15 : Operation 534 [1/1] (0.00ns)   --->   "%or_ln82_19 = or i10 %tmp_5, i10 20" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 534 'or' 'or_ln82_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_19" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 535 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 536 [1/1] (0.00ns)   --->   "%C_V_addr_20 = getelementptr i16 %C_V, i32 0, i32 %tmp_22" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 536 'getelementptr' 'C_V_addr_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln82_20 = or i10 %tmp_5, i10 21" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 537 'or' 'or_ln82_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_20" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 538 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 539 [1/1] (0.00ns)   --->   "%C_V_addr_21 = getelementptr i16 %C_V, i32 0, i32 %tmp_23" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 539 'getelementptr' 'C_V_addr_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln232_27 = or i10 %tmp_35, i10 28"   --->   Operation 540 'or' 'or_ln232_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_27"   --->   Operation 541 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 542 [1/1] (0.00ns)   --->   "%B_V_addr_28 = getelementptr i16 %B_V, i32 0, i32 %tmp_63"   --->   Operation 542 'getelementptr' 'B_V_addr_28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 543 [1/1] (0.00ns)   --->   "%or_ln232_28 = or i10 %tmp_35, i10 29"   --->   Operation 543 'or' 'or_ln232_28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_28"   --->   Operation 544 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 545 [1/1] (0.00ns)   --->   "%B_V_addr_29 = getelementptr i16 %B_V, i32 0, i32 %tmp_64"   --->   Operation 545 'getelementptr' 'B_V_addr_29' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 546 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_20 = add i16 %mul_ln885_20, i16 %select_ln79_20"   --->   Operation 546 'add' 'temp_sum_V_20' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 547 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_20, i10 %C_V_addr_20" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 547 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_15 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.21" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 548 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_15 : Operation 549 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_21 = add i16 %mul_ln885_21, i16 %select_ln79_21"   --->   Operation 549 'add' 'temp_sum_V_21' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 550 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_21, i10 %C_V_addr_21" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 550 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_15 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.22" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 551 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_15 : Operation 552 [1/1] (0.00ns)   --->   "%temp_sum_V_22_1_load = load i16 %temp_sum_V_22_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 552 'load' 'temp_sum_V_22_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_15 : Operation 553 [1/1] (0.62ns)   --->   "%select_ln79_22 = select i1 %cmp59, i16 0, i16 %temp_sum_V_22_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 553 'select' 'select_ln79_22' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 554 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_22)   --->   "%mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load"   --->   Operation 554 'mul' 'mul_ln885_22' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 555 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_22 = add i16 %mul_ln885_22, i16 %select_ln79_22"   --->   Operation 555 'add' 'temp_sum_V_22' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 556 [1/1] (0.00ns)   --->   "%temp_sum_V_23_1_load = load i16 %temp_sum_V_23_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 556 'load' 'temp_sum_V_23_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_15 : Operation 557 [1/1] (0.62ns)   --->   "%select_ln79_23 = select i1 %cmp59, i16 0, i16 %temp_sum_V_23_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 557 'select' 'select_ln79_23' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 558 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_23)   --->   "%mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load"   --->   Operation 558 'mul' 'mul_ln885_23' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 559 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_23 = add i16 %mul_ln885_23, i16 %select_ln79_23"   --->   Operation 559 'add' 'temp_sum_V_23' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 560 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_24)   --->   "%mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load"   --->   Operation 560 'mul' 'mul_ln885_24' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 561 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_25)   --->   "%mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load"   --->   Operation 561 'mul' 'mul_ln885_25' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 562 [1/2] (2.77ns)   --->   "%B_V_load_26 = load i10 %B_V_addr_26"   --->   Operation 562 'load' 'B_V_load_26' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_15 : Operation 563 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_26)   --->   "%mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load"   --->   Operation 563 'mul' 'mul_ln885_26' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 564 [1/2] (2.77ns)   --->   "%B_V_load_27 = load i10 %B_V_addr_27"   --->   Operation 564 'load' 'B_V_load_27' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_15 : Operation 565 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_27)   --->   "%mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load"   --->   Operation 565 'mul' 'mul_ln885_27' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 566 [2/2] (2.77ns)   --->   "%B_V_load_28 = load i10 %B_V_addr_28"   --->   Operation 566 'load' 'B_V_load_28' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_15 : Operation 567 [2/2] (2.77ns)   --->   "%B_V_load_29 = load i10 %B_V_addr_29"   --->   Operation 567 'load' 'B_V_load_29' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_21, i16 %temp_sum_V_21_1"   --->   Operation 568 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 569 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_20, i16 %temp_sum_V_20_1"   --->   Operation 569 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.53>
ST_16 : Operation 570 [1/1] (0.00ns)   --->   "%or_ln82_21 = or i10 %tmp_5, i10 22" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 570 'or' 'or_ln82_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_21" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 571 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 572 [1/1] (0.00ns)   --->   "%C_V_addr_22 = getelementptr i16 %C_V, i32 0, i32 %tmp_24" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 572 'getelementptr' 'C_V_addr_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 573 [1/1] (0.00ns)   --->   "%or_ln82_22 = or i10 %tmp_5, i10 23" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 573 'or' 'or_ln82_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_22" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 574 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%C_V_addr_23 = getelementptr i16 %C_V, i32 0, i32 %tmp_25" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 575 'getelementptr' 'C_V_addr_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 576 [1/1] (0.00ns)   --->   "%or_ln232_29 = or i10 %tmp_35, i10 30"   --->   Operation 576 'or' 'or_ln232_29' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_29"   --->   Operation 577 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 578 [1/1] (0.00ns)   --->   "%B_V_addr_30 = getelementptr i16 %B_V, i32 0, i32 %tmp_65"   --->   Operation 578 'getelementptr' 'B_V_addr_30' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 579 [1/1] (0.00ns)   --->   "%or_ln232_30 = or i10 %tmp_35, i10 31"   --->   Operation 579 'or' 'or_ln232_30' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_30"   --->   Operation 580 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 581 [1/1] (0.00ns)   --->   "%B_V_addr_31 = getelementptr i16 %B_V, i32 0, i32 %tmp_66"   --->   Operation 581 'getelementptr' 'B_V_addr_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 582 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_22 = add i16 %mul_ln885_22, i16 %select_ln79_22"   --->   Operation 582 'add' 'temp_sum_V_22' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 583 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_22, i10 %C_V_addr_22" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 583 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_16 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.23" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 584 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_16 : Operation 585 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_23 = add i16 %mul_ln885_23, i16 %select_ln79_23"   --->   Operation 585 'add' 'temp_sum_V_23' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 586 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_23, i10 %C_V_addr_23" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 586 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_16 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.24" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 587 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_16 : Operation 588 [1/1] (0.00ns)   --->   "%temp_sum_V_24_1_load = load i16 %temp_sum_V_24_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 588 'load' 'temp_sum_V_24_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_16 : Operation 589 [1/1] (0.62ns)   --->   "%select_ln79_24 = select i1 %cmp59, i16 0, i16 %temp_sum_V_24_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 589 'select' 'select_ln79_24' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 590 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_24)   --->   "%mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load"   --->   Operation 590 'mul' 'mul_ln885_24' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 591 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_24 = add i16 %mul_ln885_24, i16 %select_ln79_24"   --->   Operation 591 'add' 'temp_sum_V_24' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 592 [1/1] (0.00ns)   --->   "%temp_sum_V_25_1_load = load i16 %temp_sum_V_25_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 592 'load' 'temp_sum_V_25_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_16 : Operation 593 [1/1] (0.62ns)   --->   "%select_ln79_25 = select i1 %cmp59, i16 0, i16 %temp_sum_V_25_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 593 'select' 'select_ln79_25' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 594 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_25)   --->   "%mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load"   --->   Operation 594 'mul' 'mul_ln885_25' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 595 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_25 = add i16 %mul_ln885_25, i16 %select_ln79_25"   --->   Operation 595 'add' 'temp_sum_V_25' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 596 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_26)   --->   "%mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load"   --->   Operation 596 'mul' 'mul_ln885_26' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 597 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_27)   --->   "%mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load"   --->   Operation 597 'mul' 'mul_ln885_27' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 598 [1/2] (2.77ns)   --->   "%B_V_load_28 = load i10 %B_V_addr_28"   --->   Operation 598 'load' 'B_V_load_28' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_16 : Operation 599 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_28)   --->   "%mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load"   --->   Operation 599 'mul' 'mul_ln885_28' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 600 [1/2] (2.77ns)   --->   "%B_V_load_29 = load i10 %B_V_addr_29"   --->   Operation 600 'load' 'B_V_load_29' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_16 : Operation 601 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_29)   --->   "%mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load"   --->   Operation 601 'mul' 'mul_ln885_29' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 602 [2/2] (2.77ns)   --->   "%B_V_load_30 = load i10 %B_V_addr_30"   --->   Operation 602 'load' 'B_V_load_30' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_16 : Operation 603 [2/2] (2.77ns)   --->   "%B_V_load_31 = load i10 %B_V_addr_31"   --->   Operation 603 'load' 'B_V_load_31' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_16 : Operation 604 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_23, i16 %temp_sum_V_23_1"   --->   Operation 604 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 605 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_22, i16 %temp_sum_V_22_1"   --->   Operation 605 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 4.53>
ST_17 : Operation 606 [1/1] (0.00ns)   --->   "%or_ln82_23 = or i10 %tmp_5, i10 24" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 606 'or' 'or_ln82_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_23" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 607 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 608 [1/1] (0.00ns)   --->   "%C_V_addr_24 = getelementptr i16 %C_V, i32 0, i32 %tmp_26" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 608 'getelementptr' 'C_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 609 [1/1] (0.00ns)   --->   "%or_ln82_24 = or i10 %tmp_5, i10 25" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 609 'or' 'or_ln82_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_24" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 610 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 611 [1/1] (0.00ns)   --->   "%C_V_addr_25 = getelementptr i16 %C_V, i32 0, i32 %tmp_27" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 611 'getelementptr' 'C_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 612 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_24 = add i16 %mul_ln885_24, i16 %select_ln79_24"   --->   Operation 612 'add' 'temp_sum_V_24' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 613 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_24, i10 %C_V_addr_24" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 613 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_17 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.25" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 614 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_17 : Operation 615 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_25 = add i16 %mul_ln885_25, i16 %select_ln79_25"   --->   Operation 615 'add' 'temp_sum_V_25' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 616 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_25, i10 %C_V_addr_25" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 616 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_17 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.26" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 617 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_17 : Operation 618 [1/1] (0.00ns)   --->   "%temp_sum_V_26_1_load = load i16 %temp_sum_V_26_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 618 'load' 'temp_sum_V_26_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_17 : Operation 619 [1/1] (0.62ns)   --->   "%select_ln79_26 = select i1 %cmp59, i16 0, i16 %temp_sum_V_26_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 619 'select' 'select_ln79_26' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 620 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_26)   --->   "%mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load"   --->   Operation 620 'mul' 'mul_ln885_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 621 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_26 = add i16 %mul_ln885_26, i16 %select_ln79_26"   --->   Operation 621 'add' 'temp_sum_V_26' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 622 [1/1] (0.00ns)   --->   "%temp_sum_V_27_1_load = load i16 %temp_sum_V_27_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 622 'load' 'temp_sum_V_27_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_17 : Operation 623 [1/1] (0.62ns)   --->   "%select_ln79_27 = select i1 %cmp59, i16 0, i16 %temp_sum_V_27_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 623 'select' 'select_ln79_27' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 624 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_27)   --->   "%mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load"   --->   Operation 624 'mul' 'mul_ln885_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 625 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_27 = add i16 %mul_ln885_27, i16 %select_ln79_27"   --->   Operation 625 'add' 'temp_sum_V_27' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 626 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_28)   --->   "%mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load"   --->   Operation 626 'mul' 'mul_ln885_28' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 627 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_29)   --->   "%mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load"   --->   Operation 627 'mul' 'mul_ln885_29' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 628 [1/2] (2.77ns)   --->   "%B_V_load_30 = load i10 %B_V_addr_30"   --->   Operation 628 'load' 'B_V_load_30' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_17 : Operation 629 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_30)   --->   "%mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load"   --->   Operation 629 'mul' 'mul_ln885_30' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 630 [1/2] (2.77ns)   --->   "%B_V_load_31 = load i10 %B_V_addr_31"   --->   Operation 630 'load' 'B_V_load_31' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_17 : Operation 631 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_31)   --->   "%mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load"   --->   Operation 631 'mul' 'mul_ln885_31' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 632 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_25, i16 %temp_sum_V_25_1"   --->   Operation 632 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 633 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_24, i16 %temp_sum_V_24_1"   --->   Operation 633 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.53>
ST_18 : Operation 634 [1/1] (0.00ns)   --->   "%or_ln82_25 = or i10 %tmp_5, i10 26" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 634 'or' 'or_ln82_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_25" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 635 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 636 [1/1] (0.00ns)   --->   "%C_V_addr_26 = getelementptr i16 %C_V, i32 0, i32 %tmp_28" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 636 'getelementptr' 'C_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 637 [1/1] (0.00ns)   --->   "%or_ln82_26 = or i10 %tmp_5, i10 27" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 637 'or' 'or_ln82_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_26" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 638 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 639 [1/1] (0.00ns)   --->   "%C_V_addr_27 = getelementptr i16 %C_V, i32 0, i32 %tmp_29" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 639 'getelementptr' 'C_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 640 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_26 = add i16 %mul_ln885_26, i16 %select_ln79_26"   --->   Operation 640 'add' 'temp_sum_V_26' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 641 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_26, i10 %C_V_addr_26" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 641 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_18 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.27" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 642 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_18 : Operation 643 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_27 = add i16 %mul_ln885_27, i16 %select_ln79_27"   --->   Operation 643 'add' 'temp_sum_V_27' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 644 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_27, i10 %C_V_addr_27" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 644 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_18 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.28" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 645 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_18 : Operation 646 [1/1] (0.00ns)   --->   "%temp_sum_V_28_1_load = load i16 %temp_sum_V_28_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 646 'load' 'temp_sum_V_28_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_18 : Operation 647 [1/1] (0.62ns)   --->   "%select_ln79_28 = select i1 %cmp59, i16 0, i16 %temp_sum_V_28_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 647 'select' 'select_ln79_28' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 648 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_28)   --->   "%mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load"   --->   Operation 648 'mul' 'mul_ln885_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 649 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_28 = add i16 %mul_ln885_28, i16 %select_ln79_28"   --->   Operation 649 'add' 'temp_sum_V_28' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 650 [1/1] (0.00ns)   --->   "%temp_sum_V_29_1_load = load i16 %temp_sum_V_29_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 650 'load' 'temp_sum_V_29_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_18 : Operation 651 [1/1] (0.62ns)   --->   "%select_ln79_29 = select i1 %cmp59, i16 0, i16 %temp_sum_V_29_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 651 'select' 'select_ln79_29' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 652 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_29)   --->   "%mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load"   --->   Operation 652 'mul' 'mul_ln885_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 653 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_29 = add i16 %mul_ln885_29, i16 %select_ln79_29"   --->   Operation 653 'add' 'temp_sum_V_29' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 654 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_30)   --->   "%mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load"   --->   Operation 654 'mul' 'mul_ln885_30' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 655 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_31)   --->   "%mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load"   --->   Operation 655 'mul' 'mul_ln885_31' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 656 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_27, i16 %temp_sum_V_27_1"   --->   Operation 656 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 657 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_26, i16 %temp_sum_V_26_1"   --->   Operation 657 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 4.53>
ST_19 : Operation 658 [1/1] (0.00ns)   --->   "%or_ln82_27 = or i10 %tmp_5, i10 28" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 658 'or' 'or_ln82_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_27" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 659 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 660 [1/1] (0.00ns)   --->   "%C_V_addr_28 = getelementptr i16 %C_V, i32 0, i32 %tmp_30" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 660 'getelementptr' 'C_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 661 [1/1] (0.00ns)   --->   "%or_ln82_28 = or i10 %tmp_5, i10 29" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 661 'or' 'or_ln82_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_28" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 662 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 663 [1/1] (0.00ns)   --->   "%C_V_addr_29 = getelementptr i16 %C_V, i32 0, i32 %tmp_31" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 663 'getelementptr' 'C_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 664 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_28 = add i16 %mul_ln885_28, i16 %select_ln79_28"   --->   Operation 664 'add' 'temp_sum_V_28' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 665 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_28, i10 %C_V_addr_28" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 665 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_19 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.29" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 666 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_19 : Operation 667 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_29 = add i16 %mul_ln885_29, i16 %select_ln79_29"   --->   Operation 667 'add' 'temp_sum_V_29' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 668 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_29, i10 %C_V_addr_29" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 668 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_19 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.30" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 669 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_19 : Operation 670 [1/1] (0.00ns)   --->   "%temp_sum_V_30_1_load = load i16 %temp_sum_V_30_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 670 'load' 'temp_sum_V_30_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_19 : Operation 671 [1/1] (0.62ns)   --->   "%select_ln79_30 = select i1 %cmp59, i16 0, i16 %temp_sum_V_30_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 671 'select' 'select_ln79_30' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 672 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_30)   --->   "%mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load"   --->   Operation 672 'mul' 'mul_ln885_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 673 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_30 = add i16 %mul_ln885_30, i16 %select_ln79_30"   --->   Operation 673 'add' 'temp_sum_V_30' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 674 [1/1] (0.00ns)   --->   "%temp_sum_V_31_1_load = load i16 %temp_sum_V_31_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 674 'load' 'temp_sum_V_31_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_19 : Operation 675 [1/1] (0.62ns)   --->   "%select_ln79_31 = select i1 %cmp59, i16 0, i16 %temp_sum_V_31_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 675 'select' 'select_ln79_31' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 676 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_31)   --->   "%mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load"   --->   Operation 676 'mul' 'mul_ln885_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 677 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_31 = add i16 %mul_ln885_31, i16 %select_ln79_31"   --->   Operation 677 'add' 'temp_sum_V_31' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 678 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_29, i16 %temp_sum_V_29_1"   --->   Operation 678 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 679 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_28, i16 %temp_sum_V_28_1"   --->   Operation 679 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.53>
ST_20 : Operation 680 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nopart1_nopart2_str"   --->   Operation 680 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 681 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 681 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 682 [1/1] (0.00ns)   --->   "%or_ln82_29 = or i10 %tmp_5, i10 30" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 682 'or' 'or_ln82_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_29" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 683 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 684 [1/1] (0.00ns)   --->   "%C_V_addr_30 = getelementptr i16 %C_V, i32 0, i32 %tmp_32" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 684 'getelementptr' 'C_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 685 [1/1] (0.00ns)   --->   "%or_ln82_30 = or i10 %tmp_5, i10 31" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 685 'or' 'or_ln82_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_30" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 686 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 687 [1/1] (0.00ns)   --->   "%C_V_addr_31 = getelementptr i16 %C_V, i32 0, i32 %tmp_33" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 687 'getelementptr' 'C_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 688 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 688 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 689 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 689 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 690 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_30 = add i16 %mul_ln885_30, i16 %select_ln79_30"   --->   Operation 690 'add' 'temp_sum_V_30' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 691 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_30, i10 %C_V_addr_30" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 691 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_20 : Operation 692 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split12.31" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 692 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_20 : Operation 693 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_31 = add i16 %mul_ln885_31, i16 %select_ln79_31"   --->   Operation 693 'add' 'temp_sum_V_31' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 694 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_31, i10 %C_V_addr_31" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 694 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_20 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln82 = br void %._crit_edge.31" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 695 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_20 : Operation 696 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_31, i16 %temp_sum_V_31_1"   --->   Operation 696 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 697 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_30, i16 %temp_sum_V_30_1"   --->   Operation 697 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 698 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.03ns
The critical path consists of the following:
	'alloca' operation ('row') [37]  (0 ns)
	'load' operation ('row_load', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) on local variable 'row' [52]  (0 ns)
	'add' operation ('add_ln68', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) [53]  (1.28 ns)
	'select' operation ('select_ln68_1', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) [58]  (0.972 ns)
	'getelementptr' operation ('A_V_addr', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) [162]  (0 ns)
	'load' operation ('A_V_load', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) on array 'A_V' [260]  (2.77 ns)

 <State 2>: 3.75ns
The critical path consists of the following:
	'load' operation ('A_V_load', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) on array 'A_V' [260]  (2.77 ns)
	'mul' operation of DSP[274] ('mul_ln885_1') [273]  (0.98 ns)

 <State 3>: 3.75ns
The critical path consists of the following:
	'load' operation ('B_V_load_2') on array 'B_V' [282]  (2.77 ns)
	'mul' operation of DSP[284] ('mul_ln885_2') [283]  (0.98 ns)

 <State 4>: 3.75ns
The critical path consists of the following:
	'load' operation ('B_V_load_4') on array 'B_V' [302]  (2.77 ns)
	'mul' operation of DSP[304] ('mul_ln885_4') [303]  (0.98 ns)

 <State 5>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[264] ('temp_sum.V[0]') [264]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[0]' on array 'C_V' [267]  (2.77 ns)

 <State 6>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[284] ('temp_sum.V[2]') [284]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[2]' on array 'C_V' [287]  (2.77 ns)

 <State 7>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[304] ('temp_sum.V[4]') [304]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[4]' on array 'C_V' [307]  (2.77 ns)

 <State 8>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[324] ('temp_sum.V[6]') [324]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[6]' on array 'C_V' [327]  (2.77 ns)

 <State 9>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[354] ('temp_sum.V[9]') [354]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[9]' on array 'C_V' [357]  (2.77 ns)

 <State 10>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[364] ('temp_sum.V[10]') [364]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[10]' on array 'C_V' [367]  (2.77 ns)

 <State 11>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[384] ('temp_sum.V[12]') [384]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[12]' on array 'C_V' [387]  (2.77 ns)

 <State 12>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[404] ('temp_sum.V[14]') [404]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[14]' on array 'C_V' [407]  (2.77 ns)

 <State 13>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[424] ('temp_sum.V[16]') [424]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[16]' on array 'C_V' [427]  (2.77 ns)

 <State 14>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[444] ('temp_sum.V[18]') [444]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[18]' on array 'C_V' [447]  (2.77 ns)

 <State 15>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[464] ('temp_sum.V[20]') [464]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[20]' on array 'C_V' [467]  (2.77 ns)

 <State 16>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[484] ('temp_sum.V[22]') [484]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[22]' on array 'C_V' [487]  (2.77 ns)

 <State 17>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[504] ('temp_sum.V[24]') [504]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[24]' on array 'C_V' [507]  (2.77 ns)

 <State 18>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[524] ('temp_sum.V[26]') [524]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[26]' on array 'C_V' [527]  (2.77 ns)

 <State 19>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[544] ('temp_sum.V[28]') [544]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[28]' on array 'C_V' [547]  (2.77 ns)

 <State 20>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[564] ('temp_sum.V[30]') [564]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[30]' on array 'C_V' [567]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
