C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1   -part GW1N_1  -package QFN48  -grade -5    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\synlog\report\nano_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  TOP  -implementation  rev_1  -flow mapping  -multisrs  -ovm  C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\nano.vm   -autoconstraint  -freq 100.000   C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\synwork\nano_prem.srd  -sap  C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\nano.sap  -otap  C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\nano.tap  -omap  C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\nano.map  -devicelib  C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v  -ologparam  C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\syntmp\nano.plg  -osyn  C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\nano.srm  -prjdir  C:\fpga\Tang-Nano-examples\nano\impl\synthesize\  -prjname  nano  -log  C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\synlog\nano_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW1N_1 -package QFN48 -grade -5 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\nano_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module TOP -implementation rev_1 -flow mapping -multisrs -ovm ..\nano.vm -autoconstraint -freq 100.000 ..\synwork\nano_prem.srd -sap ..\nano.sap -otap ..\nano.tap -omap ..\nano.map -devicelib ..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v -ologparam nano.plg -osyn ..\nano.srm -prjdir ..\..\ -prjname nano -log ..\synlog\nano_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:15
file:..\nano.vm|io:o|time:1569572029|size:216657|exec:0|csum:
file:..\synwork\nano_prem.srd|io:i|time:1569572015|size:296957|exec:0|csum:37A19CEAB451027027A2E4249D942438
file:..\nano.sap|io:o|time:1569572017|size:1990|exec:0|csum:
file:..\nano.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\nano.map|io:o|time:1569572031|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v|io:i|time:1564767964|size:120208|exec:0|csum:6A30DD570B0F44118E5DE3BFDC7E191D
file:nano.plg|io:o|time:1569572031|size:1410|exec:0|csum:
file:..\nano.srm|io:o|time:1569572027|size:10454|exec:0|csum:
file:..\synlog\nano_fpga_mapper.srr|io:o|time:1569572031|size:150061|exec:0|csum:
file:..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1566997978|size:39921152|exec:1|csum:0AEF8A2DA98D066C6220B9163A1DDE13
