<profile>

<section name = "Vitis HLS Report for 'conv2d_5'" level="0">
<item name = "Date">Tue Nov 26 16:15:50 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">lenet_proj</item>
<item name = "Solution">lenet_predict (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvf1517-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">41690, 41690, 0.417 ms, 0.417 ms, 41690, 41690, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3">41688, 41688, 115, 26, 1, 1600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2779, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 80, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 969, -</column>
<column name="Register">-, -, 5342, 352, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_5ns_8ns_12_1_1_U26">mul_5ns_8ns_12_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_5ns_8ns_12_1_1_U27">mul_5ns_8ns_12_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_1_fu_880_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln12_2_fu_862_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln12_fu_836_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln13_1_fu_1062_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln13_fu_938_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln14_fu_1056_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln18_10_fu_1431_p2">+, 0, 0, 70, 63, 3</column>
<column name="add_ln18_11_fu_1305_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln18_12_fu_1466_p2">+, 0, 0, 70, 63, 3</column>
<column name="add_ln18_13_fu_1315_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln18_14_fu_1568_p2">+, 0, 0, 70, 63, 3</column>
<column name="add_ln18_15_fu_1340_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln18_16_fu_1603_p2">+, 0, 0, 70, 63, 4</column>
<column name="add_ln18_17_fu_1350_p2">+, 0, 0, 16, 9, 3</column>
<column name="add_ln18_18_fu_1638_p2">+, 0, 0, 70, 63, 4</column>
<column name="add_ln18_19_fu_1409_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln18_1_fu_1039_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln18_20_fu_1671_p2">+, 0, 0, 70, 63, 4</column>
<column name="add_ln18_21_fu_1420_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln18_22_fu_1710_p2">+, 0, 0, 70, 63, 4</column>
<column name="add_ln18_23_fu_1446_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln18_24_fu_1739_p2">+, 0, 0, 70, 63, 4</column>
<column name="add_ln18_25_fu_1456_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln18_26_fu_1762_p2">+, 0, 0, 70, 63, 4</column>
<column name="add_ln18_27_fu_1481_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln18_28_fu_1781_p2">+, 0, 0, 70, 63, 4</column>
<column name="add_ln18_29_fu_1522_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln18_2_fu_1219_p2">+, 0, 0, 70, 63, 1</column>
<column name="add_ln18_30_fu_1800_p2">+, 0, 0, 70, 63, 4</column>
<column name="add_ln18_31_fu_1583_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln18_32_fu_1819_p2">+, 0, 0, 70, 63, 5</column>
<column name="add_ln18_33_fu_1593_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln18_34_fu_1838_p2">+, 0, 0, 70, 63, 5</column>
<column name="add_ln18_35_fu_1618_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln18_36_fu_1857_p2">+, 0, 0, 70, 63, 5</column>
<column name="add_ln18_37_fu_1628_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln18_38_fu_1876_p2">+, 0, 0, 70, 63, 5</column>
<column name="add_ln18_39_fu_1563_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln18_3_fu_1171_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln18_40_fu_1895_p2">+, 0, 0, 70, 63, 5</column>
<column name="add_ln18_41_fu_1657_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln18_42_fu_1914_p2">+, 0, 0, 70, 63, 5</column>
<column name="add_ln18_43_fu_1686_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln18_44_fu_1933_p2">+, 0, 0, 70, 63, 5</column>
<column name="add_ln18_45_fu_1696_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln18_46_fu_1952_p2">+, 0, 0, 70, 63, 5</column>
<column name="add_ln18_47_fu_1725_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln18_48_fu_1967_p2">+, 0, 0, 70, 63, 5</column>
<column name="add_ln18_4_fu_1290_p2">+, 0, 0, 70, 63, 2</column>
<column name="add_ln18_5_fu_1181_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln18_6_fu_1325_p2">+, 0, 0, 70, 63, 2</column>
<column name="add_ln18_7_fu_1235_p2">+, 0, 0, 16, 9, 3</column>
<column name="add_ln18_8_fu_1363_p2">+, 0, 0, 70, 63, 3</column>
<column name="add_ln18_9_fu_1280_p2">+, 0, 0, 18, 9, 9</column>
<column name="add_ln18_fu_1028_p2">+, 0, 0, 18, 9, 9</column>
<column name="add_ln21_1_fu_1050_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln21_2_fu_1194_p2">+, 0, 0, 17, 11, 11</column>
<column name="add_ln21_fu_1200_p2">+, 0, 0, 17, 11, 11</column>
<column name="empty_41_fu_1104_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_43_fu_1245_p2">+, 0, 0, 12, 4, 1</column>
<column name="empty_45_fu_1378_p2">+, 0, 0, 12, 4, 2</column>
<column name="empty_47_fu_1491_p2">+, 0, 0, 12, 4, 2</column>
<column name="empty_49_fu_1532_p2">+, 0, 0, 12, 4, 3</column>
<column name="p_mid112_fu_1146_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_42_fu_1022_p2">-, 0, 0, 18, 9, 9</column>
<column name="empty_44_fu_1274_p2">-, 0, 0, 18, 9, 9</column>
<column name="empty_46_fu_1403_p2">-, 0, 0, 19, 8, 8</column>
<column name="empty_48_fu_1516_p2">-, 0, 0, 19, 8, 8</column>
<column name="empty_50_fu_1557_p2">-, 0, 0, 19, 8, 8</column>
<column name="and_ln12_fu_932_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage21_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage22_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage23_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage24_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage25_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln12_fu_830_p2">icmp, 0, 0, 18, 11, 10</column>
<column name="icmp_ln13_fu_848_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="icmp_ln14_fu_926_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln13_fu_944_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln12_1_fu_1139_p3">select, 0, 0, 10, 1, 11</column>
<column name="select_ln12_2_fu_868_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln12_3_fu_1161_p3">select, 0, 0, 56, 1, 62</column>
<column name="select_ln12_4_fu_904_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln12_5_fu_912_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln12_fu_854_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln13_1_fu_966_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln13_2_fu_982_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln13_3_fu_998_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln13_4_fu_1068_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln13_fu_950_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln12_fu_920_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">130, 27, 1, 27</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_f_1">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_i_13">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten32_load">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 4, 8</column>
<column name="f_fu_176">9, 2, 5, 10</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_730_p0">31, 6, 32, 192</column>
<column name="grp_fu_730_p1">123, 25, 32, 800</column>
<column name="grp_fu_735_p0">127, 26, 32, 832</column>
<column name="grp_fu_735_p1">127, 26, 32, 832</column>
<column name="i_fu_168">9, 2, 4, 8</column>
<column name="indvar_flatten32_fu_180">9, 2, 11, 22</column>
<column name="indvar_flatten_fu_172">9, 2, 8, 16</column>
<column name="input_r_address0">65, 14, 11, 154</column>
<column name="input_r_address1">65, 13, 11, 143</column>
<column name="j_fu_164">9, 2, 4, 8</column>
<column name="m_axi_gmem_ARADDR">130, 27, 64, 1728</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln12_2_reg_2087">5, 0, 5, 0</column>
<column name="add_ln18_19_reg_2311">8, 0, 8, 0</column>
<column name="add_ln18_29_reg_2375">8, 0, 8, 0</column>
<column name="add_ln18_39_reg_2388">8, 0, 8, 0</column>
<column name="add_ln18_9_reg_2224">9, 0, 9, 0</column>
<column name="add_ln18_reg_2117">9, 0, 9, 0</column>
<column name="add_ln21_1_reg_2134">6, 0, 7, 1</column>
<column name="add_ln21_reg_2165">11, 0, 11, 0</column>
<column name="ap_CS_fsm">26, 0, 26, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="empty_reg_2071">12, 0, 12, 0</column>
<column name="f_fu_176">5, 0, 5, 0</column>
<column name="gmem_addr_10_read_reg_2688">32, 0, 32, 0</column>
<column name="gmem_addr_10_reg_2459">64, 0, 64, 0</column>
<column name="gmem_addr_11_read_reg_2709">32, 0, 32, 0</column>
<column name="gmem_addr_11_reg_2495">64, 0, 64, 0</column>
<column name="gmem_addr_12_read_reg_2730">32, 0, 32, 0</column>
<column name="gmem_addr_12_reg_2531">64, 0, 64, 0</column>
<column name="gmem_addr_13_read_reg_2751">32, 0, 32, 0</column>
<column name="gmem_addr_13_reg_2562">64, 0, 64, 0</column>
<column name="gmem_addr_14_read_reg_2772">32, 0, 32, 0</column>
<column name="gmem_addr_14_reg_2593">64, 0, 64, 0</column>
<column name="gmem_addr_15_read_reg_2793">32, 0, 32, 0</column>
<column name="gmem_addr_15_reg_2614">64, 0, 64, 0</column>
<column name="gmem_addr_16_read_reg_2820">32, 0, 32, 0</column>
<column name="gmem_addr_16_reg_2635">64, 0, 64, 0</column>
<column name="gmem_addr_17_read_reg_2835">32, 0, 32, 0</column>
<column name="gmem_addr_17_reg_2651">64, 0, 64, 0</column>
<column name="gmem_addr_18_read_reg_2850">32, 0, 32, 0</column>
<column name="gmem_addr_18_reg_2672">64, 0, 64, 0</column>
<column name="gmem_addr_19_read_reg_2865">32, 0, 32, 0</column>
<column name="gmem_addr_19_reg_2693">64, 0, 64, 0</column>
<column name="gmem_addr_1_read_reg_2454">32, 0, 32, 0</column>
<column name="gmem_addr_20_read_reg_2880">32, 0, 32, 0</column>
<column name="gmem_addr_20_reg_2714">64, 0, 64, 0</column>
<column name="gmem_addr_21_read_reg_2895">32, 0, 32, 0</column>
<column name="gmem_addr_21_reg_2735">64, 0, 64, 0</column>
<column name="gmem_addr_22_read_reg_2910">32, 0, 32, 0</column>
<column name="gmem_addr_22_reg_2756">64, 0, 64, 0</column>
<column name="gmem_addr_23_read_reg_2925">32, 0, 32, 0</column>
<column name="gmem_addr_23_reg_2777">64, 0, 64, 0</column>
<column name="gmem_addr_24_read_reg_2940">32, 0, 32, 0</column>
<column name="gmem_addr_24_reg_2798">64, 0, 64, 0</column>
<column name="gmem_addr_25_read_reg_2955">32, 0, 32, 0</column>
<column name="gmem_addr_25_reg_2804">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_2490">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_2203">64, 0, 64, 0</column>
<column name="gmem_addr_3_read_reg_2526">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_2237">64, 0, 64, 0</column>
<column name="gmem_addr_4_read_reg_2557">32, 0, 32, 0</column>
<column name="gmem_addr_4_reg_2263">64, 0, 64, 0</column>
<column name="gmem_addr_5_read_reg_2588">32, 0, 32, 0</column>
<column name="gmem_addr_5_reg_2295">64, 0, 64, 0</column>
<column name="gmem_addr_6_read_reg_2609">32, 0, 32, 0</column>
<column name="gmem_addr_6_reg_2328">64, 0, 64, 0</column>
<column name="gmem_addr_7_read_reg_2630">32, 0, 32, 0</column>
<column name="gmem_addr_7_reg_2354">64, 0, 64, 0</column>
<column name="gmem_addr_8_read_reg_2646">32, 0, 32, 0</column>
<column name="gmem_addr_8_reg_2397">64, 0, 64, 0</column>
<column name="gmem_addr_9_read_reg_2667">32, 0, 32, 0</column>
<column name="gmem_addr_9_reg_2428">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_2423">32, 0, 32, 0</column>
<column name="gmem_addr_reg_2092">64, 0, 64, 0</column>
<column name="i_fu_168">4, 0, 4, 0</column>
<column name="icmp_ln12_reg_2077">1, 0, 1, 0</column>
<column name="icmp_ln13_reg_2081">1, 0, 1, 0</column>
<column name="indvar_flatten32_fu_180">11, 0, 11, 0</column>
<column name="indvar_flatten_fu_172">8, 0, 8, 0</column>
<column name="input_load_10_reg_2243">32, 0, 32, 0</column>
<column name="input_load_11_reg_2248">32, 0, 32, 0</column>
<column name="input_load_12_reg_2269">32, 0, 32, 0</column>
<column name="input_load_13_reg_2274">32, 0, 32, 0</column>
<column name="input_load_14_reg_2301">32, 0, 32, 0</column>
<column name="input_load_15_reg_2306">32, 0, 32, 0</column>
<column name="input_load_16_reg_2334">32, 0, 32, 0</column>
<column name="input_load_17_reg_2339">32, 0, 32, 0</column>
<column name="input_load_18_reg_2360">32, 0, 32, 0</column>
<column name="input_load_19_reg_2365">32, 0, 32, 0</column>
<column name="input_load_20_reg_2403">32, 0, 32, 0</column>
<column name="input_load_21_reg_2408">32, 0, 32, 0</column>
<column name="input_load_22_reg_2434">32, 0, 32, 0</column>
<column name="input_load_23_reg_2439">32, 0, 32, 0</column>
<column name="input_load_24_reg_2465">32, 0, 32, 0</column>
<column name="input_load_25_reg_2470">32, 0, 32, 0</column>
<column name="input_load_26_reg_2501">32, 0, 32, 0</column>
<column name="input_load_27_reg_2506">32, 0, 32, 0</column>
<column name="input_load_28_reg_2537">32, 0, 32, 0</column>
<column name="input_load_29_reg_2542">32, 0, 32, 0</column>
<column name="input_load_30_reg_2568">32, 0, 32, 0</column>
<column name="input_load_7_reg_2150">32, 0, 32, 0</column>
<column name="input_load_8_reg_2209">32, 0, 32, 0</column>
<column name="input_load_9_reg_2214">32, 0, 32, 0</column>
<column name="input_load_reg_2145">32, 0, 32, 0</column>
<column name="j_cast8_reg_2289">4, 0, 8, 4</column>
<column name="j_cast_reg_2112">4, 0, 9, 5</column>
<column name="j_fu_164">4, 0, 4, 0</column>
<column name="mul_0_1_reg_2578">32, 0, 32, 0</column>
<column name="mul_0_2_reg_2599">32, 0, 32, 0</column>
<column name="mul_0_3_reg_2620">32, 0, 32, 0</column>
<column name="mul_1_1_reg_2678">32, 0, 32, 0</column>
<column name="mul_1_2_reg_2699">32, 0, 32, 0</column>
<column name="mul_1_3_reg_2720">32, 0, 32, 0</column>
<column name="mul_1_4_reg_2741">32, 0, 32, 0</column>
<column name="mul_1_4_reg_2741_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul_1_reg_2657">32, 0, 32, 0</column>
<column name="mul_2_1_reg_2783">32, 0, 32, 0</column>
<column name="mul_2_1_reg_2783_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul_2_2_reg_2810">32, 0, 32, 0</column>
<column name="mul_2_2_reg_2810_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul_2_3_reg_2825">32, 0, 32, 0</column>
<column name="mul_2_3_reg_2825_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="mul_2_4_reg_2840">32, 0, 32, 0</column>
<column name="mul_2_4_reg_2840_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="mul_2_reg_2762">32, 0, 32, 0</column>
<column name="mul_2_reg_2762_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul_3_1_reg_2870">32, 0, 32, 0</column>
<column name="mul_3_2_reg_2885">32, 0, 32, 0</column>
<column name="mul_3_3_reg_2900">32, 0, 32, 0</column>
<column name="mul_3_4_reg_2915">32, 0, 32, 0</column>
<column name="mul_3_reg_2855">32, 0, 32, 0</column>
<column name="mul_3_reg_2855_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="mul_4_1_reg_2945">32, 0, 32, 0</column>
<column name="mul_4_2_reg_2960">32, 0, 32, 0</column>
<column name="mul_4_3_reg_2970">32, 0, 32, 0</column>
<column name="mul_4_4_reg_2975">32, 0, 32, 0</column>
<column name="mul_4_reg_2930">32, 0, 32, 0</column>
<column name="reg_739">32, 0, 32, 0</column>
<column name="reg_744">32, 0, 32, 0</column>
<column name="reg_749">32, 0, 32, 0</column>
<column name="reg_754">32, 0, 32, 0</column>
<column name="reg_759">32, 0, 32, 0</column>
<column name="select_ln12_3_reg_2139">62, 0, 62, 0</column>
<column name="select_ln13_3_reg_2104">4, 0, 4, 0</column>
<column name="select_ln13_reg_2098">4, 0, 4, 0</column>
<column name="sext_ln12_2_reg_2170">63, 0, 63, 0</column>
<column name="add_ln21_reg_2165">64, 32, 11, 0</column>
<column name="icmp_ln12_reg_2077">64, 32, 1, 0</column>
<column name="mul_3_1_reg_2870">64, 32, 32, 0</column>
<column name="mul_3_2_reg_2885">64, 32, 32, 0</column>
<column name="mul_3_3_reg_2900">64, 32, 32, 0</column>
<column name="mul_3_4_reg_2915">64, 32, 32, 0</column>
<column name="mul_4_1_reg_2945">64, 32, 32, 0</column>
<column name="mul_4_2_reg_2960">64, 32, 32, 0</column>
<column name="mul_4_3_reg_2970">64, 32, 32, 0</column>
<column name="mul_4_4_reg_2975">64, 32, 32, 0</column>
<column name="mul_4_reg_2930">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2d.5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2d.5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2d.5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2d.5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2d.5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2d.5, return value</column>
<column name="grp_fu_405_p_din0">out, 32, ap_ctrl_hs, conv2d.5, return value</column>
<column name="grp_fu_405_p_din1">out, 32, ap_ctrl_hs, conv2d.5, return value</column>
<column name="grp_fu_405_p_opcode">out, 1, ap_ctrl_hs, conv2d.5, return value</column>
<column name="grp_fu_405_p_dout0">in, 32, ap_ctrl_hs, conv2d.5, return value</column>
<column name="grp_fu_405_p_ce">out, 1, ap_ctrl_hs, conv2d.5, return value</column>
<column name="grp_fu_409_p_din0">out, 32, ap_ctrl_hs, conv2d.5, return value</column>
<column name="grp_fu_409_p_din1">out, 32, ap_ctrl_hs, conv2d.5, return value</column>
<column name="grp_fu_409_p_dout0">in, 32, ap_ctrl_hs, conv2d.5, return value</column>
<column name="grp_fu_409_p_ce">out, 1, ap_ctrl_hs, conv2d.5, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="input_r_address0">out, 11, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 11, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 32, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 11, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 32, ap_memory, output_r, array</column>
<column name="filters">in, 64, ap_none, filters, scalar</column>
<column name="bias">in, 64, ap_none, bias, scalar</column>
</table>
</item>
</section>
</profile>
