/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-17.10" *)
(* top =  1  *)
module unnamed_block_decl(z);
  (* src = "dut.sv:1.27-1.28" *)
  output [31:0] z;
  wire [31:0] z;
  assign z = 32'd5;
endmodule
