<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5{left:83px;bottom:59px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2_5{left:845px;bottom:59px;}
#t3_5{left:83px;bottom:1081px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t4_5{left:359px;bottom:1081px;letter-spacing:-0.06px;}
#t5_5{left:825px;bottom:1081px;letter-spacing:-0.15px;}
#t6_5{left:110px;bottom:1063px;letter-spacing:0.11px;word-spacing:0.04px;}
#t7_5{left:331px;bottom:1063px;letter-spacing:0.08px;}
#t8_5{left:827px;bottom:1063px;letter-spacing:0.12px;}
#t9_5{left:110px;bottom:1045px;letter-spacing:0.1px;word-spacing:0.03px;}
#ta_5{left:276px;bottom:1045px;letter-spacing:0.08px;}
#tb_5{left:827px;bottom:1045px;letter-spacing:0.12px;}
#tc_5{left:83px;bottom:1005px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#td_5{left:275px;bottom:1005px;letter-spacing:-0.06px;}
#te_5{left:824px;bottom:1005px;letter-spacing:-0.15px;}
#tf_5{left:110px;bottom:987px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tg_5{left:220px;bottom:987px;letter-spacing:0.08px;}
#th_5{left:827px;bottom:987px;letter-spacing:0.11px;}
#ti_5{left:110px;bottom:968px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tj_5{left:263px;bottom:968px;letter-spacing:0.08px;}
#tk_5{left:827px;bottom:968px;letter-spacing:0.12px;}
#tl_5{left:138px;bottom:950px;letter-spacing:0.1px;word-spacing:0.05px;}
#tm_5{left:373px;bottom:950px;letter-spacing:0.08px;}
#tn_5{left:827px;bottom:950px;letter-spacing:0.12px;}
#to_5{left:138px;bottom:932px;letter-spacing:0.1px;word-spacing:0.01px;}
#tp_5{left:373px;bottom:932px;letter-spacing:0.08px;}
#tq_5{left:827px;bottom:932px;letter-spacing:0.12px;}
#tr_5{left:110px;bottom:913px;letter-spacing:0.12px;word-spacing:0.01px;}
#ts_5{left:416px;bottom:913px;letter-spacing:0.08px;}
#tt_5{left:827px;bottom:913px;letter-spacing:0.12px;}
#tu_5{left:138px;bottom:895px;letter-spacing:0.11px;word-spacing:0.05px;}
#tv_5{left:377px;bottom:895px;letter-spacing:0.08px;}
#tw_5{left:827px;bottom:895px;letter-spacing:0.12px;}
#tx_5{left:138px;bottom:877px;letter-spacing:0.11px;word-spacing:0.02px;}
#ty_5{left:415px;bottom:877px;letter-spacing:0.09px;}
#tz_5{left:827px;bottom:877px;letter-spacing:0.13px;}
#t10_5{left:83px;bottom:837px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t11_5{left:373px;bottom:837px;letter-spacing:-0.06px;}
#t12_5{left:825px;bottom:837px;letter-spacing:-0.15px;}
#t13_5{left:110px;bottom:819px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t14_5{left:373px;bottom:819px;letter-spacing:0.08px;}
#t15_5{left:827px;bottom:819px;letter-spacing:0.12px;}
#t16_5{left:110px;bottom:800px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t17_5{left:199px;bottom:800px;letter-spacing:0.08px;}
#t18_5{left:827px;bottom:800px;letter-spacing:0.11px;}
#t19_5{left:110px;bottom:782px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1a_5{left:293px;bottom:782px;letter-spacing:0.08px;}
#t1b_5{left:827px;bottom:782px;letter-spacing:0.12px;}
#t1c_5{left:110px;bottom:764px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1d_5{left:420px;bottom:764px;letter-spacing:0.08px;}
#t1e_5{left:827px;bottom:764px;letter-spacing:0.12px;}
#t1f_5{left:110px;bottom:745px;letter-spacing:0.1px;}
#t1g_5{left:394px;bottom:745px;letter-spacing:0.08px;}
#t1h_5{left:827px;bottom:745px;letter-spacing:0.12px;}
#t1i_5{left:110px;bottom:727px;letter-spacing:0.12px;word-spacing:0.04px;}
#t1j_5{left:441px;bottom:727px;letter-spacing:0.08px;}
#t1k_5{left:827px;bottom:727px;letter-spacing:0.13px;}
#t1l_5{left:110px;bottom:709px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1m_5{left:505px;bottom:709px;letter-spacing:0.08px;}
#t1n_5{left:827px;bottom:709px;letter-spacing:0.14px;}
#t1o_5{left:110px;bottom:690px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1p_5{left:501px;bottom:690px;letter-spacing:0.08px;}
#t1q_5{left:827px;bottom:690px;letter-spacing:0.14px;}
#t1r_5{left:110px;bottom:672px;letter-spacing:0.11px;}
#t1s_5{left:437px;bottom:672px;letter-spacing:0.08px;}
#t1t_5{left:827px;bottom:672px;letter-spacing:0.12px;}
#t1u_5{left:110px;bottom:654px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1v_5{left:488px;bottom:654px;letter-spacing:0.08px;}
#t1w_5{left:827px;bottom:654px;letter-spacing:0.13px;}
#t1x_5{left:110px;bottom:635px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1y_5{left:463px;bottom:635px;letter-spacing:0.08px;}
#t1z_5{left:827px;bottom:635px;letter-spacing:0.13px;}
#t20_5{left:110px;bottom:617px;letter-spacing:0.12px;word-spacing:0.01px;}
#t21_5{left:450px;bottom:617px;letter-spacing:0.08px;}
#t22_5{left:827px;bottom:617px;letter-spacing:0.13px;}
#t23_5{left:110px;bottom:599px;letter-spacing:0.12px;word-spacing:0.04px;}
#t24_5{left:467px;bottom:599px;letter-spacing:0.08px;}
#t25_5{left:827px;bottom:599px;letter-spacing:0.13px;}
#t26_5{left:110px;bottom:580px;letter-spacing:0.12px;}
#t27_5{left:467px;bottom:580px;letter-spacing:0.08px;}
#t28_5{left:827px;bottom:580px;letter-spacing:0.13px;}
#t29_5{left:110px;bottom:562px;letter-spacing:0.1px;word-spacing:0.02px;}
#t2a_5{left:386px;bottom:562px;letter-spacing:0.09px;}
#t2b_5{left:827px;bottom:562px;letter-spacing:0.12px;}
#t2c_5{left:110px;bottom:544px;letter-spacing:0.1px;word-spacing:0.02px;}
#t2d_5{left:386px;bottom:544px;letter-spacing:0.09px;}
#t2e_5{left:827px;bottom:544px;letter-spacing:0.12px;}
#t2f_5{left:110px;bottom:525px;letter-spacing:0.1px;word-spacing:0.02px;}
#t2g_5{left:386px;bottom:525px;letter-spacing:0.09px;}
#t2h_5{left:827px;bottom:525px;letter-spacing:0.12px;}
#t2i_5{left:110px;bottom:507px;letter-spacing:0.12px;}
#t2j_5{left:454px;bottom:507px;letter-spacing:0.08px;}
#t2k_5{left:827px;bottom:507px;letter-spacing:0.13px;}
#t2l_5{left:110px;bottom:489px;letter-spacing:0.11px;word-spacing:0.04px;}
#t2m_5{left:450px;bottom:489px;letter-spacing:0.08px;}
#t2n_5{left:827px;bottom:489px;letter-spacing:0.13px;}
#t2o_5{left:110px;bottom:470px;letter-spacing:0.12px;word-spacing:0.05px;}
#t2p_5{left:446px;bottom:470px;letter-spacing:0.08px;}
#t2q_5{left:827px;bottom:470px;letter-spacing:0.13px;}
#t2r_5{left:110px;bottom:452px;letter-spacing:0.12px;}
#t2s_5{left:433px;bottom:452px;letter-spacing:0.08px;}
#t2t_5{left:827px;bottom:452px;letter-spacing:0.12px;}
#t2u_5{left:110px;bottom:434px;letter-spacing:0.12px;}
#t2v_5{left:437px;bottom:434px;letter-spacing:0.08px;}
#t2w_5{left:827px;bottom:434px;letter-spacing:0.13px;}
#t2x_5{left:110px;bottom:415px;letter-spacing:0.12px;}
#t2y_5{left:458px;bottom:415px;letter-spacing:0.08px;}
#t2z_5{left:827px;bottom:415px;letter-spacing:0.13px;}
#t30_5{left:110px;bottom:397px;letter-spacing:0.12px;}
#t31_5{left:462px;bottom:397px;letter-spacing:0.08px;}
#t32_5{left:827px;bottom:397px;letter-spacing:0.13px;}
#t33_5{left:110px;bottom:379px;letter-spacing:0.12px;word-spacing:0.01px;}
#t34_5{left:450px;bottom:379px;letter-spacing:0.08px;}
#t35_5{left:827px;bottom:379px;letter-spacing:0.13px;}
#t36_5{left:110px;bottom:360px;letter-spacing:0.11px;word-spacing:0.02px;}
#t37_5{left:458px;bottom:360px;letter-spacing:0.08px;}
#t38_5{left:827px;bottom:360px;letter-spacing:0.13px;}
#t39_5{left:110px;bottom:342px;letter-spacing:0.11px;word-spacing:0.02px;}
#t3a_5{left:433px;bottom:342px;letter-spacing:0.08px;}
#t3b_5{left:827px;bottom:342px;letter-spacing:0.12px;}
#t3c_5{left:110px;bottom:324px;letter-spacing:0.11px;word-spacing:0.04px;}
#t3d_5{left:585px;bottom:324px;letter-spacing:0.09px;}
#t3e_5{left:827px;bottom:324px;letter-spacing:0.12px;}
#t3f_5{left:110px;bottom:305px;letter-spacing:0.11px;word-spacing:0.04px;}
#t3g_5{left:450px;bottom:305px;letter-spacing:0.08px;}
#t3h_5{left:827px;bottom:305px;letter-spacing:0.13px;}
#t3i_5{left:110px;bottom:287px;letter-spacing:0.11px;word-spacing:0.03px;}
#t3j_5{left:462px;bottom:287px;letter-spacing:0.08px;}
#t3k_5{left:827px;bottom:287px;letter-spacing:0.13px;}
#t3l_5{left:110px;bottom:269px;letter-spacing:0.11px;word-spacing:0.04px;}
#t3m_5{left:594px;bottom:269px;letter-spacing:0.09px;}
#t3n_5{left:827px;bottom:269px;letter-spacing:0.12px;}
#t3o_5{left:110px;bottom:250px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3p_5{left:436px;bottom:250px;letter-spacing:0.09px;}
#t3q_5{left:827px;bottom:250px;letter-spacing:0.12px;}
#t3r_5{left:110px;bottom:232px;letter-spacing:0.1px;word-spacing:0.02px;}
#t3s_5{left:437px;bottom:232px;letter-spacing:0.09px;}
#t3t_5{left:827px;bottom:232px;letter-spacing:0.12px;}
#t3u_5{left:110px;bottom:214px;letter-spacing:0.12px;word-spacing:0.04px;}
#t3v_5{left:450px;bottom:214px;letter-spacing:0.08px;}
#t3w_5{left:827px;bottom:214px;letter-spacing:0.13px;}
#t3x_5{left:110px;bottom:195px;letter-spacing:0.12px;}
#t3y_5{left:462px;bottom:195px;letter-spacing:0.08px;}
#t3z_5{left:827px;bottom:195px;letter-spacing:0.13px;}
#t40_5{left:110px;bottom:177px;letter-spacing:0.11px;word-spacing:0.01px;}
#t41_5{left:445px;bottom:177px;letter-spacing:0.09px;}
#t42_5{left:827px;bottom:177px;letter-spacing:0.13px;}
#t43_5{left:110px;bottom:159px;letter-spacing:0.11px;word-spacing:0.02px;}
#t44_5{left:416px;bottom:159px;letter-spacing:0.08px;}
#t45_5{left:827px;bottom:159px;letter-spacing:0.12px;}
#t46_5{left:110px;bottom:140px;letter-spacing:0.12px;}
#t47_5{left:530px;bottom:140px;letter-spacing:0.09px;}
#t48_5{left:827px;bottom:140px;letter-spacing:0.18px;}
#t49_5{left:138px;bottom:122px;letter-spacing:0.13px;word-spacing:-0.77px;}

.s1_5{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s2_5{font-size:17px;font-family:sub_Arial-BoldMT_lsb;color:#00F;}
.s3_5{font-size:15px;font-family:sub_ArialMT_lsr;color:#00F;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5" style="-webkit-user-select: none;"><object width="935" height="1210" data="5/5.svg" type="image/svg+xml" id="pdf5" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5" class="t s1_5">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span><span id="t2_5" class="t s1_5">5 </span>
<span id="t3_5" class="t s2_5">Chapter 7: GPR Shadow Registers </span><span id="t4_5" class="t s2_5">................................................................................................... </span><span id="t5_5" class="t s2_5">103 </span>
<span id="t6_5" class="t s3_5">7.1: Introduction to Shadow Sets</span><span id="t7_5" class="t s3_5">.................................................................................................................... </span><span id="t8_5" class="t s3_5">103 </span>
<span id="t9_5" class="t s3_5">7.2: Support Instructions</span><span id="ta_5" class="t s3_5">................................................................................................................................. </span><span id="tb_5" class="t s3_5">104 </span>
<span id="tc_5" class="t s2_5">Chapter 8: CP0 Hazards </span><span id="td_5" class="t s2_5">..................................................................................................................... </span><span id="te_5" class="t s2_5">105 </span>
<span id="tf_5" class="t s3_5">8.1: Introduction </span><span id="tg_5" class="t s3_5">.............................................................................................................................................. </span><span id="th_5" class="t s3_5">105 </span>
<span id="ti_5" class="t s3_5">8.2: Types of Hazards </span><span id="tj_5" class="t s3_5">.................................................................................................................................... </span><span id="tk_5" class="t s3_5">105 </span>
<span id="tl_5" class="t s3_5">8.2.1: Possible Execution Hazards </span><span id="tm_5" class="t s3_5">.......................................................................................................... </span><span id="tn_5" class="t s3_5">105 </span>
<span id="to_5" class="t s3_5">8.2.2: Possible Instruction Hazards</span><span id="tp_5" class="t s3_5">.......................................................................................................... </span><span id="tq_5" class="t s3_5">107 </span>
<span id="tr_5" class="t s3_5">8.3: Hazard Clearing Instructions and Events </span><span id="ts_5" class="t s3_5">................................................................................................ </span><span id="tt_5" class="t s3_5">107 </span>
<span id="tu_5" class="t s3_5">8.3.1: MIPS32 Instruction Encoding </span><span id="tv_5" class="t s3_5">......................................................................................................... </span><span id="tw_5" class="t s3_5">108 </span>
<span id="tx_5" class="t s3_5">8.3.2: microMIPS32 Instruction Encoding </span><span id="ty_5" class="t s3_5">................................................................................................ </span><span id="tz_5" class="t s3_5">109 </span>
<span id="t10_5" class="t s2_5">Chapter 9: Coprocessor 0 Registers </span><span id="t11_5" class="t s2_5">................................................................................................ </span><span id="t12_5" class="t s2_5">111 </span>
<span id="t13_5" class="t s3_5">9.1: Coprocessor 0 Register Summary </span><span id="t14_5" class="t s3_5">.......................................................................................................... </span><span id="t15_5" class="t s3_5">111 </span>
<span id="t16_5" class="t s3_5">9.2: Notation </span><span id="t17_5" class="t s3_5">................................................................................................................................................... </span><span id="t18_5" class="t s3_5">117 </span>
<span id="t19_5" class="t s3_5">9.3: Writing CPU Registers</span><span id="t1a_5" class="t s3_5">............................................................................................................................. </span><span id="t1b_5" class="t s3_5">117 </span>
<span id="t1c_5" class="t s3_5">9.4: Index Register (CP0 Register 0, Select 0) </span><span id="t1d_5" class="t s3_5">............................................................................................... </span><span id="t1e_5" class="t s3_5">119 </span>
<span id="t1f_5" class="t s3_5">9.5: VPControl (CP0 Register 0, Select 4) </span><span id="t1g_5" class="t s3_5">..................................................................................................... </span><span id="t1h_5" class="t s3_5">121 </span>
<span id="t1i_5" class="t s3_5">9.6: Random Register (CP0 Register 1, Select 0) </span><span id="t1j_5" class="t s3_5">.......................................................................................... </span><span id="t1k_5" class="t s3_5">123 </span>
<span id="t1l_5" class="t s3_5">9.7: EntryLo0, EntryLo1 (CP0 Registers 2 and 3, Select 0) </span><span id="t1m_5" class="t s3_5">........................................................................... </span><span id="t1n_5" class="t s3_5">125 </span>
<span id="t1o_5" class="t s3_5">9.8: Global Number Register (COP0 Register 3, Select 1) </span><span id="t1p_5" class="t s3_5">............................................................................ </span><span id="t1q_5" class="t s3_5">135 </span>
<span id="t1r_5" class="t s3_5">9.9: Context Register (CP0 Register 4, Select 0) </span><span id="t1s_5" class="t s3_5">........................................................................................... </span><span id="t1t_5" class="t s3_5">137 </span>
<span id="t1u_5" class="t s3_5">9.10: ContextConfig Register (CP0 Register 4, Select 1) </span><span id="t1v_5" class="t s3_5">............................................................................... </span><span id="t1w_5" class="t s3_5">141 </span>
<span id="t1x_5" class="t s3_5">9.11: UserLocal Register (CP0 Register 4, Select 2) </span><span id="t1y_5" class="t s3_5">..................................................................................... </span><span id="t1z_5" class="t s3_5">143 </span>
<span id="t20_5" class="t s3_5">9.12: Debug ContextID (CP0 Register 4, Select 4) </span><span id="t21_5" class="t s3_5">........................................................................................ </span><span id="t22_5" class="t s3_5">145 </span>
<span id="t23_5" class="t s3_5">9.13: PageMask Register (CP0 Register 5, Select 0) </span><span id="t24_5" class="t s3_5">.................................................................................... </span><span id="t25_5" class="t s3_5">147 </span>
<span id="t26_5" class="t s3_5">9.14: PageGrain Register (CP0 Register 5, Select 1) </span><span id="t27_5" class="t s3_5">.................................................................................... </span><span id="t28_5" class="t s3_5">151 </span>
<span id="t29_5" class="t s3_5">9.15: SegCtl0 (CP0 Register 5, Select 2) </span><span id="t2a_5" class="t s3_5">....................................................................................................... </span><span id="t2b_5" class="t s3_5">157 </span>
<span id="t2c_5" class="t s3_5">9.16: SegCtl1 (CP0 Register 5, Select 3) </span><span id="t2d_5" class="t s3_5">....................................................................................................... </span><span id="t2e_5" class="t s3_5">157 </span>
<span id="t2f_5" class="t s3_5">9.17: SegCtl2 (CP0 Register 5, Select 4) </span><span id="t2g_5" class="t s3_5">....................................................................................................... </span><span id="t2h_5" class="t s3_5">157 </span>
<span id="t2i_5" class="t s3_5">9.18: PWBase Register (CP0 Register 5, Select 5) </span><span id="t2j_5" class="t s3_5">....................................................................................... </span><span id="t2k_5" class="t s3_5">161 </span>
<span id="t2l_5" class="t s3_5">9.19: PWField Register (CP0 Register 5, Select 6) </span><span id="t2m_5" class="t s3_5">........................................................................................ </span><span id="t2n_5" class="t s3_5">161 </span>
<span id="t2o_5" class="t s3_5">9.20: PWSize Register (CP0 Register 5, Select 7) </span><span id="t2p_5" class="t s3_5">......................................................................................... </span><span id="t2q_5" class="t s3_5">164 </span>
<span id="t2r_5" class="t s3_5">9.21: Wired Register (CP0 Register 6, Select 0) </span><span id="t2s_5" class="t s3_5">............................................................................................ </span><span id="t2t_5" class="t s3_5">169 </span>
<span id="t2u_5" class="t s3_5">9.22: PWCtl Register (CP0 Register 6, Select 6) </span><span id="t2v_5" class="t s3_5">........................................................................................... </span><span id="t2w_5" class="t s3_5">171 </span>
<span id="t2x_5" class="t s3_5">9.23: HWREna Register (CP0 Register 7, Select 0) </span><span id="t2y_5" class="t s3_5">...................................................................................... </span><span id="t2z_5" class="t s3_5">175 </span>
<span id="t30_5" class="t s3_5">9.24: BadVAddr Register (CP0 Register 8, Select 0) </span><span id="t31_5" class="t s3_5">..................................................................................... </span><span id="t32_5" class="t s3_5">177 </span>
<span id="t33_5" class="t s3_5">9.25: BadInstr Register (CP0 Register 8, Select 1) </span><span id="t34_5" class="t s3_5">........................................................................................ </span><span id="t35_5" class="t s3_5">179 </span>
<span id="t36_5" class="t s3_5">9.26: BadInstrP Register (CP0 Register 8, Select 2) </span><span id="t37_5" class="t s3_5">...................................................................................... </span><span id="t38_5" class="t s3_5">181 </span>
<span id="t39_5" class="t s3_5">9.27: Count Register (CP0 Register 9, Select 0) </span><span id="t3a_5" class="t s3_5">............................................................................................ </span><span id="t3b_5" class="t s3_5">183 </span>
<span id="t3c_5" class="t s3_5">9.28: Reserved for Implementations (CP0 Register 9, Selects 6 and 7) </span><span id="t3d_5" class="t s3_5">........................................................ </span><span id="t3e_5" class="t s3_5">183 </span>
<span id="t3f_5" class="t s3_5">9.29: EntryHi Register (CP0 Register 10, Select 0) </span><span id="t3g_5" class="t s3_5">........................................................................................ </span><span id="t3h_5" class="t s3_5">185 </span>
<span id="t3i_5" class="t s3_5">9.30: Compare Register (CP0 Register 11, Select 0) </span><span id="t3j_5" class="t s3_5">..................................................................................... </span><span id="t3k_5" class="t s3_5">187 </span>
<span id="t3l_5" class="t s3_5">9.31: Reserved for Implementations (CP0 Register 11, Selects 6 and 7) </span><span id="t3m_5" class="t s3_5">...................................................... </span><span id="t3n_5" class="t s3_5">187 </span>
<span id="t3o_5" class="t s3_5">9.32: Status Register (CP Register 12, Select 0) </span><span id="t3p_5" class="t s3_5">........................................................................................... </span><span id="t3q_5" class="t s3_5">189 </span>
<span id="t3r_5" class="t s3_5">9.33: IntCtl Register (CP0 Register 12, Select 1) </span><span id="t3s_5" class="t s3_5">........................................................................................... </span><span id="t3t_5" class="t s3_5">199 </span>
<span id="t3u_5" class="t s3_5">9.34: SRSCtl Register (CP0 Register 12, Select 2) </span><span id="t3v_5" class="t s3_5">........................................................................................ </span><span id="t3w_5" class="t s3_5">203 </span>
<span id="t3x_5" class="t s3_5">9.35: SRSMap Register (CP0 Register 12, Select 3) </span><span id="t3y_5" class="t s3_5">..................................................................................... </span><span id="t3z_5" class="t s3_5">207 </span>
<span id="t40_5" class="t s3_5">9.36: Cause Register (CP0 Register 13, Select 0) </span><span id="t41_5" class="t s3_5">......................................................................................... </span><span id="t42_5" class="t s3_5">209 </span>
<span id="t43_5" class="t s3_5">9.37: NestedExc (CP0 Register 13, Select 5) </span><span id="t44_5" class="t s3_5">................................................................................................ </span><span id="t45_5" class="t s3_5">215 </span>
<span id="t46_5" class="t s3_5">9.38: Exception Program Counter (CP0 Register 14, Select 0) </span><span id="t47_5" class="t s3_5">..................................................................... </span><span id="t48_5" class="t s3_5">217 </span>
<span id="t49_5" class="t s3_5">9.38.1: Special Handling of the EPC Register in Processors that Implement MIPS16e ASE or microMIPS32 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
