<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p910" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_910{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_910{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_910{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_910{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_910{left:162px;bottom:1084px;letter-spacing:-0.11px;}
#t6_910{left:69px;bottom:1060px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t7_910{left:69px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t8_910{left:69px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t9_910{left:69px;bottom:1010px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_910{left:69px;bottom:960px;letter-spacing:-0.09px;}
#tb_910{left:162px;bottom:960px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tc_910{left:69px;bottom:936px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#td_910{left:69px;bottom:919px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#te_910{left:69px;bottom:902px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tf_910{left:69px;bottom:852px;letter-spacing:-0.09px;}
#tg_910{left:162px;bottom:852px;letter-spacing:-0.11px;word-spacing:0.02px;}
#th_910{left:69px;bottom:828px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_910{left:69px;bottom:811px;letter-spacing:-0.13px;word-spacing:-1.23px;}
#tj_910{left:348px;bottom:811px;letter-spacing:-0.17px;word-spacing:-1.19px;}
#tk_910{left:69px;bottom:794px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tl_910{left:69px;bottom:778px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tm_910{left:69px;bottom:761px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#tn_910{left:69px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_910{left:69px;bottom:694px;letter-spacing:-0.09px;}
#tp_910{left:162px;bottom:694px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tq_910{left:69px;bottom:670px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tr_910{left:69px;bottom:653px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_910{left:69px;bottom:603px;letter-spacing:-0.1px;}
#tt_910{left:162px;bottom:603px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tu_910{left:69px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tv_910{left:69px;bottom:562px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tw_910{left:69px;bottom:545px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tx_910{left:69px;bottom:487px;letter-spacing:0.14px;}
#ty_910{left:151px;bottom:487px;letter-spacing:0.14px;word-spacing:0.01px;}
#tz_910{left:69px;bottom:463px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t10_910{left:69px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_910{left:69px;bottom:396px;letter-spacing:-0.08px;}
#t12_910{left:155px;bottom:396px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t13_910{left:69px;bottom:372px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_910{left:69px;bottom:355px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t15_910{left:69px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_910{left:69px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t17_910{left:69px;bottom:305px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t18_910{left:69px;bottom:255px;letter-spacing:-0.09px;}
#t19_910{left:155px;bottom:255px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1a_910{left:69px;bottom:231px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#t1b_910{left:69px;bottom:214px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_910{left:69px;bottom:197px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t1d_910{left:69px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#t1e_910{left:69px;bottom:163px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t1f_910{left:69px;bottom:147px;letter-spacing:-0.15px;word-spacing:-0.13px;}

.s1_910{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_910{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_910{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_910{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_910{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts910" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg910Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg910" style="-webkit-user-select: none;"><object width="935" height="1210" data="910/910.svg" type="image/svg+xml" id="pdf910" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_910" class="t s1_910">23-12 </span><span id="t2_910" class="t s1_910">Vol. 3B </span>
<span id="t3_910" class="t s2_910">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_910" class="t s3_910">23.18.6.10 </span><span id="t5_910" class="t s3_910">Segment Not Present Exception During FLDENV </span>
<span id="t6_910" class="t s4_910">On the Intel486 processor, when a segment not present exception (#NP) occurs in the middle of an FLDENV </span>
<span id="t7_910" class="t s4_910">instruction, it can happen that part of the environment is loaded and part not. In such cases, the FPU control word </span>
<span id="t8_910" class="t s4_910">is left with a value of 007FH. The P6 family and Pentium processors ensure the internal state is correct at all times </span>
<span id="t9_910" class="t s4_910">by attempting to read the first and last bytes of the environment before updating the internal state. </span>
<span id="ta_910" class="t s3_910">23.18.6.11 </span><span id="tb_910" class="t s3_910">Device Not Available Exception (#NM) </span>
<span id="tc_910" class="t s4_910">The device-not-available exception (#NM, interrupt 7) will occur in the P6 family, Pentium, and Intel486 processors </span>
<span id="td_910" class="t s4_910">as described in Section 2.5, “Control Registers,” Table 2-2, and Chapter 6, “Interrupt 7—Device Not Available </span>
<span id="te_910" class="t s4_910">Exception (#NM).” </span>
<span id="tf_910" class="t s3_910">23.18.6.12 </span><span id="tg_910" class="t s3_910">Coprocessor Segment Overrun Exception </span>
<span id="th_910" class="t s4_910">The coprocessor segment overrun exception (interrupt 9) does not occur in the P6 family, Pentium, and Intel486 </span>
<span id="ti_910" class="t s4_910">processors. In situations where the Intel </span><span id="tj_910" class="t s4_910">387 math coprocessor would cause an interrupt 9, the P6 family, Pentium, </span>
<span id="tk_910" class="t s4_910">and Intel486 processors simply abort the instruction. To avoid undetected segment overruns, it is recommended </span>
<span id="tl_910" class="t s4_910">that the floating-point save area be placed in the same page as the TSS. This placement will prevent the FPU envi- </span>
<span id="tm_910" class="t s4_910">ronment from being lost if a page fault occurs during the execution of an FLDENV, FRSTOR, or FXRSTOR instruction </span>
<span id="tn_910" class="t s4_910">while the operating system is performing a task switch. </span>
<span id="to_910" class="t s3_910">23.18.6.13 </span><span id="tp_910" class="t s3_910">General Protection Exception (#GP) </span>
<span id="tq_910" class="t s4_910">A general-protection exception (#GP, interrupt 13) occurs if the starting address of a floating-point operand falls </span>
<span id="tr_910" class="t s4_910">outside a segment’s size. An exception handler should be included to report these programming errors. </span>
<span id="ts_910" class="t s3_910">23.18.6.14 </span><span id="tt_910" class="t s3_910">Floating-Point Error Exception (#MF) </span>
<span id="tu_910" class="t s4_910">In real mode and protected mode (not including virtual-8086 mode), interrupt vector 16 must point to the floating- </span>
<span id="tv_910" class="t s4_910">point exception handler. In virtual-8086 mode, the virtual-8086 monitor can be programmed to accommodate a </span>
<span id="tw_910" class="t s4_910">different location of the interrupt vector for floating-point exceptions. </span>
<span id="tx_910" class="t s5_910">23.18.7 </span><span id="ty_910" class="t s5_910">Changes to Floating-Point Instructions </span>
<span id="tz_910" class="t s4_910">This section identifies the differences in floating-point instructions for the various Intel FPU and math coprocessor </span>
<span id="t10_910" class="t s4_910">architectures, the reason for the differences, and their impact on software. </span>
<span id="t11_910" class="t s3_910">23.18.7.1 </span><span id="t12_910" class="t s3_910">FDIV, FPREM, and FSQRT Instructions </span>
<span id="t13_910" class="t s4_910">The 32-bit x87 FPUs support operations on denormalized operands and, when detected, an underflow exception </span>
<span id="t14_910" class="t s4_910">can occur, for compatibility with the IEEE Standard 754. The 16-bit IA-32 math coprocessors do not operate on </span>
<span id="t15_910" class="t s4_910">denormalized operands or return underflow results. Instead, they generate an invalid-operation exception when </span>
<span id="t16_910" class="t s4_910">they detect an underflow condition. An existing underflow exception handler will require change only if it gives </span>
<span id="t17_910" class="t s4_910">different treatment to different opcodes. Also, it is possible that fewer invalid-operation exceptions will occur. </span>
<span id="t18_910" class="t s3_910">23.18.7.2 </span><span id="t19_910" class="t s3_910">FSCALE Instruction </span>
<span id="t1a_910" class="t s4_910">With the 32-bit x87 FPUs, the range of the scaling operand is not restricted. If (0 &lt; | ST(1) &lt; 1), the scaling factor </span>
<span id="t1b_910" class="t s4_910">is 0; therefore, ST(0) remains unchanged. If the rounded result is not exact or if there was a loss of accuracy </span>
<span id="t1c_910" class="t s4_910">(masked underflow), the precision exception is signaled. With the 16-bit IA-32 math coprocessors, the range of the </span>
<span id="t1d_910" class="t s4_910">scaling operand is restricted. If (0 &lt; | ST(1) | &lt; 1), the result is undefined and no exception is signaled. The </span>
<span id="t1e_910" class="t s4_910">impact of this difference on exiting software is that different results are delivered on the 32-bit and 16-bit FPUs and </span>
<span id="t1f_910" class="t s4_910">math coprocessors when (0 &lt; | ST(1) | &lt; 1). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
